{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf " "Info: Source file: C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_ADDED" "C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf " "Info: A new file was added to the project: C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf." {  } {  } 0 0 "A new file was added to the project: %1!s!." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf " "Info: Source file: C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_ADDED" "C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf " "Info: A new file was added to the project: C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf." {  } {  } 0 0 "A new file was added to the project: %1!s!." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info: Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf " "Info: Source file: C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf has changed." {  } {  } 0 0 "Source file: %1!s! has changed." 0 0 "" 0 -1} { "Info" "IFLOW_SR_FILE_ADDED" "C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf " "Info: A new file was added to the project: C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf." {  } {  } 0 0 "A new file was added to the project: %1!s!." 0 0 "" 0 -1}  } {  } 0 0 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 31 13:56:07 2022 " "Info: Processing started: Mon Jan 31 13:56:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigma_delta -c sigma_delta " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sigma_delta -c sigma_delta" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "clustering_db/lpm_dff0.qip " "Warning: Tcl Script File clustering_db/lpm_dff0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE clustering_db/lpm_dff0.qip " "Info: set_global_assignment -name QIP_FILE clustering_db/lpm_dff0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../CDT_CDT1_v26/lpm_counter20.qip " "Warning: Tcl Script File ../../CDT_CDT1_v26/lpm_counter20.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/lpm_counter20.qip " "Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/lpm_counter20.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_counter20.qip " "Warning: Tcl Script File lpm_counter20.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_counter20.qip " "Info: set_global_assignment -name QIP_FILE lpm_counter20.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../CDT_CDT1_v26/sim_mem_switch1.qip " "Warning: Tcl Script File ../../CDT_CDT1_v26/sim_mem_switch1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/sim_mem_switch1.qip " "Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/sim_mem_switch1.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../CDT_CDT1_v26/live_dff.qip " "Warning: Tcl Script File ../../CDT_CDT1_v26/live_dff.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/live_dff.qip " "Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/live_dff.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../CDT_CDT1_v26/adc_trg_dff0.qip " "Warning: Tcl Script File ../../CDT_CDT1_v26/adc_trg_dff0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/adc_trg_dff0.qip " "Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/adc_trg_dff0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "et_rx_tlk_err_mem.qip " "Warning: Tcl Script File et_rx_tlk_err_mem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE et_rx_tlk_err_mem.qip " "Info: set_global_assignment -name QIP_FILE et_rx_tlk_err_mem.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "et_rx_err_mem_switch0.qip " "Warning: Tcl Script File et_rx_err_mem_switch0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE et_rx_err_mem_switch0.qip " "Info: set_global_assignment -name QIP_FILE et_rx_err_mem_switch0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip " "Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip " "Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip " "Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip " "Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip " "Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip " "Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_lvds_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alt_lvds_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_lvds_tx-SYN " "Info: Found design unit 1: alt_lvds_tx-SYN" {  } { { "alt_lvds_tx.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/alt_lvds_tx.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alt_lvds_tx " "Info: Found entity 1: alt_lvds_tx" {  } { { "alt_lvds_tx.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/alt_lvds_tx.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll00.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll00.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll00-SYN " "Info: Found design unit 1: altpll00-SYN" {  } { { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll00 " "Info: Found entity 1: altpll00" {  } { { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-SYN " "Info: Found design unit 1: and32-SYN" {  } { { "and32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/and32.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Info: Found entity 1: and32" {  } { { "and32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/and32.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_daq_block_trigg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file basic_daq_block_trigg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_DAQ_Block_trigg " "Info: Found entity 1: Basic_DAQ_Block_trigg" {  } { { "Basic_DAQ_Block_trigg.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/Basic_DAQ_Block_trigg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ACCUM_1.vhd " "Warning: Can't analyze file -- file CL_ACCUM_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ACCUM_2.vhd " "Warning: Can't analyze file -- file CL_ACCUM_2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ADD_3x3.vhd " "Warning: Can't analyze file -- file CL_ADD_3x3.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ADDER_4x1.vhd " "Warning: Can't analyze file -- file CL_ADDER_4x1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ALTLVDS_Tx_1.vhd " "Warning: Can't analyze file -- file CL_ALTLVDS_Tx_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Basic_DAQ_Block_trigg.bdf " "Warning: Can't analyze file -- file CL_Basic_DAQ_Block_trigg.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Block.bdf " "Warning: Can't analyze file -- file CL_Block.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ClusterCounter_128.bdf " "Warning: Can't analyze file -- file CL_ClusterCounter_128.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ClusterCounter_16.bdf " "Warning: Can't analyze file -- file CL_ClusterCounter_16.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ClusterCounter_64.bdf " "Warning: Can't analyze file -- file CL_ClusterCounter_64.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_ClusterCounter_65.bdf " "Warning: Can't analyze file -- file CL_ClusterCounter_65.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_comp16.vhd " "Warning: Can't analyze file -- file CL_comp16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Comp_16.vhd " "Warning: Can't analyze file -- file CL_Comp_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Compare_8.vhd " "Warning: Can't analyze file -- file CL_Compare_8.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_4672.vhd " "Warning: Can't analyze file -- file CL_CONST_4672.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_5124.vhd " "Warning: Can't analyze file -- file CL_CONST_5124.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_68.vhd " "Warning: Can't analyze file -- file CL_CONST_68.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_72.vhd " "Warning: Can't analyze file -- file CL_CONST_72.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_CONST_80.vhd " "Warning: Can't analyze file -- file CL_CONST_80.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Constant.vhd " "Warning: Can't analyze file -- file CL_Constant.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_16.vhd " "Warning: Can't analyze file -- file CL_Counter_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_16_W_Clear.vhd " "Warning: Can't analyze file -- file CL_Counter_16_W_Clear.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_4.vhd " "Warning: Can't analyze file -- file CL_Counter_4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_5.vhd " "Warning: Can't analyze file -- file CL_Counter_5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Counter_8.tdf " "Warning: Can't analyze file -- file CL_Counter_8.tdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DF7.vhd " "Warning: Can't analyze file -- file CL_DF7.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff1.vhd " "Warning: Can't analyze file -- file CL_dff1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff2.vhd " "Warning: Can't analyze file -- file CL_dff2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff3.vhd " "Warning: Can't analyze file -- file CL_dff3.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff4.vhd " "Warning: Can't analyze file -- file CL_dff4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_dff6.vhd " "Warning: Can't analyze file -- file CL_dff6.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_16.vhd " "Warning: Can't analyze file -- file CL_DFF_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_1_1.vhd " "Warning: Can't analyze file -- file CL_DFF_1_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_5.vhd " "Warning: Can't analyze file -- file CL_DFF_5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_65.vhd " "Warning: Can't analyze file -- file CL_DFF_65.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_DFF_8.tdf " "Warning: Can't analyze file -- file CL_DFF_8.tdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_FDD_1_2.vhd " "Warning: Can't analyze file -- file CL_FDD_1_2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_fifo_16.vhd " "Warning: Can't analyze file -- file CL_fifo_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_fifo_8.vhd " "Warning: Can't analyze file -- file CL_fifo_8.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_lvds_rx1.vhd " "Warning: Can't analyze file -- file CL_lvds_rx1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_lvds_rx_1.vhd " "Warning: Can't analyze file -- file CL_lvds_rx_1.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_MUX_16.vhd " "Warning: Can't analyze file -- file CL_MUX_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_MUX_65.vhd " "Warning: Can't analyze file -- file CL_MUX_65.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_MUX_8.tdf " "Warning: Can't analyze file -- file CL_MUX_8.tdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_PLL.vhd " "Warning: Can't analyze file -- file CL_PLL.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Rx.bdf " "Warning: Can't analyze file -- file CL_Rx.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_Rx_1.bdf " "Warning: Can't analyze file -- file CL_Rx_1.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUB_16.vhd " "Warning: Can't analyze file -- file CL_SUB_16.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUB_5x2.vhd " "Warning: Can't analyze file -- file CL_SUB_5x2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM2_BL.bdf " "Warning: Can't analyze file -- file CL_SUM2_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM3.vhd " "Warning: Can't analyze file -- file CL_SUM3.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM3_BL.bdf " "Warning: Can't analyze file -- file CL_SUM3_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM4.vhd " "Warning: Can't analyze file -- file CL_SUM4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM4_BL.bdf " "Warning: Can't analyze file -- file CL_SUM4_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM5.vhd " "Warning: Can't analyze file -- file CL_SUM5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM5_BL.bdf " "Warning: Can't analyze file -- file CL_SUM5_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM6.vhd " "Warning: Can't analyze file -- file CL_SUM6.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM6_BL.bdf " "Warning: Can't analyze file -- file CL_SUM6_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM7.vhd " "Warning: Can't analyze file -- file CL_SUM7.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM7_BL.bdf " "Warning: Can't analyze file -- file CL_SUM7_BL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "CL_SUM_2.vhd " "Warning: Can't analyze file -- file CL_SUM_2.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cluster_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLUSTER_Module " "Info: Found entity 1: CLUSTER_Module" {  } { { "CLUSTER_Module.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/CLUSTER_Module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_module_decoded.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cluster_module_decoded.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLUSTER_Module_Decoded " "Info: Found entity 1: CLUSTER_Module_Decoded" {  } { { "CLUSTER_Module_Decoded.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/CLUSTER_Module_Decoded.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp15.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp15-SYN " "Info: Found design unit 1: comp15-SYN" {  } { { "comp15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comp15.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp15 " "Info: Found entity 1: comp15" {  } { { "comp15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comp15.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8-SYN " "Info: Found design unit 1: comp8-SYN" {  } { { "comp8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comp8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp8 " "Info: Found entity 1: comp8" {  } { { "comp8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comp8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator1-SYN " "Info: Found design unit 1: comparator1-SYN" {  } { { "comparator1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comparator1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator1 " "Info: Found entity 1: comparator1" {  } { { "comparator1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comparator1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator2-SYN " "Info: Found design unit 1: comparator2-SYN" {  } { { "comparator2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comparator2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator2 " "Info: Found entity 1: comparator2" {  } { { "comparator2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/comparator2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter16-SYN " "Info: Found design unit 1: counter16-SYN" {  } { { "counter16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter16.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter16 " "Info: Found entity 1: counter16" {  } { { "counter16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter7-SYN " "Info: Found design unit 1: counter7-SYN" {  } { { "counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter7 " "Info: Found entity 1: counter7" {  } { { "counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8_aclr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter8_aclr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8_aclr-SYN " "Info: Found design unit 1: counter8_aclr-SYN" {  } { { "counter8_aclr.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter8_aclr.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter8_aclr " "Info: Found entity 1: counter8_aclr" {  } { { "counter8_aclr.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter8_aclr.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_addr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_addr-SYN " "Info: Found design unit 1: counter_addr-SYN" {  } { { "counter_addr.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_addr.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_addr " "Info: Found entity 1: counter_addr" {  } { { "counter_addr.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_addr.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_show.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_show.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_show-SYN " "Info: Found design unit 1: counter_show-SYN" {  } { { "counter_show.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_show.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_show " "Info: Found entity 1: counter_show" {  } { { "counter_show.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_show.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_small.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_small.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_small-SYN " "Info: Found design unit 1: counter_small-SYN" {  } { { "counter_small.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_small.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_small " "Info: Found entity 1: counter_small" {  } { { "counter_small.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter_small.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff13-SYN " "Info: Found design unit 1: dff13-SYN" {  } { { "dff13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff13.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff13 " "Info: Found entity 1: dff13" {  } { { "dff13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff15.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff15-SYN " "Info: Found design unit 1: dff15-SYN" {  } { { "dff15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff15.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff15 " "Info: Found entity 1: dff15" {  } { { "dff15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff15.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff16-SYN " "Info: Found design unit 1: dff16-SYN" {  } { { "dff16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff16 " "Info: Found entity 1: dff16" {  } { { "dff16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff32-SYN " "Info: Found design unit 1: dff32-SYN" {  } { { "dff32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Info: Found entity 1: dff32" {  } { { "dff32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff4.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dff4 " "Info: Found entity 1: dff4" {  } { { "dff4.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff4.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff7-SYN " "Info: Found design unit 1: dff7-SYN" {  } { { "dff7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff7.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff7 " "Info: Found entity 1: dff7" {  } { { "dff7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff9-SYN " "Info: Found design unit 1: dff9-SYN" {  } { { "dff9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff9.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff9 " "Info: Found entity 1: dff9" {  } { { "dff9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_one-SYN " "Info: Found design unit 1: dff_one-SYN" {  } { { "dff_one.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff_one " "Info: Found entity 1: dff_one" {  } { { "dff_one.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_trigger.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_trigger-SYN " "Info: Found design unit 1: dff_trigger-SYN" {  } { { "dff_trigger.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_trigger.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff_trigger " "Info: Found entity 1: dff_trigger" {  } { { "dff_trigger.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_trigger.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glink_fifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file glink_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 glink_fifo-SYN " "Info: Found design unit 1: glink_fifo-SYN" {  } { { "GLINK_fifo.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GLINK_fifo " "Info: Found entity 1: GLINK_fifo" {  } { { "GLINK_fifo.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "glink_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file glink_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 glink_interface " "Info: Found entity 1: glink_interface" {  } { { "glink_interface.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/glink_interface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incount.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file incount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incount-SYN " "Info: Found design unit 1: incount-SYN" {  } { { "incount.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/incount.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 incount " "Info: Found entity 1: incount" {  } { { "incount.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/incount.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Info: Found design unit 1: mem-SYN" {  } { { "mem.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mem.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Info: Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux13-SYN " "Info: Found design unit 1: mux13-SYN" {  } { { "mux13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux13.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux13 " "Info: Found entity 1: mux13" {  } { { "mux13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-SYN " "Info: Found design unit 1: mux2-SYN" {  } { { "mux2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_smal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_smal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_smal-SYN " "Info: Found design unit 1: pll_smal-SYN" {  } { { "pll_smal.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/pll_smal.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll_smal " "Info: Found entity 1: pll_smal" {  } { { "pll_smal.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/pll_smal.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_vme.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_vme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vme-SYN " "Info: Found design unit 1: pll_vme-SYN" {  } { { "PLL_VME.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_VME " "Info: Found entity 1: PLL_VME" {  } { { "PLL_VME.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_xclk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_xclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_xclk-SYN " "Info: Found design unit 1: pll_xclk-SYN" {  } { { "PLL_XCLK.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_XCLK.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_XCLK " "Info: Found entity 1: PLL_XCLK" {  } { { "PLL_XCLK.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_XCLK.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file show_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 show_counter-SYN " "Info: Found design unit 1: show_counter-SYN" {  } { { "show_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 show_counter " "Info: Found entity 1: show_counter" {  } { { "show_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigma_delta.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sigma_delta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta " "Info: Found entity 1: sigma_delta" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigma_delta_old.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sigma_delta_old.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_old " "Info: Found entity 1: sigma_delta_old" {  } { { "sigma_delta_old.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta_old.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_constant.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file status_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_constant_lpm_constant_119-RTL " "Info: Found design unit 1: status_constant_lpm_constant_119-RTL" {  } { { "status_constant.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/status_constant.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 status_constant-RTL " "Info: Found design unit 2: status_constant-RTL" {  } { { "status_constant.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/status_constant.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 status_constant_lpm_constant_119 " "Info: Found entity 1: status_constant_lpm_constant_119" {  } { { "status_constant.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/status_constant.vhd" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 status_constant " "Info: Found entity 2: status_constant" {  } { { "status_constant.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/status_constant.vhd" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tapdel10.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tapdel10.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 tapdel10 " "Info: Found entity 1: tapdel10" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 8 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdc_vme.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tdc_vme.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 tdc_vme " "Info: Found entity 1: tdc_vme" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mem_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_mem_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_mem_block " "Info: Found entity 1: test_mem_block" {  } { { "test_mem_block.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/test_mem_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_control " "Info: Found entity 1: trigger_control" {  } { { "trigger_control.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/trigger_control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_test_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx_test_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_test_counter-SYN " "Info: Found design unit 1: tx_test_counter-SYN" {  } { { "tx_test_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tx_test_counter.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_test_counter " "Info: Found entity 1: tx_test_counter" {  } { { "tx_test_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tx_test_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vme_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vme_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vme_buffer-SYN " "Info: Found design unit 1: vme_buffer-SYN" {  } { { "vme_buffer.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_buffer.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vme_buffer " "Info: Found entity 1: vme_buffer" {  } { { "vme_buffer.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_buffer.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vme_interface.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vme_interface.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 vme_interface " "Info: Found entity 1: vme_interface" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vme_thing.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vme_thing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VME_thing " "Info: Found entity 1: VME_thing" {  } { { "VME_thing.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/VME_thing.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_test-SYN " "Info: Found design unit 1: pll_test-SYN" {  } { { "PLL_TEST.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_TEST " "Info: Found entity 1: PLL_TEST" {  } { { "PLL_TEST.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_add_sub0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Info: Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram0-SYN " "Info: Found design unit 1: altsyncram0-SYN" {  } { { "altsyncram0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram0.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram0 " "Info: Found entity 1: altsyncram0" {  } { { "altsyncram0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info: Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram1-SYN " "Info: Found design unit 1: altsyncram1-SYN" {  } { { "altsyncram1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram1.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram1 " "Info: Found entity 1: altsyncram1" {  } { { "altsyncram1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Info: Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter3.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info: Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Info: Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Info: Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter4-SYN " "Info: Found design unit 1: lpm_counter4-SYN" {  } { { "lpm_counter4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Info: Found entity 1: lpm_counter4" {  } { { "lpm_counter4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare3-SYN " "Info: Found design unit 1: lpm_compare3-SYN" {  } { { "lpm_compare3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Info: Found entity 1: lpm_compare3" {  } { { "lpm_compare3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff0-SYN " "Info: Found design unit 1: lpm_ff0-SYN" {  } { { "lpm_ff0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "lpm_ff0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter5-SYN " "Info: Found design unit 1: lpm_counter5-SYN" {  } { { "lpm_counter5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter5.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter5 " "Info: Found entity 1: lpm_counter5" {  } { { "lpm_counter5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff1-SYN " "Info: Found design unit 1: lpm_ff1-SYN" {  } { { "lpm_ff1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Info: Found entity 1: lpm_ff1" {  } { { "lpm_ff1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter6-SYN " "Info: Found design unit 1: lpm_counter6-SYN" {  } { { "lpm_counter6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter6.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter6 " "Info: Found entity 1: lpm_counter6" {  } { { "lpm_counter6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare4-SYN " "Info: Found design unit 1: lpm_compare4-SYN" {  } { { "lpm_compare4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare4 " "Info: Found entity 1: lpm_compare4" {  } { { "lpm_compare4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff2-SYN " "Info: Found design unit 1: lpm_ff2-SYN" {  } { { "lpm_ff2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff2 " "Info: Found entity 1: lpm_ff2" {  } { { "lpm_ff2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram2-SYN " "Info: Found design unit 1: altsyncram2-SYN" {  } { { "altsyncram2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram2.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram2 " "Info: Found entity 1: altsyncram2" {  } { { "altsyncram2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare5-SYN " "Info: Found design unit 1: lpm_compare5-SYN" {  } { { "lpm_compare5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare5.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare5 " "Info: Found entity 1: lpm_compare5" {  } { { "lpm_compare5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Info: Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mult0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Info: Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mult0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Info: Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff3-SYN " "Info: Found design unit 1: lpm_ff3-SYN" {  } { { "lpm_ff3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff3 " "Info: Found entity 1: lpm_ff3" {  } { { "lpm_ff3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_ff3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info: Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Info: Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info: Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Info: Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant2.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Info: Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter7-SYN " "Info: Found design unit 1: lpm_counter7-SYN" {  } { { "lpm_counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter7.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter7 " "Info: Found entity 1: lpm_counter7" {  } { { "lpm_counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare6-SYN " "Info: Found design unit 1: lpm_compare6-SYN" {  } { { "lpm_compare6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare6.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare6 " "Info: Found entity 1: lpm_compare6" {  } { { "lpm_compare6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../AddHeader/clustering_db/GenHeader.v " "Warning: Can't analyze file -- file ../AddHeader/clustering_db/GenHeader.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clustering_db/GenHeader.v " "Warning: Can't analyze file -- file clustering_db/GenHeader.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant3-SYN " "Info: Found design unit 1: lpm_constant3-SYN" {  } { { "lpm_constant3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant3.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Info: Found entity 1: lpm_constant3" {  } { { "lpm_constant3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare7-SYN " "Info: Found design unit 1: lpm_compare7-SYN" {  } { { "lpm_compare7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare7.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare7 " "Info: Found entity 1: lpm_compare7" {  } { { "lpm_compare7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare8-SYN " "Info: Found design unit 1: lpm_compare8-SYN" {  } { { "lpm_compare8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare8.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare8 " "Info: Found entity 1: lpm_compare8" {  } { { "lpm_compare8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare9-SYN " "Info: Found design unit 1: lpm_compare9-SYN" {  } { { "lpm_compare9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare9.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare9 " "Info: Found entity 1: lpm_compare9" {  } { { "lpm_compare9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-SYN " "Info: Found design unit 1: lpm_constant4-SYN" {  } { { "lpm_constant4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant4.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Info: Found entity 1: lpm_constant4" {  } { { "lpm_constant4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant5-SYN " "Info: Found design unit 1: lpm_constant5-SYN" {  } { { "lpm_constant5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant5.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant5 " "Info: Found entity 1: lpm_constant5" {  } { { "lpm_constant5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clustering_db/csi_addr.v " "Warning: Can't analyze file -- file clustering_db/csi_addr.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clustering_db/csi_mapping.v " "Warning: Can't analyze file -- file clustering_db/csi_mapping.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram3-SYN " "Info: Found design unit 1: altsyncram3-SYN" {  } { { "altsyncram3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram3.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram3 " "Info: Found entity 1: altsyncram3" {  } { { "altsyncram3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or0-SYN " "Info: Found design unit 1: lpm_or0-SYN" {  } { { "lpm_or0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or0.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "lpm_or0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or1-SYN " "Info: Found design unit 1: lpm_or1-SYN" {  } { { "lpm_or1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or1 " "Info: Found entity 1: lpm_or1" {  } { { "lpm_or1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter8-SYN " "Info: Found design unit 1: lpm_counter8-SYN" {  } { { "lpm_counter8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter8.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter8 " "Info: Found entity 1: lpm_counter8" {  } { { "lpm_counter8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux1.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter9-SYN " "Info: Found design unit 1: lpm_counter9-SYN" {  } { { "lpm_counter9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter9.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter9 " "Info: Found entity 1: lpm_counter9" {  } { { "lpm_counter9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info: Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Info: Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Info: Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altsyncram4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram4 " "Info: Found entity 1: altsyncram4" {  } { { "altsyncram4.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter10-SYN " "Info: Found design unit 1: lpm_counter10-SYN" {  } { { "lpm_counter10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter10.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter10 " "Info: Found entity 1: lpm_counter10" {  } { { "lpm_counter10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter11-SYN " "Info: Found design unit 1: lpm_counter11-SYN" {  } { { "lpm_counter11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter11.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter11 " "Info: Found entity 1: lpm_counter11" {  } { { "lpm_counter11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter11.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff3-SYN " "Info: Found design unit 1: lpm_dff3-SYN" {  } { { "lpm_dff3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter12-SYN " "Info: Found design unit 1: lpm_counter12-SYN" {  } { { "lpm_counter12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter12.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter12 " "Info: Found entity 1: lpm_counter12" {  } { { "lpm_counter12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram5-SYN " "Info: Found design unit 1: altsyncram5-SYN" {  } { { "altsyncram5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram5.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram5 " "Info: Found entity 1: altsyncram5" {  } { { "altsyncram5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or2-SYN " "Info: Found design unit 1: lpm_or2-SYN" {  } { { "lpm_or2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or2.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or2 " "Info: Found entity 1: lpm_or2" {  } { { "lpm_or2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapping_block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mapping_block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mapping_block2 " "Info: Found entity 1: mapping_block2" {  } { { "mapping_block2.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/mapping_block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeCoder " "Info: Found entity 1: DeCoder" {  } { { "DeCoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/DeCoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter13-SYN " "Info: Found design unit 1: lpm_counter13-SYN" {  } { { "lpm_counter13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter13.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter13 " "Info: Found entity 1: lpm_counter13" {  } { { "lpm_counter13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff4-SYN " "Info: Found design unit 1: lpm_dff4-SYN" {  } { { "lpm_dff4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff4 " "Info: Found entity 1: lpm_dff4" {  } { { "lpm_dff4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or3-SYN " "Info: Found design unit 1: lpm_or3-SYN" {  } { { "lpm_or3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or3 " "Info: Found entity 1: lpm_or3" {  } { { "lpm_or3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or " "Info: Found entity 1: my_or" {  } { { "my_or.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/my_or.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff5-SYN " "Info: Found design unit 1: lpm_dff5-SYN" {  } { { "lpm_dff5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff5 " "Info: Found entity 1: lpm_dff5" {  } { { "lpm_dff5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare10-SYN " "Info: Found design unit 1: lpm_compare10-SYN" {  } { { "lpm_compare10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare10.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare10 " "Info: Found entity 1: lpm_compare10" {  } { { "lpm_compare10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter14.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter14-SYN " "Info: Found design unit 1: lpm_counter14-SYN" {  } { { "lpm_counter14.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter14.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter14 " "Info: Found entity 1: lpm_counter14" {  } { { "lpm_counter14.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter14.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or4-SYN " "Info: Found design unit 1: lpm_or4-SYN" {  } { { "lpm_or4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or4 " "Info: Found entity 1: lpm_or4" {  } { { "lpm_or4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info: Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or5-SYN " "Info: Found design unit 1: lpm_or5-SYN" {  } { { "lpm_or5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or5 " "Info: Found entity 1: lpm_or5" {  } { { "lpm_or5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_or5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clustercounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clustercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClusterCounter " "Info: Found entity 1: ClusterCounter" {  } { { "ClusterCounter.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ClusterCounter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alignment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alignment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alignment " "Info: Found entity 1: Alignment" {  } { { "Alignment.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Alignment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packing_cdt2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file packing_cdt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Packing_CDT2 " "Info: Found entity 1: Packing_CDT2" {  } { { "Packing_CDT2.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Packing_CDT2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gentrigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gentrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenTrigger " "Info: Found entity 1: GenTrigger" {  } { { "GenTrigger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GenTrigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geneventaddr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file geneventaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenEventAddr " "Info: Found entity 1: GenEventAddr" {  } { { "GenEventAddr.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GenEventAddr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Controller " "Info: Found entity 1: Mem_Controller" {  } { { "Mem_Controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Mem_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram6-SYN " "Info: Found design unit 1: altsyncram6-SYN" {  } { { "altsyncram6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram6.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram6 " "Info: Found entity 1: altsyncram6" {  } { { "altsyncram6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter15.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter15-SYN " "Info: Found design unit 1: lpm_counter15-SYN" {  } { { "lpm_counter15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter15.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter15 " "Info: Found entity 1: lpm_counter15" {  } { { "lpm_counter15.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter15.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Info: Found design unit 1: lpm_mux3-SYN" {  } { { "lpm_mux3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Info: Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Info: Found design unit 1: lpm_mux5-SYN" {  } { { "lpm_mux5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux5.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff6-SYN " "Info: Found design unit 1: lpm_dff6-SYN" {  } { { "lpm_dff6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff6.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff6 " "Info: Found entity 1: lpm_dff6" {  } { { "lpm_dff6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Info: Found design unit 1: lpm_mux6-SYN" {  } { { "lpm_mux6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux6.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info: Found entity 1: lpm_mux6" {  } { { "lpm_mux6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Info: Found design unit 1: lpm_mux7-SYN" {  } { { "lpm_mux7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux7.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info: Found entity 1: lpm_mux7" {  } { { "lpm_mux7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff7-SYN " "Info: Found design unit 1: lpm_dff7-SYN" {  } { { "lpm_dff7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff7.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff7 " "Info: Found entity 1: lpm_dff7" {  } { { "lpm_dff7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub2-SYN " "Info: Found design unit 1: lpm_add_sub2-SYN" {  } { { "lpm_add_sub2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub2 " "Info: Found entity 1: lpm_add_sub2" {  } { { "lpm_add_sub2.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare11-SYN " "Info: Found design unit 1: lpm_compare11-SYN" {  } { { "lpm_compare11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare11.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare11 " "Info: Found entity 1: lpm_compare11" {  } { { "lpm_compare11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare11.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiber_debug.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fiber_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_debug " "Info: Found entity 1: fiber_debug" {  } { { "fiber_debug.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/fiber_debug.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Info: Found entity 1: trigger" {  } { { "trigger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simu_pl1r.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file simu_pl1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simu_PL1R " "Info: Found entity 1: Simu_PL1R" {  } { { "Simu_PL1R.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Simu_PL1R.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl1r_catcher.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pl1r_catcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 PL1R_Catcher " "Info: Found entity 1: PL1R_Catcher" {  } { { "PL1R_Catcher.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PL1R_Catcher.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simu_trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file simu_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simu_Trigger " "Info: Found entity 1: Simu_Trigger" {  } { { "Simu_Trigger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Simu_Trigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Info: Found design unit 1: lpm_mux8-SYN" {  } { { "lpm_mux8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Info: Found entity 1: lpm_mux8" {  } { { "lpm_mux8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter16-SYN " "Info: Found design unit 1: lpm_counter16-SYN" {  } { { "lpm_counter16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter16.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter16 " "Info: Found entity 1: lpm_counter16" {  } { { "lpm_counter16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff8-SYN " "Info: Found design unit 1: lpm_dff8-SYN" {  } { { "lpm_dff8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff8 " "Info: Found entity 1: lpm_dff8" {  } { { "lpm_dff8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff9-SYN " "Info: Found design unit 1: lpm_dff9-SYN" {  } { { "lpm_dff9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff9.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff9 " "Info: Found entity 1: lpm_dff9" {  } { { "lpm_dff9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Info: Found design unit 1: lpm_mux9-SYN" {  } { { "lpm_mux9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux9.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Info: Found entity 1: lpm_mux9" {  } { { "lpm_mux9.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Info: Found design unit 1: lpm_mux10-SYN" {  } { { "lpm_mux10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux10.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Info: Found entity 1: lpm_mux10" {  } { { "lpm_mux10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_cabling.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file debug_cabling.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_cabling " "Info: Found entity 1: debug_cabling" {  } { { "debug_cabling.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/debug_cabling.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alignment2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alignment2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Alignment2 " "Info: Found entity 1: Alignment2" {  } { { "Alignment2.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/Alignment2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altsyncram7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altsyncram7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsyncram7-SYN " "Info: Found design unit 1: altsyncram7-SYN" {  } { { "altsyncram7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram7.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altsyncram7 " "Info: Found entity 1: altsyncram7" {  } { { "altsyncram7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altsyncram7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_dff10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_dff10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff10-SYN " "Info: Found design unit 1: lpm_dff10-SYN" {  } { { "lpm_dff10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff10.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff10 " "Info: Found entity 1: lpm_dff10" {  } { { "lpm_dff10.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aligncontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file aligncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlignControl " "Info: Found entity 1: AlignControl" {  } { { "AlignControl.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/AlignControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alignreadcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alignreadcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlignReadControl " "Info: Found entity 1: AlignReadControl" {  } { { "AlignReadControl.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/AlignReadControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux11-SYN " "Info: Found design unit 1: lpm_mux11-SYN" {  } { { "lpm_mux11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux11.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux11 " "Info: Found entity 1: lpm_mux11" {  } { { "lpm_mux11.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux11.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant6-SYN " "Info: Found design unit 1: lpm_constant6-SYN" {  } { { "lpm_constant6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant6.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant6 " "Info: Found entity 1: lpm_constant6" {  } { { "lpm_constant6.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant7-SYN " "Info: Found design unit 1: lpm_constant7-SYN" {  } { { "lpm_constant7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant7.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant7 " "Info: Found entity 1: lpm_constant7" {  } { { "lpm_constant7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant8-SYN " "Info: Found design unit 1: lpm_constant8-SYN" {  } { { "lpm_constant8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant8.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant8 " "Info: Found entity 1: lpm_constant8" {  } { { "lpm_constant8.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_constant8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter17.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter17-SYN " "Info: Found design unit 1: lpm_counter17-SYN" {  } { { "lpm_counter17.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter17.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter17 " "Info: Found entity 1: lpm_counter17" {  } { { "lpm_counter17.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter17.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare12-SYN " "Info: Found design unit 1: lpm_compare12-SYN" {  } { { "lpm_compare12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare12.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare12 " "Info: Found entity 1: lpm_compare12" {  } { { "lpm_compare12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter18.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter18-SYN " "Info: Found design unit 1: lpm_counter18-SYN" {  } { { "lpm_counter18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter18.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter18 " "Info: Found entity 1: lpm_counter18" {  } { { "lpm_counter18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter18.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux12-SYN " "Info: Found design unit 1: lpm_mux12-SYN" {  } { { "lpm_mux12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux12.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux12 " "Info: Found entity 1: lpm_mux12" {  } { { "lpm_mux12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigger_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_delay " "Info: Found entity 1: trigger_delay" {  } { { "trigger_delay.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trigger_delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter19.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter19-SYN " "Info: Found design unit 1: lpm_counter19-SYN" {  } { { "lpm_counter19.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter19.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter19 " "Info: Found entity 1: lpm_counter19" {  } { { "lpm_counter19.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter19.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "abandon.v " "Warning: Can't analyze file -- file abandon.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlk_rst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tlk_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLK_RST " "Info: Found entity 1: TLK_RST" {  } { { "TLK_RST.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/TLK_RST.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux13-SYN " "Info: Found design unit 1: lpm_mux13-SYN" {  } { { "lpm_mux13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux13.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux13 " "Info: Found entity 1: lpm_mux13" {  } { { "lpm_mux13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file input_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Counter " "Info: Found entity 1: Input_Counter" {  } { { "Input_Counter.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Input_Counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "liveratio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file liveratio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LiveRatio " "Info: Found entity 1: LiveRatio" {  } { { "LiveRatio.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/LiveRatio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare13.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare13-SYN " "Info: Found design unit 1: lpm_compare13-SYN" {  } { { "lpm_compare13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare13.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare13 " "Info: Found entity 1: lpm_compare13" {  } { { "lpm_compare13.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare13.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slvds_r.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file slvds_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLVDS_R " "Info: Found entity 1: SLVDS_R" {  } { { "SLVDS_R.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/SLVDS_R.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alignment_cdt1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file alignment_cdt1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alignment_CDT1 " "Info: Found entity 1: Alignment_CDT1" {  } { { "Alignment_CDT1.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Alignment_CDT1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BUFFER " "Info: Found entity 2: BUFFER" {  } { { "Alignment_CDT1.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Alignment_CDT1.v" 348 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genpretrigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file genpretrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenPreTrigger " "Info: Found entity 1: GenPreTrigger" {  } { { "GenPreTrigger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GenPreTrigger.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attach_vb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file attach_vb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Attach_VB " "Info: Found entity 1: Attach_VB" {  } { { "Attach_VB.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Attach_VB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veto_taps0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file veto_taps0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 veto_taps0-SYN " "Info: Found design unit 1: veto_taps0-SYN" {  } { { "veto_taps0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_taps0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 veto_taps0 " "Info: Found entity 1: veto_taps0" {  } { { "veto_taps0.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_taps0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Live_Signal " "Info: Found entity 1: Live_Signal" {  } { { "Live_Signal.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/Live_Signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vme_reg_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vme_reg_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 VME_REG_GATE " "Info: Found entity 1: VME_REG_GATE" {  } { { "VME_REG_GATE.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/VME_REG_GATE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_sim_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raw_sim_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_sim_mem " "Info: Found entity 1: raw_sim_mem" {  } { { "raw_sim_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_sim_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_mem_switch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sim_mem_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mem_switch " "Info: Found entity 1: sim_mem_switch" {  } { { "sim_mem_switch.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_trig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sim_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_trig " "Info: Found entity 1: sim_trig" {  } { { "sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_trig.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux14.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux14.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux14 " "Info: Found entity 1: lpm_mux14" {  } { { "lpm_mux14.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_mux14.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter100.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_counter100.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter100 " "Info: Found entity 1: lpm_counter100" {  } { { "lpm_counter100.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter100.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_mem_switch1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sim_mem_switch1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mem_switch1 " "Info: Found entity 1: sim_mem_switch1" {  } { { "sim_mem_switch1.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_sim_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lvds_sim_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_sim_mem " "Info: Found entity 1: lvds_sim_mem" {  } { { "lvds_sim_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lvds_sim_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_type_lv1a.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_type_lv1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_type_lv1a " "Info: Found entity 1: trig_type_lv1a" {  } { { "trig_type_lv1a.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1a_pipeline.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv1a_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv1a_pipeline " "Info: Found entity 1: lv1a_pipeline" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_type_lv1b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_type_lv1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_type_lv1b " "Info: Found entity 1: trig_type_lv1b" {  } { { "trig_type_lv1b.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1b.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "pipeline_lv1b.v " "Warning: Can't analyze file -- file pipeline_lv1b.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1b_pipeline.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv1b_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv1b_pipeline " "Info: Found entity 1: lv1b_pipeline" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_simulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_simulator " "Info: Found entity 1: live_simulator" {  } { { "live_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_simulator.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1a_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv1a_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv1a_generator " "Info: Found entity 1: lv1a_generator" {  } { { "lv1a_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_generator.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_fanout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_fanout.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_fanout " "Info: Found entity 1: live_fanout" {  } { { "live_fanout.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_fanout.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spill_cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spill_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 spill_cnt " "Info: Found entity 1: spill_cnt" {  } { { "spill_cnt.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/spill_cnt.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_rx_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_rx_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_rx_err_decoder " "Info: Found entity 1: et_rx_err_decoder" {  } { { "et_rx_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_rx_err_decoder.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_err_sim_trig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_err_sim_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_err_sim_trig " "Info: Found entity 1: et_err_sim_trig" {  } { { "et_err_sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_sim_trig.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raw_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_generator " "Info: Found entity 1: raw_generator" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lvds_cnt_debugger lvds_cnt_debugger.v(21) " "Warning (10238): Verilog Module Declaration warning at lvds_cnt_debugger.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lvds_cnt_debugger\"" {  } { { "lvds_cnt_debugger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lvds_cnt_debugger.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_cnt_debugger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lvds_cnt_debugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_cnt_debugger " "Info: Found entity 1: lvds_cnt_debugger" {  } { { "lvds_cnt_debugger.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lvds_cnt_debugger.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "pipe_input pipe_input.v(20) " "Warning (10238): Verilog Module Declaration warning at pipe_input.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"pipe_input\"" {  } { { "pipe_input.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/pipe_input.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_input.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pipe_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_input " "Info: Found entity 1: pipe_input" {  } { { "pipe_input.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/pipe_input.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_type_lv1a_ext.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_type_lv1a_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_type_lv1a_ext " "Info: Found entity 1: trig_type_lv1a_ext" {  } { { "trig_type_lv1a_ext.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_ext.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_type_lv1a_delta.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_type_lv1a_delta.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_type_lv1a_delta " "Info: Found entity 1: trig_type_lv1a_delta" {  } { { "trig_type_lv1a_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_delta.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "clock_trig clock_trig.v(18) " "Warning (10238): Verilog Module Declaration warning at clock_trig.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"clock_trig\"" {  } { { "clock_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clock_trig.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_trig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_trig " "Info: Found entity 1: clock_trig" {  } { { "clock_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clock_trig.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_mem_pipe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raw_mem_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_mem_pipe " "Info: Found entity 1: raw_mem_pipe" {  } { { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file time_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_mem " "Info: Found entity 1: time_mem" {  } { { "time_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nclus_mem_tag.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nclus_mem_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_mem_tag " "Info: Found entity 1: nclus_mem_tag" {  } { { "nclus_mem_tag.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem_tag.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nclus_simulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file nclus_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_simulator " "Info: Found entity 1: nclus_simulator" {  } { { "nclus_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_simulator.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig_factory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig_factory.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_factory " "Info: Found entity 1: trig_factory" {  } { { "trig_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_factory.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "et_ofc_err et_ofc_err.v(25) " "Warning (10238): Verilog Module Declaration warning at et_ofc_err.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"et_ofc_err\"" {  } { { "et_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_ofc_err.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_ofc_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_ofc_err " "Info: Found entity 1: et_ofc_err" {  } { { "et_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "clus_ofc_err clus_ofc_err.v(21) " "Warning (10238): Verilog Module Declaration warning at clus_ofc_err.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"clus_ofc_err\"" {  } { { "clus_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clus_ofc_err.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clus_ofc_err.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clus_ofc_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 clus_ofc_err " "Info: Found entity 1: clus_ofc_err" {  } { { "clus_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clus_ofc_err.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "veto_err veto_err.v(20) " "Warning (10238): Verilog Module Declaration warning at veto_err.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"veto_err\"" {  } { { "veto_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_err.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veto_err.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file veto_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 veto_err " "Info: Found entity 1: veto_err" {  } { { "veto_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_err.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "et_err et_err.v(24) " "Warning (10238): Verilog Module Declaration warning at et_err.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"et_err\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_err.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_err " "Info: Found entity 1: et_err" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_err_decoder " "Info: Found entity 1: et_err_decoder" {  } { { "et_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et_ofc_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file et_ofc_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 et_ofc_err_decoder " "Info: Found entity 1: et_ofc_err_decoder" {  } { { "et_ofc_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veto_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file veto_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 veto_err_decoder " "Info: Found entity 1: veto_err_decoder" {  } { { "veto_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_err_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clus_ofc_err_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clus_ofc_err_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 clus_ofc_err_decoder " "Info: Found entity 1: clus_ofc_err_decoder" {  } { { "clus_ofc_err_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clus_ofc_err_decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlk_err_center.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tlk_err_center.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlk_err_center " "Info: Found entity 1: tlk_err_center" {  } { { "tlk_err_center.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tlk_err_center.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_err_center.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dc_err_center.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc_err_center " "Info: Found entity 1: dc_err_center" {  } { { "dc_err_center.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dc_err_center.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat_veto.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stat_veto.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat_veto " "Info: Found entity 1: stat_veto" {  } { { "stat_veto.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_veto.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat_nclus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stat_nclus.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat_nclus " "Info: Found entity 1: stat_nclus" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_rx_debug.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lvds_rx_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_RX_Debug " "Info: Found entity 1: LVDS_RX_Debug" {  } { { "LVDS_RX_Debug.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/LVDS_RX_Debug.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "daq_pulse.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file daq_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAQ_Pulse " "Info: Found entity 1: DAQ_Pulse" {  } { { "DAQ_Pulse.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/DAQ_Pulse.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delta_factory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file delta_factory.v" { { "Info" "ISGN_ENTITY_NAME" "1 delta_factory " "Info: Found entity 1: delta_factory" {  } { { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat_lv1a_raw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stat_lv1a_raw.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat_lv1a_raw " "Info: Found entity 1: stat_lv1a_raw" {  } { { "stat_lv1a_raw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_lv1a_raw.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stat_delta.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stat_delta.v" { { "Info" "ISGN_ENTITY_NAME" "1 stat_delta " "Info: Found entity 1: stat_delta" {  } { { "stat_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_delta.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peek_raw_pulse.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file peek_raw_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 peek_raw_pulse " "Info: Found entity 1: peek_raw_pulse" {  } { { "peek_raw_pulse.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/peek_raw_pulse.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "wraw wraw.v(27) " "Warning (10238): Verilog Module Declaration warning at wraw.v(27): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"wraw\"" {  } { { "wraw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/wraw.v" 27 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wraw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file wraw.v" { { "Info" "ISGN_ENTITY_NAME" "1 wraw " "Info: Found entity 1: wraw" {  } { { "wraw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/wraw.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "redge_filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file redge_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 redge_filter " "Info: Found entity 1: redge_filter" {  } { { "redge_filter.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/redge_filter.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exdata_cnt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exdata_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 exdata_cnt " "Info: Found entity 1: exdata_cnt" {  } { { "exdata_cnt.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/exdata_cnt.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv1_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv1_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv1_delay " "Info: Found entity 1: lv1_delay" {  } { { "lv1_delay.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1_delay.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "tag.v " "Warning: Can't analyze file -- file tag.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_wrem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tag_wrem.v" { { "Info" "ISGN_ENTITY_NAME" "1 tag_wrem " "Info: Found entity 1: tag_wrem" {  } { { "tag_wrem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tag_wrem.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restrict_ntrig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file restrict_ntrig.v" { { "Info" "ISGN_ENTITY_NAME" "1 restrict_ntrig " "Info: Found entity 1: restrict_ntrig" {  } { { "restrict_ntrig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/restrict_ntrig.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv2_rej.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lv2_rej.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv2_rej " "Info: Found entity 1: lv2_rej" {  } { { "lv2_rej.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv2_rej.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_cleaner.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_cleaner.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_cleaner " "Info: Found entity 1: live_cleaner" {  } { { "live_cleaner.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_cleaner.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veto32_mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file veto32_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 veto32_mem " "Info: Found entity 1: veto32_mem" {  } { { "veto32_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto32_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l1a_discriminator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file l1a_discriminator.v" { { "Info" "ISGN_ENTITY_NAME" "1 L1A_Discriminator " "Info: Found entity 1: L1A_Discriminator" {  } { { "L1A_Discriminator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/L1A_Discriminator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_delay " "Info: Found entity 1: live_delay" {  } { { "live_delay.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_delay.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file live_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 live_generator " "Info: Found entity 1: live_generator" {  } { { "live_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file start_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 start_generator " "Info: Found entity 1: start_generator" {  } { { "start_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/start_generator.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_measurer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cycle_measurer.v" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_measurer " "Info: Found entity 1: cycle_measurer" {  } { { "cycle_measurer.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/cycle_measurer.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ofc1_err_manager.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ofc1_err_manager.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ofc1_err_manager " "Info: Found entity 1: ofc1_err_manager" {  } { { "ofc1_err_manager.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigma_delta " "Info: Elaborating entity \"sigma_delta\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "in_veto2\[15..0\] in_veto " "Warning: Bus \"in_veto2\[15..0\]\" found using same base name as \"in_veto\", which might lead to a name conflict." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "in_veto " "Warning: Converted elements in bus name \"in_veto\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "in_veto\[15..0\] in_veto15..0 " "Warning: Converted element name(s) from \"in_veto\[15..0\]\" to \"in_veto15..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "in_veto2 " "Warning: Converted elements in bus name \"in_veto2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "in_veto2\[15..0\] in_veto215..0 " "Warning: Converted element name(s) from \"in_veto2\[15..0\]\" to \"in_veto215..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "TLK_Err\[31..0\] " "Warning: Not all bits in bus \"TLK_Err\[31..0\]\" are used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 5136 5296 580 "TLK_Err\[15..0\]" "" } { 600 5136 5302 612 "TLK_Err\[31..20\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TLK_Err " "Warning: Converted elements in bus name \"TLK_Err\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TLK_Err\[15..0\] TLK_Err15..0 " "Warning: Converted element name(s) from \"TLK_Err\[15..0\]\" to \"TLK_Err15..0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 5136 5296 580 "TLK_Err\[15..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TLK_Err\[31..20\] TLK_Err31..20 " "Warning: Converted element name(s) from \"TLK_Err\[31..20\]\" to \"TLK_Err31..20\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 600 5136 5302 612 "TLK_Err\[31..20\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 5136 5296 580 "TLK_Err\[15..0\]" "" } { 600 5136 5302 612 "TLK_Err\[31..20\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst123 " "Warning: Primitive \"GND\" of instance \"inst123\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -496 1032 1064 -464 "inst123" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst124 " "Warning: Primitive \"WIRE\" of instance \"inst124\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3528 4408 4456 3560 "inst124" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst127 " "Warning: Primitive \"GND\" of instance \"inst127\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 560 4984 5016 592 "inst127" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst133 " "Warning: Primitive \"GND\" of instance \"inst133\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -456 1032 1064 -424 "inst133" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst149 " "Warning: Primitive \"GND\" of instance \"inst149\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -416 1032 1064 -384 "inst149" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst166 " "Warning: Primitive \"WIRE\" of instance \"inst166\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3488 4408 4456 3520 "inst166" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst167 " "Warning: Primitive \"WIRE\" of instance \"inst167\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3568 4408 4456 3600 "inst167" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst181 " "Warning: Primitive \"WIRE\" of instance \"inst181\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 560 5088 5136 592 "inst181" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst204 " "Warning: Primitive \"WIRE\" of instance \"inst204\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 592 5088 5136 624 "inst204" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst228 " "Warning: Primitive \"WIRE\" of instance \"inst228\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 216 2568 2616 248 "inst228" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst232 " "Warning: Primitive \"WIRE\" of instance \"inst232\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -456 1088 1136 -424 "inst232" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst242 " "Warning: Primitive \"WIRE\" of instance \"inst242\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -416 1088 1136 -384 "inst242" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst275 " "Warning: Primitive \"GND\" of instance \"inst275\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 592 4984 5016 624 "inst275" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst320 " "Warning: Primitive \"WIRE\" of instance \"inst320\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3784 8360 8408 3816 "inst320" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst321 " "Warning: Primitive \"WIRE\" of instance \"inst321\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3824 8360 8408 3856 "inst321" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst322 " "Warning: Primitive \"WIRE\" of instance \"inst322\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3864 8360 8408 3896 "inst322" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst416 " "Warning: Primitive \"WIRE\" of instance \"inst416\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 5048 5096 -840 "inst416" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst417 " "Warning: Primitive \"WIRE\" of instance \"inst417\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -912 5048 5096 -880 "inst417" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst418 " "Warning: Primitive \"GND\" of instance \"inst418\" not used" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -912 4976 5008 -880 "inst418" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vme_interface vme_interface:inst2 " "Info: Elaborating entity \"vme_interface\" for hierarchy \"vme_interface:inst2\"" {  } { { "sigma_delta.bdf" "inst2" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -896 792 1032 -672 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vme_interface:inst2\|lpm_compare:comp " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"vme_interface:inst2\|lpm_compare:comp\"" {  } { { "vme_interface.tdf" "comp" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 65 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vme_interface:inst2\|lpm_compare:comp " "Info: Elaborated megafunction instantiation \"vme_interface:inst2\|lpm_compare:comp\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 65 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vme_interface:inst2\|lpm_compare:comp " "Info: Instantiated megafunction \"vme_interface:inst2\|lpm_compare:comp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "one_input_is_constant no " "Info: Parameter \"one_input_is_constant\" = \"no\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 65 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o9g.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_o9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o9g " "Info: Found entity 1: cmpr_o9g" {  } { { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o9g vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated " "Info: Elaborating entity \"cmpr_o9g\" for hierarchy \"vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vme_interface:inst2\|lpm_counter:address_cnt " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"vme_interface:inst2\|lpm_counter:address_cnt\"" {  } { { "vme_interface.tdf" "address_cnt" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 67 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vme_interface:inst2\|lpm_counter:address_cnt " "Info: Elaborated megafunction instantiation \"vme_interface:inst2\|lpm_counter:address_cnt\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 67 3 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vme_interface:inst2\|lpm_counter:address_cnt " "Info: Instantiated megafunction \"vme_interface:inst2\|lpm_counter:address_cnt\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 67 3 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ih.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5ih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ih " "Info: Found entity 1: cntr_5ih" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ih vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated " "Info: Elaborating entity \"cntr_5ih\" for hierarchy \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_one dff_one:inst17 " "Info: Elaborating entity \"dff_one\" for hierarchy \"dff_one:inst17\"" {  } { { "sigma_delta.bdf" "inst17" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1048 1672 1816 -968 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff dff_one:inst17\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"dff_one:inst17\|lpm_ff:lpm_ff_component\"" {  } { { "dff_one.vhd" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dff_one:inst17\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"dff_one:inst17\|lpm_ff:lpm_ff_component\"" {  } { { "dff_one.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dff_one:inst17\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"dff_one:inst17\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dff_one.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff_one.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VME PLL_VME:inst22 " "Info: Elaborating entity \"PLL_VME\" for hierarchy \"PLL_VME:inst22\"" {  } { { "sigma_delta.bdf" "inst22" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1104 -144 120 -904 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_VME:inst22\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_VME:inst22\|altpll:altpll_component\"" {  } { { "PLL_VME.vhd" "altpll_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_VME:inst22\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_VME:inst22\|altpll:altpll_component\"" {  } { { "PLL_VME.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 157 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_VME:inst22\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL_VME:inst22\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Info: Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK2 " "Info: Parameter \"compensate_clock\" = \"CLK2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk1_input_frequency 8000 " "Info: Parameter \"inclk1_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VME " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VME\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_USED " "Info: Parameter \"port_clkswitch\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_USED " "Info: Parameter \"port_inclk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock inclk0 " "Info: Parameter \"primary_clock\" = \"inclk0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "switch_over_type MANUAL " "Info: Parameter \"switch_over_type\" = \"MANUAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_VME.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_VME.vhd" 157 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tapdel10 tapdel10:inst13 " "Info: Elaborating entity \"tapdel10\" for hierarchy \"tapdel10:inst13\"" {  } { { "sigma_delta.bdf" "inst13" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -680 1080 1200 -584 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "line_dff.tdf 1 1 " "Warning: Using design file line_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 line_dff " "Info: Found entity 1: line_dff" {  } { { "line_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/line_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_dff line_dff:inst499 " "Info: Elaborating entity \"line_dff\" for hierarchy \"line_dff:inst499\"" {  } { { "sigma_delta.bdf" "inst499" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1168 12272 12416 1248 "inst499" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff line_dff:inst499\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"line_dff:inst499\|lpm_ff:lpm_ff_component\"" {  } { { "line_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/line_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "line_dff:inst499\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"line_dff:inst499\|lpm_ff:lpm_ff_component\"" {  } { { "line_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/line_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "line_dff:inst499\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"line_dff:inst499\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "line_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/line_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "live_generator live_generator:inst496 " "Info: Elaborating entity \"live_generator\" for hierarchy \"live_generator:inst496\"" {  } { { "sigma_delta.bdf" "inst496" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1184 12032 12208 1280 "inst496" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll00 altpll00:inst233 " "Info: Elaborating entity \"altpll00\" for hierarchy \"altpll00:inst233\"" {  } { { "sigma_delta.bdf" "inst233" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -848 -248 8 -600 "inst233" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll00:inst233\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll00:inst233\|altpll:altpll_component\"" {  } { { "altpll00.vhd" "altpll_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll00:inst233\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll00:inst233\|altpll:altpll_component\"" {  } { { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 178 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll00:inst233\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll00:inst233\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 4667 " "Info: Parameter \"clk2_phase_shift\" = \"4667\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 64 " "Info: Parameter \"clk4_divide_by\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 10 " "Info: Parameter \"clk4_duty_cycle\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Info: Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Info: Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Info: Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 1 " "Info: Parameter \"clk5_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 0 " "Info: Parameter \"clk5_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Info: Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Info: Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 178 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VME_thing VME_thing:inst69 " "Info: Elaborating entity \"VME_thing\" for hierarchy \"VME_thing:inst69\"" {  } { { "sigma_delta.bdf" "inst69" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -784 1832 2016 464 "inst69" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 VME_thing:inst69\|dff32:inst2 " "Info: Elaborating entity \"dff32\" for hierarchy \"VME_thing:inst69\|dff32:inst2\"" {  } { { "VME_thing.bdf" "inst2" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/VME_thing.bdf" { { 1496 712 856 1576 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "dff32.vhd" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "dff32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"VME_thing:inst69\|dff32:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dff32.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff32.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_vme tdc_vme:inst57 " "Info: Elaborating entity \"tdc_vme\" for hierarchy \"tdc_vme:inst57\"" {  } { { "sigma_delta.bdf" "inst57" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "vmeds " "Warning: Variable or input pin \"vmeds\" is defined but never used" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 15 3 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "sysclk " "Warning: Variable or input pin \"sysclk\" is defined but never used" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 18 3 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rraw_sw.tdf 1 1 " "Warning: Using design file rraw_sw.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rraw_sw " "Info: Found entity 1: rraw_sw" {  } { { "rraw_sw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw_sw.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rraw_sw rraw_sw:inst415 " "Info: Elaborating entity \"rraw_sw\" for hierarchy \"rraw_sw:inst415\"" {  } { { "sigma_delta.bdf" "inst415" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 504 -240 -72 616 "inst415" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux rraw_sw:inst415\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\"" {  } { { "rraw_sw.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw_sw.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rraw_sw:inst415\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\"" {  } { { "rraw_sw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw_sw.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rraw_sw:inst415\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 256 " "Info: Parameter \"LPM_WIDTH\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rraw_sw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw_sw.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5me.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5me.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5me " "Info: Found entity 1: mux_5me" {  } { { "db/mux_5me.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_5me.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5me rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated " "Info: Elaborating entity \"mux_5me\" for hierarchy \"rraw_sw:inst415\|lpm_mux:lpm_mux_component\|mux_5me:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rawmem.tdf 1 1 " "Warning: Using design file rawmem.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rawmem " "Info: Found entity 1: rawmem" {  } { { "rawmem.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rawmem.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rawmem rawmem:inst419 " "Info: Elaborating entity \"rawmem\" for hierarchy \"rawmem:inst419\"" {  } { { "sigma_delta.bdf" "inst419" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4200 11568 11824 4408 "inst419" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rawmem:inst419\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rawmem:inst419\|altsyncram:altsyncram_component\"" {  } { { "rawmem.tdf" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rawmem.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rawmem:inst419\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rawmem:inst419\|altsyncram:altsyncram_component\"" {  } { { "rawmem.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rawmem.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rawmem:inst419\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rawmem:inst419\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Info: Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Info: Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Info: Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Info: Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Info: Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info: Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rawmem.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rawmem.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_85p1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_85p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_85p1 " "Info: Found entity 1: altsyncram_85p1" {  } { { "db/altsyncram_85p1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_85p1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_85p1 rawmem:inst419\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated " "Info: Elaborating entity \"altsyncram_85p1\" for hierarchy \"rawmem:inst419\|altsyncram:altsyncram_component\|altsyncram_85p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wraw wraw:inst414 " "Info: Elaborating entity \"wraw\" for hierarchy \"wraw:inst414\"" {  } { { "sigma_delta.bdf" "inst414" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4704 9984 10200 4896 "inst414" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wraw.v(178) " "Warning (10230): Verilog HDL assignment warning at wraw.v(178): truncated value with size 32 to match size of target (4)" {  } { { "wraw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/wraw.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wraw.v(183) " "Warning (10230): Verilog HDL assignment warning at wraw.v(183): truncated value with size 32 to match size of target (10)" {  } { { "wraw.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/wraw.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L1A_Discriminator L1A_Discriminator:inst488 " "Info: Elaborating entity \"L1A_Discriminator\" for hierarchy \"L1A_Discriminator:inst488\"" {  } { { "sigma_delta.bdf" "inst488" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2312 11120 11216 2440 "inst488" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "align_trig_dff0.tdf 1 1 " "Warning: Using design file align_trig_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 align_trig_dff0 " "Info: Found entity 1: align_trig_dff0" {  } { { "align_trig_dff0.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/align_trig_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "align_trig_dff0 align_trig_dff0:inst277 " "Info: Elaborating entity \"align_trig_dff0\" for hierarchy \"align_trig_dff0:inst277\"" {  } { { "sigma_delta.bdf" "inst277" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3000 1800 1944 3080 "inst277" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPILL_OFF_TIME spill_off_time time_controller.v(34) " "Info (10281): Verilog HDL Declaration information at time_controller.v(34): object \"SPILL_OFF_TIME\" differs only in case from object \"spill_off_time\" in the same scope" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "time_controller.v 1 1 " "Warning: Using design file time_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_controller " "Info: Found entity 1: time_controller" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_controller time_controller:inst36 " "Info: Elaborating entity \"time_controller\" for hierarchy \"time_controller:inst36\"" {  } { { "sigma_delta.bdf" "inst36" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3048 648 992 3368 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(428) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(428): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(439) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(439): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(451) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(451): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(532) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(532): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 time_controller.v(535) " "Warning (10230): Verilog HDL assignment warning at time_controller.v(535): truncated value with size 32 to match size of target (9)" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "et_raw_mem.v 1 1 " "Warning: Using design file et_raw_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 et_raw_mem " "Info: Found entity 1: et_raw_mem" {  } { { "et_raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_raw_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_raw_mem time_controller:inst36\|et_raw_mem:_etmem " "Info: Elaborating entity \"et_raw_mem\" for hierarchy \"time_controller:inst36\|et_raw_mem:_etmem\"" {  } { { "time_controller.v" "_etmem" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\"" {  } { { "et_raw_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_raw_mem.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\"" {  } { { "et_raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_raw_mem.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Info: Parameter \"width_a\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Info: Parameter \"width_b\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "et_raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_raw_mem.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8eo1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8eo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8eo1 " "Info: Found entity 1: altsyncram_8eo1" {  } { { "db/altsyncram_8eo1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_8eo1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8eo1 time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\|altsyncram_8eo1:auto_generated " "Info: Elaborating entity \"altsyncram_8eo1\" for hierarchy \"time_controller:inst36\|et_raw_mem:_etmem\|altsyncram:altsyncram_component\|altsyncram_8eo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raw_mem.v 1 1 " "Warning: Using design file raw_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 raw_mem " "Info: Found entity 1: raw_mem" {  } { { "raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_mem time_controller:inst36\|raw_mem:_veto0mem " "Info: Elaborating entity \"raw_mem\" for hierarchy \"time_controller:inst36\|raw_mem:_veto0mem\"" {  } { { "time_controller.v" "_veto0mem" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\"" {  } { { "raw_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\"" {  } { { "raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6eo1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6eo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6eo1 " "Info: Found entity 1: altsyncram_6eo1" {  } { { "db/altsyncram_6eo1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_6eo1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6eo1 time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\|altsyncram_6eo1:auto_generated " "Info: Elaborating entity \"altsyncram_6eo1\" for hierarchy \"time_controller:inst36\|raw_mem:_veto0mem\|altsyncram:altsyncram_component\|altsyncram_6eo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bypass_tlk_err.tdf 1 1 " "Warning: Using design file bypass_tlk_err.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_tlk_err " "Info: Found entity 1: bypass_tlk_err" {  } { { "bypass_tlk_err.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_tlk_err.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_tlk_err bypass_tlk_err:inst44 " "Info: Elaborating entity \"bypass_tlk_err\" for hierarchy \"bypass_tlk_err:inst44\"" {  } { { "sigma_delta.bdf" "inst44" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1648 6640 6736 1744 "inst44" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\"" {  } { { "bypass_tlk_err.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_tlk_err.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\"" {  } { { "bypass_tlk_err.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_tlk_err.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bypass_tlk_err.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_tlk_err.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nie " "Info: Found entity 1: mux_nie" {  } { { "db/mux_nie.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_nie.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nie bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\|mux_nie:auto_generated " "Info: Elaborating entity \"mux_nie\" for hierarchy \"bypass_tlk_err:inst44\|lpm_mux:lpm_mux_component\|mux_nie:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlk_err_center tlk_err_center:inst295 " "Info: Elaborating entity \"tlk_err_center\" for hierarchy \"tlk_err_center:inst295\"" {  } { { "sigma_delta.bdf" "inst295" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1152 6216 6448 1408 "inst295" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_err et_err:inst307 " "Info: Elaborating entity \"et_err\" for hierarchy \"et_err:inst307\"" {  } { { "sigma_delta.bdf" "inst307" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1104 2032 2232 1232 "inst307" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 et_err.v(93) " "Warning (10230): Verilog HDL assignment warning at et_err.v(93): truncated value with size 32 to match size of target (8)" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 et_err.v(106) " "Warning (10230): Verilog HDL assignment warning at et_err.v(106): truncated value with size 32 to match size of target (8)" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_ofc_err et_ofc_err:inst56 " "Info: Elaborating entity \"et_ofc_err\" for hierarchy \"et_ofc_err:inst56\"" {  } { { "sigma_delta.bdf" "inst56" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1920 2040 2240 2048 "inst56" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 et_ofc_err.v(97) " "Warning (10230): Verilog HDL assignment warning at et_ofc_err.v(97): truncated value with size 32 to match size of target (5)" {  } { { "et_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 et_ofc_err.v(110) " "Warning (10230): Verilog HDL assignment warning at et_ofc_err.v(110): truncated value with size 32 to match size of target (5)" {  } { { "et_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_ofc_err.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clus_ofc_err clus_ofc_err:inst294 " "Info: Elaborating entity \"clus_ofc_err\" for hierarchy \"clus_ofc_err:inst294\"" {  } { { "sigma_delta.bdf" "inst294" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2360 2088 2288 2488 "inst294" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clus_ofc_err.v(72) " "Warning (10230): Verilog HDL assignment warning at clus_ofc_err.v(72): truncated value with size 32 to match size of target (5)" {  } { { "clus_ofc_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clus_ofc_err.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_err_decoder et_err_decoder:inst329 " "Info: Elaborating entity \"et_err_decoder\" for hierarchy \"et_err_decoder:inst329\"" {  } { { "sigma_delta.bdf" "inst329" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1336 3752 3944 1496 "inst329" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raw_err_dff.tdf 1 1 " "Warning: Using design file raw_err_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 raw_err_dff " "Info: Found entity 1: raw_err_dff" {  } { { "raw_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_err_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_err_dff raw_err_dff:inst349 " "Info: Elaborating entity \"raw_err_dff\" for hierarchy \"raw_err_dff:inst349\"" {  } { { "sigma_delta.bdf" "inst349" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1488 3240 3384 1584 "inst349" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff raw_err_dff:inst349\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"raw_err_dff:inst349\|lpm_ff:lpm_ff_component\"" {  } { { "raw_err_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_err_dff.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_err_dff:inst349\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"raw_err_dff:inst349\|lpm_ff:lpm_ff_component\"" {  } { { "raw_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_err_dff.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_err_dff:inst349\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"raw_err_dff:inst349\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 232 " "Info: Parameter \"LPM_WIDTH\" = \"232\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_err_dff.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_ofc_err_decoder et_ofc_err_decoder:inst350 " "Info: Elaborating entity \"et_ofc_err_decoder\" for hierarchy \"et_ofc_err_decoder:inst350\"" {  } { { "sigma_delta.bdf" "inst350" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1864 3752 3936 2024 "inst350" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bus20_dff.tdf 1 1 " "Warning: Using design file bus20_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus20_dff " "Info: Found entity 1: bus20_dff" {  } { { "bus20_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus20_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus20_dff bus20_dff:inst217 " "Info: Elaborating entity \"bus20_dff\" for hierarchy \"bus20_dff:inst217\"" {  } { { "sigma_delta.bdf" "inst217" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2016 3240 3384 2112 "inst217" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff bus20_dff:inst217\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"bus20_dff:inst217\|lpm_ff:lpm_ff_component\"" {  } { { "bus20_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus20_dff.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bus20_dff:inst217\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"bus20_dff:inst217\|lpm_ff:lpm_ff_component\"" {  } { { "bus20_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus20_dff.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bus20_dff:inst217\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"bus20_dff:inst217\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Info: Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bus20_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus20_dff.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ofc_err_dff.tdf 1 1 " "Warning: Using design file ofc_err_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ofc_err_dff " "Info: Found entity 1: ofc_err_dff" {  } { { "ofc_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ofc_err_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ofc_err_dff ofc_err_dff:inst356 " "Info: Elaborating entity \"ofc_err_dff\" for hierarchy \"ofc_err_dff:inst356\"" {  } { { "sigma_delta.bdf" "inst356" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1904 3240 3384 2000 "inst356" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ofc_err_dff:inst356\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ofc_err_dff:inst356\|lpm_ff:lpm_ff_component\"" {  } { { "ofc_err_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/ofc_err_dff.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ofc_err_dff:inst356\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ofc_err_dff:inst356\|lpm_ff:lpm_ff_component\"" {  } { { "ofc_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ofc_err_dff.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ofc_err_dff:inst356\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ofc_err_dff:inst356\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Info: Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ofc_err_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ofc_err_dff.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clus_ofc_err_decoder clus_ofc_err_decoder:inst363 " "Info: Elaborating entity \"clus_ofc_err_decoder\" for hierarchy \"clus_ofc_err_decoder:inst363\"" {  } { { "sigma_delta.bdf" "inst363" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1864 4912 5096 1992 "inst363" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_dff.tdf 1 1 " "Warning: Using design file bus4_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus4_dff " "Info: Found entity 1: bus4_dff" {  } { { "bus4_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus4_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_dff bus4_dff:inst361 " "Info: Elaborating entity \"bus4_dff\" for hierarchy \"bus4_dff:inst361\"" {  } { { "sigma_delta.bdf" "inst361" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1480 5656 5800 1560 "inst361" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff bus4_dff:inst361\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"bus4_dff:inst361\|lpm_ff:lpm_ff_component\"" {  } { { "bus4_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus4_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bus4_dff:inst361\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"bus4_dff:inst361\|lpm_ff:lpm_ff_component\"" {  } { { "bus4_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus4_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bus4_dff:inst361\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"bus4_dff:inst361\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bus4_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus4_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ol_controller.v 1 1 " "Warning: Using design file ol_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OL_Controller " "Info: Found entity 1: OL_Controller" {  } { { "ol_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ol_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OL_Controller OL_Controller:inst218 " "Info: Elaborating entity \"OL_Controller\" for hierarchy \"OL_Controller:inst218\"" {  } { { "sigma_delta.bdf" "inst218" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 5376 5576 -648 "inst218" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pattern_check ol_controller.v(29) " "Warning (10036): Verilog HDL or VHDL warning at ol_controller.v(29): object \"pattern_check\" assigned a value but never read" {  } { { "ol_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ol_controller.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ol_controller.v(43) " "Info (10264): Verilog HDL Case Statement information at ol_controller.v(43): all case item expressions in this case statement are onehot" {  } { { "ol_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ol_controller.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GLINK_fifo GLINK_fifo:inst10 " "Info: Elaborating entity \"GLINK_fifo\" for hierarchy \"GLINK_fifo:inst10\"" {  } { { "sigma_delta.bdf" "inst10" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -568 5176 5336 -400 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo GLINK_fifo:inst10\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\"" {  } { { "GLINK_fifo.vhd" "dcfifo_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "GLINK_fifo:inst10\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\"" {  } { { "GLINK_fifo.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GLINK_fifo:inst10\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Info: Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Info: Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Info: Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Info: Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GLINK_fifo.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/GLINK_fifo.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f7i1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_f7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f7i1 " "Info: Found entity 1: dcfifo_f7i1" {  } { { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f7i1 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated " "Info: Elaborating entity \"dcfifo_f7i1\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_e96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_e96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_e96 " "Info: Found entity 1: a_graycounter_e96" {  } { { "db/a_graycounter_e96.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_e96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_e96 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_e96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_e96\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_e96:rdptr_g1p\"" {  } { { "db/dcfifo_f7i1.tdf" "rdptr_g1p" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_32c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_32c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_32c " "Info: Found entity 1: a_graycounter_32c" {  } { { "db/a_graycounter_32c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_32c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_32c GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_32c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_32c\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_32c:wrptr_g1p\"" {  } { { "db/dcfifo_f7i1.tdf" "wrptr_g1p" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_22c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_22c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_22c " "Info: Found entity 1: a_graycounter_22c" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_22c GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp " "Info: Elaborating entity \"a_graycounter_22c\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\"" {  } { { "db/dcfifo_f7i1.tdf" "wrptr_gp" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ou.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ou " "Info: Found entity 1: altsyncram_3ou" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ou GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram " "Info: Elaborating entity \"altsyncram_3ou\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\"" {  } { { "db/dcfifo_f7i1.tdf" "fifo_ram" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info: Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr " "Info: Elaborating entity \"dffpipe_c2e\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_f7i1.tdf" "rdaclr" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4u7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4u7 " "Info: Found entity 1: alt_synch_pipe_4u7" {  } { { "db/alt_synch_pipe_4u7.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/alt_synch_pipe_4u7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4u7 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|alt_synch_pipe_4u7:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_4u7\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|alt_synch_pipe_4u7:rs_dgwp\"" {  } { { "db/dcfifo_f7i1.tdf" "rs_dgwp" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Info: Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|alt_synch_pipe_4u7:rs_dgwp\|dffpipe_uu8:dffpipe9 " "Info: Elaborating entity \"dffpipe_uu8\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|alt_synch_pipe_4u7:rs_dgwp\|dffpipe_uu8:dffpipe9\"" {  } { { "db/alt_synch_pipe_4u7.tdf" "dffpipe9" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/alt_synch_pipe_4u7.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p26.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_p26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p26 " "Info: Found entity 1: cmpr_p26" {  } { { "db/cmpr_p26.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_p26.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p26 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|cmpr_p26:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_p26\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|cmpr_p26:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_f7i1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o26.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_o26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o26 " "Info: Found entity 1: cmpr_o26" {  } { { "db/cmpr_o26.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o26.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o26 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|cmpr_o26:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_o26\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|cmpr_o26:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_f7i1.tdf" "rdempty_eq_comp1_msb" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3v7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3v7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3v7 " "Info: Found entity 1: mux_3v7" {  } { { "db/mux_3v7.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_3v7.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3v7 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|mux_3v7:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_3v7\" for hierarchy \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|mux_3v7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_f7i1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trig_tag_dff.tdf 1 1 " "Warning: Using design file trig_tag_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trig_tag_dff " "Info: Found entity 1: trig_tag_dff" {  } { { "trig_tag_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_tag_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_tag_dff trig_tag_dff:inst268 " "Info: Elaborating entity \"trig_tag_dff\" for hierarchy \"trig_tag_dff:inst268\"" {  } { { "sigma_delta.bdf" "inst268" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3288 9128 9272 3368 "inst268" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff trig_tag_dff:inst268\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"trig_tag_dff:inst268\|lpm_ff:lpm_ff_component\"" {  } { { "trig_tag_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_tag_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "trig_tag_dff:inst268\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"trig_tag_dff:inst268\|lpm_ff:lpm_ff_component\"" {  } { { "trig_tag_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_tag_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trig_tag_dff:inst268\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"trig_tag_dff:inst268\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "trig_tag_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_tag_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1b_pipeline lv1b_pipeline:inst269 " "Info: Elaborating entity \"lv1b_pipeline\" for hierarchy \"lv1b_pipeline:inst269\"" {  } { { "sigma_delta.bdf" "inst269" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3176 8352 8592 3464 "inst269" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lv1b_pipeline.v(153) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(153): truncated value with size 32 to match size of target (10)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 lv1b_pipeline.v(194) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(194): truncated value with size 17 to match size of target (16)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lv1b_pipeline.v(205) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(205): truncated value with size 32 to match size of target (4)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lv1b_pipeline.v(237) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(237): truncated value with size 32 to match size of target (20)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lv1b_pipeline.v(240) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(240): truncated value with size 32 to match size of target (20)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lv1b_pipeline.v(241) " "Warning (10230): Verilog HDL assignment warning at lv1b_pipeline.v(241): truncated value with size 32 to match size of target (4)" {  } { { "lv1b_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_pipeline.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lv1b_dff.tdf 1 1 " "Warning: Using design file lv1b_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lv1b_dff " "Info: Found entity 1: lv1b_dff" {  } { { "lv1b_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1b_dff lv1b_dff:inst259 " "Info: Elaborating entity \"lv1b_dff\" for hierarchy \"lv1b_dff:inst259\"" {  } { { "sigma_delta.bdf" "inst259" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3096 7800 7944 3176 "inst259" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1a_pipeline lv1a_pipeline:inst116 " "Info: Elaborating entity \"lv1a_pipeline\" for hierarchy \"lv1a_pipeline:inst116\"" {  } { { "sigma_delta.bdf" "inst116" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3136 4608 4872 3424 "inst116" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lv1a_pipeline.v(326) " "Warning (10230): Verilog HDL assignment warning at lv1a_pipeline.v(326): truncated value with size 32 to match size of target (10)" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lv1a_pipeline.v(370) " "Warning (10230): Verilog HDL assignment warning at lv1a_pipeline.v(370): truncated value with size 32 to match size of target (10)" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lv1a_pipeline.v(376) " "Warning (10230): Verilog HDL assignment warning at lv1a_pipeline.v(376): truncated value with size 32 to match size of target (9)" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_mem.v 1 1 " "Warning: Using design file nclus_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_mem " "Info: Found entity 1: nclus_mem" {  } { { "nclus_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_mem lv1a_pipeline:inst116\|nclus_mem:_nclusmem " "Info: Elaborating entity \"nclus_mem\" for hierarchy \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\"" {  } { { "lv1a_pipeline.v" "_nclusmem" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\"" {  } { { "nclus_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\"" {  } { { "nclus_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Info: Parameter \"width_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nclus_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_mem.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_adr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adr1 " "Info: Found entity 1: altsyncram_adr1" {  } { { "db/altsyncram_adr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_adr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adr1 lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\|altsyncram_adr1:auto_generated " "Info: Elaborating entity \"altsyncram_adr1\" for hierarchy \"lv1a_pipeline:inst116\|nclus_mem:_nclusmem\|altsyncram:altsyncram_component\|altsyncram_adr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_mem_pipe lv1a_pipeline:inst116\|raw_mem_pipe:_etmem " "Info: Elaborating entity \"raw_mem_pipe\" for hierarchy \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\"" {  } { { "lv1a_pipeline.v" "_etmem" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\"" {  } { { "raw_mem_pipe.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\"" {  } { { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ggr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggr1 " "Info: Found entity 1: altsyncram_ggr1" {  } { { "db/altsyncram_ggr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_ggr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggr1 lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated " "Info: Elaborating entity \"altsyncram_ggr1\" for hierarchy \"lv1a_pipeline:inst116\|raw_mem_pipe:_etmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_mem lv1a_pipeline:inst116\|time_mem:_timemem " "Info: Elaborating entity \"time_mem\" for hierarchy \"lv1a_pipeline:inst116\|time_mem:_timemem\"" {  } { { "lv1a_pipeline.v" "_timemem" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lv1a_pipeline:inst116\|time_mem:_timemem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lv1a_pipeline:inst116\|time_mem:_timemem\|altsyncram:altsyncram_component\"" {  } { { "time_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_mem.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lv1a_pipeline:inst116\|time_mem:_timemem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lv1a_pipeline:inst116\|time_mem:_timemem\|altsyncram:altsyncram_component\"" {  } { { "time_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_mem.v" 91 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lv1a_pipeline:inst116\|time_mem:_timemem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lv1a_pipeline:inst116\|time_mem:_timemem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "time_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_mem.v" 91 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cgr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgr1 " "Info: Found entity 1: altsyncram_cgr1" {  } { { "db/altsyncram_cgr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_cgr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgr1 lv1a_pipeline:inst116\|time_mem:_timemem\|altsyncram:altsyncram_component\|altsyncram_cgr1:auto_generated " "Info: Elaborating entity \"altsyncram_cgr1\" for hierarchy \"lv1a_pipeline:inst116\|time_mem:_timemem\|altsyncram:altsyncram_component\|altsyncram_cgr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_type_lv1a_delta trig_type_lv1a_delta:inst243 " "Info: Elaborating entity \"trig_type_lv1a_delta\" for hierarchy \"trig_type_lv1a_delta:inst243\"" {  } { { "sigma_delta.bdf" "inst243" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3760 1328 1568 3952 "inst243" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena trig_type_lv1a_delta.v(58) " "Warning (10036): Verilog HDL or VHDL warning at trig_type_lv1a_delta.v(58): object \"ena\" assigned a value but never read" {  } { { "trig_type_lv1a_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_delta.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 trig_type_lv1a_delta.v(151) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1a_delta.v(151): truncated value with size 32 to match size of target (16)" {  } { { "trig_type_lv1a_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_delta.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 trig_type_lv1a_delta.v(160) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1a_delta.v(160): truncated value with size 32 to match size of target (9)" {  } { { "trig_type_lv1a_delta.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_delta.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "out_et_dff.tdf 1 1 " "Warning: Using design file out_et_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 out_et_dff " "Info: Found entity 1: out_et_dff" {  } { { "out_et_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_et_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_et_dff out_et_dff:inst318 " "Info: Elaborating entity \"out_et_dff\" for hierarchy \"out_et_dff:inst318\"" {  } { { "sigma_delta.bdf" "inst318" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3328 1800 1944 3408 "inst318" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff out_et_dff:inst318\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"out_et_dff:inst318\|lpm_ff:lpm_ff_component\"" {  } { { "out_et_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_et_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_et_dff:inst318\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"out_et_dff:inst318\|lpm_ff:lpm_ff_component\"" {  } { { "out_et_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_et_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_et_dff:inst318\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"out_et_dff:inst318\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "out_et_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_et_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "out_veto_dff.tdf 1 1 " "Warning: Using design file out_veto_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 out_veto_dff " "Info: Found entity 1: out_veto_dff" {  } { { "out_veto_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_veto_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_veto_dff out_veto_dff:inst317 " "Info: Elaborating entity \"out_veto_dff\" for hierarchy \"out_veto_dff:inst317\"" {  } { { "sigma_delta.bdf" "inst317" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3160 1800 1944 3240 "inst317" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff out_veto_dff:inst317\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"out_veto_dff:inst317\|lpm_ff:lpm_ff_component\"" {  } { { "out_veto_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_veto_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "out_veto_dff:inst317\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"out_veto_dff:inst317\|lpm_ff:lpm_ff_component\"" {  } { { "out_veto_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_veto_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_veto_dff:inst317\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"out_veto_dff:inst317\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "out_veto_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/out_veto_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "et_dff.tdf 1 1 " "Warning: Using design file et_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 et_dff " "Info: Found entity 1: et_dff" {  } { { "et_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_dff et_dff:inst459 " "Info: Elaborating entity \"et_dff\" for hierarchy \"et_dff:inst459\"" {  } { { "sigma_delta.bdf" "inst459" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3560 3936 4080 3640 "inst459" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff02.tdf 1 1 " "Warning: Using design file ext_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff02 " "Info: Found entity 1: ext_dff02" {  } { { "ext_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff02 ext_dff02:inst246 " "Info: Elaborating entity \"ext_dff02\" for hierarchy \"ext_dff02:inst246\"" {  } { { "sigma_delta.bdf" "inst246" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4048 1936 2080 4128 "inst246" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_type_lv1a_ext trig_type_lv1a_ext:inst238 " "Info: Elaborating entity \"trig_type_lv1a_ext\" for hierarchy \"trig_type_lv1a_ext:inst238\"" {  } { { "sigma_delta.bdf" "inst238" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4048 1344 1536 4240 "inst238" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 trig_type_lv1a_ext.v(81) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1a_ext.v(81): truncated value with size 32 to match size of target (16)" {  } { { "trig_type_lv1a_ext.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a_ext.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_input pipe_input:inst96 " "Info: Elaborating entity \"pipe_input\" for hierarchy \"pipe_input:inst96\"" {  } { { "sigma_delta.bdf" "inst96" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4144 -40 112 4272 "inst96" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "redge_filter redge_filter:inst422 " "Info: Elaborating entity \"redge_filter\" for hierarchy \"redge_filter:inst422\"" {  } { { "sigma_delta.bdf" "inst422" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1168 8664 8760 1264 "inst422" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_trig_in_switch.tdf 1 1 " "Warning: Using design file ext_trig_in_switch.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_trig_in_switch " "Info: Found entity 1: ext_trig_in_switch" {  } { { "ext_trig_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_trig_in_switch.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_trig_in_switch ext_trig_in_switch:inst109 " "Info: Elaborating entity \"ext_trig_in_switch\" for hierarchy \"ext_trig_in_switch:inst109\"" {  } { { "sigma_delta.bdf" "inst109" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1432 7912 8048 1560 "inst109" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\"" {  } { { "ext_trig_in_switch.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_trig_in_switch.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\"" {  } { { "ext_trig_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_trig_in_switch.tdf" 52 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ext_trig_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_trig_in_switch.tdf" 52 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tie " "Info: Found entity 1: mux_tie" {  } { { "db/mux_tie.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_tie.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tie ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\|mux_tie:auto_generated " "Info: Elaborating entity \"mux_tie\" for hierarchy \"ext_trig_in_switch:inst109\|lpm_mux:lpm_mux_component\|mux_tie:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff00.tdf 1 1 " "Warning: Using design file ext_dff00.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff00 " "Info: Found entity 1: ext_dff00" {  } { { "ext_dff00.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff00.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff00 ext_dff00:inst108 " "Info: Elaborating entity \"ext_dff00\" for hierarchy \"ext_dff00:inst108\"" {  } { { "sigma_delta.bdf" "inst108" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1472 7464 7608 1552 "inst108" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_trig clock_trig:inst256 " "Info: Elaborating entity \"clock_trig\" for hierarchy \"clock_trig:inst256\"" {  } { { "sigma_delta.bdf" "inst256" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1304 7432 7576 1432 "inst256" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clock_trig.v(49) " "Warning (10230): Verilog HDL assignment warning at clock_trig.v(49): truncated value with size 32 to match size of target (20)" {  } { { "clock_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/clock_trig.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lv1a_dff.tdf 1 1 " "Warning: Using design file lv1a_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lv1a_dff " "Info: Found entity 1: lv1a_dff" {  } { { "lv1a_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1a_dff lv1a_dff:inst463 " "Info: Elaborating entity \"lv1a_dff\" for hierarchy \"lv1a_dff:inst463\"" {  } { { "sigma_delta.bdf" "inst463" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3296 3800 3944 3376 "inst463" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lv1a_dff:inst463\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lv1a_dff:inst463\|lpm_ff:lpm_ff_component\"" {  } { { "lv1a_dff.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_dff.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lv1a_dff:inst463\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lv1a_dff:inst463\|lpm_ff:lpm_ff_component\"" {  } { { "lv1a_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_dff.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lv1a_dff:inst463\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lv1a_dff:inst463\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lv1a_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_dff.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_type_lv1a trig_type_lv1a:inst111 " "Info: Elaborating entity \"trig_type_lv1a\" for hierarchy \"trig_type_lv1a:inst111\"" {  } { { "sigma_delta.bdf" "inst111" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3072 2808 3064 3392 "inst111" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 trig_type_lv1a.v(150) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1a.v(150): truncated value with size 32 to match size of target (16)" {  } { { "trig_type_lv1a.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1a.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_dff.tdf 1 1 " "Warning: Using design file nclus_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_dff " "Info: Found entity 1: nclus_dff" {  } { { "nclus_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_dff nclus_dff:inst112 " "Info: Elaborating entity \"nclus_dff\" for hierarchy \"nclus_dff:inst112\"" {  } { { "sigma_delta.bdf" "inst112" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3976 3968 4112 4056 "inst112" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_in_switch.tdf 1 1 " "Warning: Using design file nclus_in_switch.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_in_switch " "Info: Found entity 1: nclus_in_switch" {  } { { "nclus_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_in_switch.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_in_switch nclus_in_switch:inst73 " "Info: Elaborating entity \"nclus_in_switch\" for hierarchy \"nclus_in_switch:inst73\"" {  } { { "sigma_delta.bdf" "inst73" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3952 3680 3832 4048 "inst73" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nclus_in_switch:inst73\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\"" {  } { { "nclus_in_switch.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_in_switch.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nclus_in_switch:inst73\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\"" {  } { { "nclus_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_in_switch.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nclus_in_switch:inst73\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "nclus_in_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_in_switch.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dke.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_dke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dke " "Info: Found entity 1: mux_dke" {  } { { "db/mux_dke.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_dke.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dke nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\|mux_dke:auto_generated " "Info: Elaborating entity \"mux_dke\" for hierarchy \"nclus_in_switch:inst73\|lpm_mux:lpm_mux_component\|mux_dke:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_sim_mem raw_sim_mem:inst86 " "Info: Elaborating entity \"raw_sim_mem\" for hierarchy \"raw_sim_mem:inst86\"" {  } { { "sigma_delta.bdf" "inst86" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3728 10632 10888 3904 "inst86" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram raw_sim_mem:inst86\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"raw_sim_mem:inst86\|altsyncram:altsyncram_component\"" {  } { { "raw_sim_mem.v" "altsyncram_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_sim_mem.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_sim_mem:inst86\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"raw_sim_mem:inst86\|altsyncram:altsyncram_component\"" {  } { { "raw_sim_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_sim_mem.v" 93 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_sim_mem:inst86\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"raw_sim_mem:inst86\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Info: Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Info: Parameter \"widthad_b\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_sim_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_sim_mem.v" 93 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgn1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgn1 " "Info: Found entity 1: altsyncram_tgn1" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_tgn1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgn1 raw_sim_mem:inst86\|altsyncram:altsyncram_component\|altsyncram_tgn1:auto_generated " "Info: Elaborating entity \"altsyncram_tgn1\" for hierarchy \"raw_sim_mem:inst86\|altsyncram:altsyncram_component\|altsyncram_tgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sim_mem_switch3.tdf 1 1 " "Warning: Using design file sim_mem_switch3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mem_switch3 " "Info: Found entity 1: sim_mem_switch3" {  } { { "sim_mem_switch3.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_mem_switch3 sim_mem_switch3:inst88 " "Info: Elaborating entity \"sim_mem_switch3\" for hierarchy \"sim_mem_switch3:inst88\"" {  } { { "sigma_delta.bdf" "inst88" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3728 10072 10200 3824 "inst88" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sim_mem_switch3:inst88\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"sim_mem_switch3:inst88\|lpm_compare:lpm_compare_component\"" {  } { { "sim_mem_switch3.tdf" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch3.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sim_mem_switch3:inst88\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"sim_mem_switch3:inst88\|lpm_compare:lpm_compare_component\"" {  } { { "sim_mem_switch3.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch3.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sim_mem_switch3:inst88\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"sim_mem_switch3:inst88\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sim_mem_switch3.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch3.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_m8j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_m8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_m8j " "Info: Found entity 1: cmpr_m8j" {  } { { "db/cmpr_m8j.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_m8j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_m8j sim_mem_switch3:inst88\|lpm_compare:lpm_compare_component\|cmpr_m8j:auto_generated " "Info: Elaborating entity \"cmpr_m8j\" for hierarchy \"sim_mem_switch3:inst88\|lpm_compare:lpm_compare_component\|cmpr_m8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_simulator nclus_simulator:inst72 " "Info: Elaborating entity \"nclus_simulator\" for hierarchy \"nclus_simulator:inst72\"" {  } { { "sigma_delta.bdf" "inst72" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3704 11496 11712 3864 "inst72" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nclus_simulator.v(77) " "Warning (10230): Verilog HDL assignment warning at nclus_simulator.v(77): truncated value with size 32 to match size of target (3)" {  } { { "nclus_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_simulator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 nclus_simulator.v(89) " "Warning (10230): Verilog HDL assignment warning at nclus_simulator.v(89): truncated value with size 32 to match size of target (12)" {  } { { "nclus_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_simulator.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 nclus_simulator.v(90) " "Warning (10230): Verilog HDL assignment warning at nclus_simulator.v(90): truncated value with size 32 to match size of target (4)" {  } { { "nclus_simulator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_simulator.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "trig_dff.tdf 1 1 " "Warning: Using design file trig_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trig_dff " "Info: Found entity 1: trig_dff" {  } { { "trig_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_dff trig_dff:inst260 " "Info: Elaborating entity \"trig_dff\" for hierarchy \"trig_dff:inst260\"" {  } { { "sigma_delta.bdf" "inst260" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2976 5432 5576 3056 "inst260" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timestamp_dff01.tdf 1 1 " "Warning: Using design file timestamp_dff01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timestamp_dff01 " "Info: Found entity 1: timestamp_dff01" {  } { { "timestamp_dff01.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/timestamp_dff01.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timestamp_dff01 timestamp_dff01:inst324 " "Info: Elaborating entity \"timestamp_dff01\" for hierarchy \"timestamp_dff01:inst324\"" {  } { { "sigma_delta.bdf" "inst324" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3432 3936 4080 3512 "inst324" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "timestamp_dff.tdf 1 1 " "Warning: Using design file timestamp_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timestamp_dff " "Info: Found entity 1: timestamp_dff" {  } { { "timestamp_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/timestamp_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timestamp_dff timestamp_dff:inst325 " "Info: Elaborating entity \"timestamp_dff\" for hierarchy \"timestamp_dff:inst325\"" {  } { { "sigma_delta.bdf" "inst325" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3488 1800 1944 3568 "inst325" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "veto_dff.tdf 1 1 " "Warning: Using design file veto_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 veto_dff " "Info: Found entity 1: veto_dff" {  } { { "veto_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/veto_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "veto_dff veto_dff:inst460 " "Info: Elaborating entity \"veto_dff\" for hierarchy \"veto_dff:inst460\"" {  } { { "sigma_delta.bdf" "inst460" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3688 3944 4088 3768 "inst460" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "delta_dff04.tdf 1 1 " "Warning: Using design file delta_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 delta_dff04 " "Info: Found entity 1: delta_dff04" {  } { { "delta_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_dff04 delta_dff04:inst229 " "Info: Elaborating entity \"delta_dff04\" for hierarchy \"delta_dff04:inst229\"" {  } { { "sigma_delta.bdf" "inst229" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3720 7800 7944 3800 "inst229" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "delta_dff02.tdf 1 1 " "Warning: Using design file delta_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 delta_dff02 " "Info: Found entity 1: delta_dff02" {  } { { "delta_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_dff02 delta_dff02:inst194 " "Info: Elaborating entity \"delta_dff02\" for hierarchy \"delta_dff02:inst194\"" {  } { { "sigma_delta.bdf" "inst194" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3672 5432 5576 3768 "inst194" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff delta_dff02:inst194\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"delta_dff02:inst194\|lpm_ff:lpm_ff_component\"" {  } { { "delta_dff02.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "delta_dff02:inst194\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"delta_dff02:inst194\|lpm_ff:lpm_ff_component\"" {  } { { "delta_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "delta_dff02:inst194\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"delta_dff02:inst194\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "delta_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_dff02.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ofc1_err_manager ofc1_err_manager:inst1 " "Info: Elaborating entity \"ofc1_err_manager\" for hierarchy \"ofc1_err_manager:inst1\"" {  } { { "sigma_delta.bdf" "inst1" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -864 8728 8880 -736 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "error_judgement.bdf 1 1 " "Warning: Using design file error_judgement.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 error_judgement " "Info: Found entity 1: error_judgement" {  } { { "error_judgement.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/error_judgement.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_judgement ofc1_err_manager:inst1\|error_judgement:inst2 " "Info: Elaborating entity \"error_judgement\" for hierarchy \"ofc1_err_manager:inst1\|error_judgement:inst2\"" {  } { { "ofc1_err_manager.bdf" "inst2" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/ofc1_err_manager.bdf" { { 472 1048 1208 600 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signal_capture.v 1 1 " "Warning: Using design file signal_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signal_capture " "Info: Found entity 1: signal_capture" {  } { { "signal_capture.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/signal_capture.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_capture ofc1_err_manager:inst1\|error_judgement:inst2\|signal_capture:inst11 " "Info: Elaborating entity \"signal_capture\" for hierarchy \"ofc1_err_manager:inst1\|error_judgement:inst2\|signal_capture:inst11\"" {  } { { "error_judgement.bdf" "inst11" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/error_judgement.bdf" { { 288 2152 2248 384 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "error_decoder.v 1 1 " "Warning: Using design file error_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 error_decoder " "Info: Found entity 1: error_decoder" {  } { { "error_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/error_decoder.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_decoder ofc1_err_manager:inst1\|error_judgement:inst2\|error_decoder:inst4 " "Info: Elaborating entity \"error_decoder\" for hierarchy \"ofc1_err_manager:inst1\|error_judgement:inst2\|error_decoder:inst4\"" {  } { { "error_judgement.bdf" "inst4" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/error_judgement.bdf" { { 440 1712 1856 536 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 error_decoder.v(57) " "Warning (10230): Verilog HDL assignment warning at error_decoder.v(57): truncated value with size 32 to match size of target (2)" {  } { { "error_decoder.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/error_decoder.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "stop_status.v 1 1 " "Warning: Using design file stop_status.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stop_status " "Info: Found entity 1: stop_status" {  } { { "stop_status.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stop_status.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_status ofc1_err_manager:inst1\|error_judgement:inst2\|stop_status:inst12 " "Info: Elaborating entity \"stop_status\" for hierarchy \"ofc1_err_manager:inst1\|error_judgement:inst2\|stop_status:inst12\"" {  } { { "error_judgement.bdf" "inst12" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/error_judgement.bdf" { { 408 2152 2248 504 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rising_edge.v 1 1 " "Warning: Using design file rising_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rising_edge " "Info: Found entity 1: rising_edge" {  } { { "rising_edge.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rising_edge.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge rising_edge:inst9 " "Info: Elaborating entity \"rising_edge\" for hierarchy \"rising_edge:inst9\"" {  } { { "sigma_delta.bdf" "inst9" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -848 8432 8576 -736 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raw_dff04.tdf 1 1 " "Warning: Using design file raw_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 raw_dff04 " "Info: Found entity 1: raw_dff04" {  } { { "raw_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_dff04 raw_dff04:inst220 " "Info: Elaborating entity \"raw_dff04\" for hierarchy \"raw_dff04:inst220\"" {  } { { "sigma_delta.bdf" "inst220" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3856 7800 7944 3936 "inst220" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raw_dff02.tdf 1 1 " "Warning: Using design file raw_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 raw_dff02 " "Info: Found entity 1: raw_dff02" {  } { { "raw_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_dff02 raw_dff02:inst197 " "Info: Elaborating entity \"raw_dff02\" for hierarchy \"raw_dff02:inst197\"" {  } { { "sigma_delta.bdf" "inst197" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3968 5432 5576 4064 "inst197" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff raw_dff02:inst197\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"raw_dff02:inst197\|lpm_ff:lpm_ff_component\"" {  } { { "raw_dff02.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_dff02:inst197\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"raw_dff02:inst197\|lpm_ff:lpm_ff_component\"" {  } { { "raw_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_dff02:inst197\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"raw_dff02:inst197\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "raw_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_dff02.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff04.tdf 1 1 " "Warning: Using design file ext_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff04 " "Info: Found entity 1: ext_dff04" {  } { { "ext_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff04 ext_dff04:inst214 " "Info: Elaborating entity \"ext_dff04\" for hierarchy \"ext_dff04:inst214\"" {  } { { "sigma_delta.bdf" "inst214" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3560 7800 7944 3640 "inst214" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff03.tdf 1 1 " "Warning: Using design file ext_dff03.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff03 " "Info: Found entity 1: ext_dff03" {  } { { "ext_dff03.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff03.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff03 ext_dff03:inst137 " "Info: Elaborating entity \"ext_dff03\" for hierarchy \"ext_dff03:inst137\"" {  } { { "sigma_delta.bdf" "inst137" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3520 5432 5576 3616 "inst137" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ext_dff03:inst137\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ext_dff03:inst137\|lpm_ff:lpm_ff_component\"" {  } { { "ext_dff03.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff03.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ext_dff03:inst137\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ext_dff03:inst137\|lpm_ff:lpm_ff_component\"" {  } { { "ext_dff03.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff03.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ext_dff03:inst137\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ext_dff03:inst137\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ext_dff03.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff03.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lv1b_dff00.tdf 1 1 " "Warning: Using design file lv1b_dff00.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lv1b_dff00 " "Info: Found entity 1: lv1b_dff00" {  } { { "lv1b_dff00.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_dff00.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1b_dff00 lv1b_dff00:inst113 " "Info: Elaborating entity \"lv1b_dff00\" for hierarchy \"lv1b_dff00:inst113\"" {  } { { "sigma_delta.bdf" "inst113" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3224 7800 7944 3320 "inst113" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lv1b_dff00:inst113\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lv1b_dff00:inst113\|lpm_ff:lpm_ff_component\"" {  } { { "lv1b_dff00.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_dff00.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lv1b_dff00:inst113\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lv1b_dff00:inst113\|lpm_ff:lpm_ff_component\"" {  } { { "lv1b_dff00.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_dff00.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lv1b_dff00:inst113\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lv1b_dff00:inst113\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lv1b_dff00.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1b_dff00.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_type_lv1b trig_type_lv1b:inst64 " "Info: Elaborating entity \"trig_type_lv1b\" for hierarchy \"trig_type_lv1b:inst64\"" {  } { { "sigma_delta.bdf" "inst64" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3096 6240 6488 3320 "inst64" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 trig_type_lv1b.v(96) " "Warning (10230): Verilog HDL assignment warning at trig_type_lv1b.v(96): truncated value with size 32 to match size of target (12)" {  } { { "trig_type_lv1b.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_type_lv1b.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "int_dff02.tdf 1 1 " "Warning: Using design file int_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 int_dff02 " "Info: Found entity 1: int_dff02" {  } { { "int_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/int_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_dff02 int_dff02:inst120 " "Info: Elaborating entity \"int_dff02\" for hierarchy \"int_dff02:inst120\"" {  } { { "sigma_delta.bdf" "inst120" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3104 5432 5576 3200 "inst120" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_dff02.tdf 1 1 " "Warning: Using design file nclus_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_dff02 " "Info: Found entity 1: nclus_dff02" {  } { { "nclus_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_dff02 nclus_dff02:inst122 " "Info: Elaborating entity \"nclus_dff02\" for hierarchy \"nclus_dff02:inst122\"" {  } { { "sigma_delta.bdf" "inst122" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3376 5432 5576 3472 "inst122" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nclus_dff04.tdf 1 1 " "Warning: Using design file nclus_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 nclus_dff04 " "Info: Found entity 1: nclus_dff04" {  } { { "nclus_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/nclus_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclus_dff04 nclus_dff04:inst262 " "Info: Elaborating entity \"nclus_dff04\" for hierarchy \"nclus_dff04:inst262\"" {  } { { "sigma_delta.bdf" "inst262" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4136 7808 7952 4216 "inst262" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "time_dff04.tdf 1 1 " "Warning: Using design file time_dff04.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_dff04 " "Info: Found entity 1: time_dff04" {  } { { "time_dff04.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff04.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_dff04 time_dff04:inst267 " "Info: Elaborating entity \"time_dff04\" for hierarchy \"time_dff04:inst267\"" {  } { { "sigma_delta.bdf" "inst267" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4272 7808 7952 4352 "inst267" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "time_dff02.tdf 1 1 " "Warning: Using design file time_dff02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_dff02 " "Info: Found entity 1: time_dff02" {  } { { "time_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff02.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_dff02 time_dff02:inst196 " "Info: Elaborating entity \"time_dff02\" for hierarchy \"time_dff02:inst196\"" {  } { { "sigma_delta.bdf" "inst196" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3816 5432 5576 3912 "inst196" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff time_dff02:inst196\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"time_dff02:inst196\|lpm_ff:lpm_ff_component\"" {  } { { "time_dff02.tdf" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "time_dff02:inst196\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"time_dff02:inst196\|lpm_ff:lpm_ff_component\"" {  } { { "time_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff02.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time_dff02:inst196\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"time_dff02:inst196\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "time_dff02.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_dff02.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff12.vhd 2 1 " "Warning: Using design file lpm_dff12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff12-SYN " "Info: Found design unit 1: lpm_dff12-SYN" {  } { { "lpm_dff12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff12.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff12 " "Info: Found entity 1: lpm_dff12" {  } { { "lpm_dff12.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_dff12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff12 lpm_dff12:inst274 " "Info: Elaborating entity \"lpm_dff12\" for hierarchy \"lpm_dff12:inst274\"" {  } { { "sigma_delta.bdf" "inst274" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -544 3920 4064 -464 "inst274" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bypass_dc_err.tdf 1 1 " "Warning: Using design file bypass_dc_err.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_dc_err " "Info: Found entity 1: bypass_dc_err" {  } { { "bypass_dc_err.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bypass_dc_err.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_dc_err bypass_dc_err:inst155 " "Info: Elaborating entity \"bypass_dc_err\" for hierarchy \"bypass_dc_err:inst155\"" {  } { { "sigma_delta.bdf" "inst155" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2344 6648 6744 2440 "inst155" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_err_center dc_err_center:inst367 " "Info: Elaborating entity \"dc_err_center\" for hierarchy \"dc_err_center:inst367\"" {  } { { "sigma_delta.bdf" "inst367" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1952 6240 6424 2144 "inst367" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "et_peak_sensing et_peak_sensing.v(21) " "Warning (10238): Verilog Module Declaration warning at et_peak_sensing.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"et_peak_sensing\"" {  } { { "et_peak_sensing.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_peak_sensing.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "et_peak_sensing.v 1 1 " "Warning: Using design file et_peak_sensing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 et_peak_sensing " "Info: Found entity 1: et_peak_sensing" {  } { { "et_peak_sensing.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_peak_sensing.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_peak_sensing et_peak_sensing:inst71 " "Info: Elaborating entity \"et_peak_sensing\" for hierarchy \"et_peak_sensing:inst71\"" {  } { { "sigma_delta.bdf" "inst71" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3080 134 318 3176 "inst71" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fiber_input_switch.tdf 1 1 " "Warning: Using design file fiber_input_switch.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fiber_input_switch " "Info: Found entity 1: fiber_input_switch" {  } { { "fiber_input_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/fiber_input_switch.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_input_switch fiber_input_switch:inst45 " "Info: Elaborating entity \"fiber_input_switch\" for hierarchy \"fiber_input_switch:inst45\"" {  } { { "sigma_delta.bdf" "inst45" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3072 -240 -88 3168 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sim_input_switch.tdf 1 1 " "Warning: Using design file sim_input_switch.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sim_input_switch " "Info: Found entity 1: sim_input_switch" {  } { { "sim_input_switch.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_input_switch.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_input_switch sim_input_switch:inst206 " "Info: Elaborating entity \"sim_input_switch\" for hierarchy \"sim_input_switch:inst206\"" {  } { { "sigma_delta.bdf" "inst206" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3088 12160 12312 3184 "inst206" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_generator raw_generator:inst80 " "Info: Elaborating entity \"raw_generator\" for hierarchy \"raw_generator:inst80\"" {  } { { "sigma_delta.bdf" "inst80" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3088 11464 11680 3216 "inst80" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 raw_generator.v(91) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(91): truncated value with size 32 to match size of target (9)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 raw_generator.v(95) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(95): truncated value with size 32 to match size of target (12)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 raw_generator.v(106) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(106): truncated value with size 32 to match size of target (9)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 raw_generator.v(118) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(118): truncated value with size 32 to match size of target (9)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 raw_generator.v(155) " "Warning (10230): Verilog HDL assignment warning at raw_generator.v(155): truncated value with size 32 to match size of target (3)" {  } { { "raw_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_generator.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_mem_switch sim_mem_switch:inst4 " "Info: Elaborating entity \"sim_mem_switch\" for hierarchy \"sim_mem_switch:inst4\"" {  } { { "sigma_delta.bdf" "inst4" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3032 10072 10200 3128 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sim_mem_switch:inst4\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"sim_mem_switch:inst4\|lpm_compare:lpm_compare_component\"" {  } { { "sim_mem_switch.v" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sim_mem_switch:inst4\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"sim_mem_switch:inst4\|lpm_compare:lpm_compare_component\"" {  } { { "sim_mem_switch.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sim_mem_switch:inst4\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"sim_mem_switch:inst4\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sim_mem_switch.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sim_mem_switch2.tdf 1 1 " "Warning: Using design file sim_mem_switch2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mem_switch2 " "Info: Found entity 1: sim_mem_switch2" {  } { { "sim_mem_switch2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "sim_mem_switch2 " "Warning (12300): Found the following files while searching for definition of entity \"sim_mem_switch2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "sim_mem_switch2.v " "Warning: File: sim_mem_switch2.v" {  } {  } 0 0 "File: %1!s!" 0 0 "" 0 -1}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_mem_switch2 sim_mem_switch2:inst " "Info: Elaborating entity \"sim_mem_switch2\" for hierarchy \"sim_mem_switch2:inst\"" {  } { { "sigma_delta.bdf" "inst" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3392 10080 10208 3488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sim_mem_switch2:inst\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"sim_mem_switch2:inst\|lpm_compare:lpm_compare_component\"" {  } { { "sim_mem_switch2.tdf" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch2.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sim_mem_switch2:inst\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"sim_mem_switch2:inst\|lpm_compare:lpm_compare_component\"" {  } { { "sim_mem_switch2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch2.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sim_mem_switch2:inst\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"sim_mem_switch2:inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sim_mem_switch2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/sim_mem_switch2.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restrict_ntrig restrict_ntrig:inst89 " "Info: Elaborating entity \"restrict_ntrig\" for hierarchy \"restrict_ntrig:inst89\"" {  } { { "sigma_delta.bdf" "inst89" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3040 8736 8872 3168 "inst89" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 restrict_ntrig.v(49) " "Warning (10230): Verilog HDL assignment warning at restrict_ntrig.v(49): truncated value with size 32 to match size of target (10)" {  } { { "restrict_ntrig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/restrict_ntrig.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_factory trig_factory:inst271 " "Info: Elaborating entity \"trig_factory\" for hierarchy \"trig_factory:inst271\"" {  } { { "sigma_delta.bdf" "inst271" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -952 6768 6928 -792 "inst271" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 trig_factory.v(51) " "Warning (10230): Verilog HDL assignment warning at trig_factory.v(51): truncated value with size 32 to match size of target (13)" {  } { { "trig_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_factory.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 trig_factory.v(67) " "Warning (10230): Verilog HDL assignment warning at trig_factory.v(67): truncated value with size 32 to match size of target (16)" {  } { { "trig_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_factory.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 trig_factory.v(70) " "Warning (10230): Verilog HDL assignment warning at trig_factory.v(70): truncated value with size 32 to match size of target (2)" {  } { { "trig_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/trig_factory.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delta_factory delta_factory:inst282 " "Info: Elaborating entity \"delta_factory\" for hierarchy \"delta_factory:inst282\"" {  } { { "sigma_delta.bdf" "inst282" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 6768 6920 -632 "inst282" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 delta_factory.v(69) " "Warning (10230): Verilog HDL assignment warning at delta_factory.v(69): truncated value with size 32 to match size of target (16)" {  } { { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 delta_factory.v(72) " "Warning (10230): Verilog HDL assignment warning at delta_factory.v(72): truncated value with size 32 to match size of target (2)" {  } { { "delta_factory.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/delta_factory.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rraw.tdf 1 1 " "Warning: Using design file rraw.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rraw " "Info: Found entity 1: rraw" {  } { { "rraw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rraw rraw:inst411 " "Info: Elaborating entity \"rraw\" for hierarchy \"rraw:inst411\"" {  } { { "sigma_delta.bdf" "inst411" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4320 10680 10808 4432 "inst411" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare rraw:inst411\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"rraw:inst411\|lpm_compare:lpm_compare_component\"" {  } { { "rraw.tdf" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rraw:inst411\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"rraw:inst411\|lpm_compare:lpm_compare_component\"" {  } { { "rraw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rraw:inst411\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"rraw:inst411\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rraw.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ilk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ilk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ilk " "Info: Found entity 1: cmpr_ilk" {  } { { "db/cmpr_ilk.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_ilk.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ilk rraw:inst411\|lpm_compare:lpm_compare_component\|cmpr_ilk:auto_generated " "Info: Elaborating entity \"cmpr_ilk\" for hierarchy \"rraw:inst411\|lpm_compare:lpm_compare_component\|cmpr_ilk:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rraw1.tdf 1 1 " "Warning: Using design file rraw1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rraw1 " "Info: Found entity 1: rraw1" {  } { { "rraw1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rraw1 rraw1:inst412 " "Info: Elaborating entity \"rraw1\" for hierarchy \"rraw1:inst412\"" {  } { { "sigma_delta.bdf" "inst412" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4552 10680 10808 4664 "inst412" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare rraw1:inst412\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"rraw1:inst412\|lpm_compare:lpm_compare_component\"" {  } { { "rraw1.tdf" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rraw1:inst412\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"rraw1:inst412\|lpm_compare:lpm_compare_component\"" {  } { { "rraw1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rraw1:inst412\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"rraw1:inst412\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rraw1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e6l.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_e6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e6l " "Info: Found entity 1: cmpr_e6l" {  } { { "db/cmpr_e6l.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_e6l.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e6l rraw1:inst412\|lpm_compare:lpm_compare_component\|cmpr_e6l:auto_generated " "Info: Elaborating entity \"cmpr_e6l\" for hierarchy \"rraw1:inst412\|lpm_compare:lpm_compare_component\|cmpr_e6l:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rraw2.tdf 1 1 " "Warning: Using design file rraw2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rraw2 " "Info: Found entity 1: rraw2" {  } { { "rraw2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rraw2 rraw2:inst195 " "Info: Elaborating entity \"rraw2\" for hierarchy \"rraw2:inst195\"" {  } { { "sigma_delta.bdf" "inst195" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4784 10680 10808 4896 "inst195" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare rraw2:inst195\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"rraw2:inst195\|lpm_compare:lpm_compare_component\"" {  } { { "rraw2.tdf" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rraw2:inst195\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"rraw2:inst195\|lpm_compare:lpm_compare_component\"" {  } { { "rraw2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rraw2:inst195\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"rraw2:inst195\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rraw2.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/rraw2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stat_lv1a_raw stat_lv1a_raw:inst316 " "Info: Elaborating entity \"stat_lv1a_raw\" for hierarchy \"stat_lv1a_raw:inst316\"" {  } { { "sigma_delta.bdf" "inst316" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3664 4632 4848 3792 "inst316" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exdata_cnt exdata_cnt:inst454 " "Info: Elaborating entity \"exdata_cnt\" for hierarchy \"exdata_cnt:inst454\"" {  } { { "sigma_delta.bdf" "inst454" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2104 7680 7800 2200 "inst454" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stat_veto stat_veto:inst55 " "Info: Elaborating entity \"stat_veto\" for hierarchy \"stat_veto:inst55\"" {  } { { "sigma_delta.bdf" "inst55" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4304 3680 3848 4400 "inst55" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lv1_delay lv1_delay:inst456 " "Info: Elaborating entity \"lv1_delay\" for hierarchy \"lv1_delay:inst456\"" {  } { { "sigma_delta.bdf" "inst456" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4024 8480 8632 4152 "inst456" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lv1_delay.v(55) " "Warning (10230): Verilog HDL assignment warning at lv1_delay.v(55): truncated value with size 32 to match size of target (10)" {  } { { "lv1_delay.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1_delay.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stat_nclus stat_nclus:inst43 " "Info: Elaborating entity \"stat_nclus\" for hierarchy \"stat_nclus:inst43\"" {  } { { "sigma_delta.bdf" "inst43" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3504 8360 8584 3728 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(73) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(73): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(74) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(74): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(75) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(75): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(76) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(76): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(77) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(77): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(78) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(78): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(79) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(79): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(80) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(80): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(81) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(81): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 stat_nclus.v(82) " "Warning (10230): Verilog HDL assignment warning at stat_nclus.v(82): truncated value with size 32 to match size of target (16)" {  } { { "stat_nclus.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/stat_nclus.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_RX_Debug LVDS_RX_Debug:inst91 " "Info: Elaborating entity \"LVDS_RX_Debug\" for hierarchy \"LVDS_RX_Debug:inst91\"" {  } { { "sigma_delta.bdf" "inst91" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1272 2032 2168 1368 "inst91" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spill_cnt spill_cnt:inst508 " "Info: Elaborating entity \"spill_cnt\" for hierarchy \"spill_cnt:inst508\"" {  } { { "sigma_delta.bdf" "inst508" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1336 11208 11392 1464 "inst508" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 spill_cnt.v(44) " "Warning (10230): Verilog HDL assignment warning at spill_cnt.v(44): truncated value with size 32 to match size of target (12)" {  } { { "spill_cnt.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/spill_cnt.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "live_mux.tdf 1 1 " "Warning: Using design file live_mux.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 live_mux " "Info: Found entity 1: live_mux" {  } { { "live_mux.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_mux.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "live_mux live_mux:inst495 " "Info: Elaborating entity \"live_mux\" for hierarchy \"live_mux:inst495\"" {  } { { "sigma_delta.bdf" "inst495" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1192 10552 10632 1288 "inst495" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_generator start_generator:inst501 " "Info: Elaborating entity \"start_generator\" for hierarchy \"start_generator:inst501\"" {  } { { "sigma_delta.bdf" "inst501" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1048 9944 10120 1144 "inst501" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "live_delay live_delay:inst494 " "Info: Elaborating entity \"live_delay\" for hierarchy \"live_delay:inst494\"" {  } { { "sigma_delta.bdf" "inst494" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1200 9944 10120 1296 "inst494" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_measurer cycle_measurer:inst512 " "Info: Elaborating entity \"cycle_measurer\" for hierarchy \"cycle_measurer:inst512\"" {  } { { "sigma_delta.bdf" "inst512" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1032 11008 11176 1128 "inst512" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter100 lpm_counter100:inst38 " "Info: Elaborating entity \"lpm_counter100\" for hierarchy \"lpm_counter100:inst38\"" {  } { { "sigma_delta.bdf" "inst38" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1192 2520 2664 -1128 "inst38" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter100:inst38\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter100:inst38\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter100.v" "lpm_counter_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter100.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter100:inst38\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter100:inst38\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter100.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter100.v" 64 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter100:inst38\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter100:inst38\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter100.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_counter100.v" 64 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_inh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_inh " "Info: Found entity 1: cntr_inh" {  } { { "db/cntr_inh.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_inh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_inh lpm_counter100:inst38\|lpm_counter:lpm_counter_component\|cntr_inh:auto_generated " "Info: Elaborating entity \"cntr_inh\" for hierarchy \"lpm_counter100:inst38\|lpm_counter:lpm_counter_component\|cntr_inh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff16 dff16:inst198 " "Info: Elaborating entity \"dff16\" for hierarchy \"dff16:inst198\"" {  } { { "sigma_delta.bdf" "inst198" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 6048 6192 -696 "inst198" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff dff16:inst198\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"dff16:inst198\|lpm_ff:lpm_ff_component\"" {  } { { "dff16.vhd" "lpm_ff_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dff16:inst198\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"dff16:inst198\|lpm_ff:lpm_ff_component\"" {  } { { "dff16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dff16:inst198\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"dff16:inst198\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dff16.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/dff16.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adc_trg_dff.tdf 1 1 " "Warning: Using design file adc_trg_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adc_trg_dff " "Info: Found entity 1: adc_trg_dff" {  } { { "adc_trg_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/adc_trg_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_trg_dff adc_trg_dff:inst439 " "Info: Elaborating entity \"adc_trg_dff\" for hierarchy \"adc_trg_dff:inst439\"" {  } { { "sigma_delta.bdf" "inst439" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2208 12256 12400 2288 "inst439" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adc_trg_dff0.tdf 1 1 " "Warning: Using design file adc_trg_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adc_trg_dff0 " "Info: Found entity 1: adc_trg_dff0" {  } { { "adc_trg_dff0.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/adc_trg_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_trg_dff0 adc_trg_dff0:inst159 " "Info: Elaborating entity \"adc_trg_dff0\" for hierarchy \"adc_trg_dff0:inst159\"" {  } { { "sigma_delta.bdf" "inst159" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2176 11704 11848 2256 "inst159" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_dff.tdf 1 1 " "Warning: Using design file bus16_dff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus16_dff " "Info: Found entity 1: bus16_dff" {  } { { "bus16_dff.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/bus16_dff.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_dff bus16_dff:inst270 " "Info: Elaborating entity \"bus16_dff\" for hierarchy \"bus16_dff:inst270\"" {  } { { "sigma_delta.bdf" "inst270" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 256 4296 4440 336 "inst270" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show_counter show_counter:inst18 " "Info: Elaborating entity \"show_counter\" for hierarchy \"show_counter:inst18\"" {  } { { "sigma_delta.bdf" "inst18" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -368 2408 2552 -304 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter show_counter:inst18\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"show_counter:inst18\|lpm_counter:lpm_counter_component\"" {  } { { "show_counter.vhd" "lpm_counter_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "show_counter:inst18\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"show_counter:inst18\|lpm_counter:lpm_counter_component\"" {  } { { "show_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "show_counter:inst18\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"show_counter:inst18\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Info: Parameter \"lpm_width\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "show_counter.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/show_counter.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_knh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_knh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_knh " "Info: Found entity 1: cntr_knh" {  } { { "db/cntr_knh.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_knh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_knh show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated " "Info: Elaborating entity \"cntr_knh\" for hierarchy \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter7 counter7:inst19 " "Info: Elaborating entity \"counter7\" for hierarchy \"counter7:inst19\"" {  } { { "sigma_delta.bdf" "inst19" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1200 1312 1456 -1104 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter7:inst19\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter7:inst19\|lpm_counter:lpm_counter_component\"" {  } { { "counter7.vhd" "lpm_counter_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter7:inst19\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter7:inst19\|lpm_counter:lpm_counter_component\"" {  } { { "counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter7:inst19\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter7:inst19\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info: Parameter \"lpm_width\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter7.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/counter7.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bqi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bqi " "Info: Found entity 1: cntr_bqi" {  } { { "db/cntr_bqi.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_bqi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bqi counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated " "Info: Elaborating entity \"cntr_bqi\" for hierarchy \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "et_err_sim_trig et_err_sim_trig:inst193 " "Info: Elaborating entity \"et_err_sim_trig\" for hierarchy \"et_err_sim_trig:inst193\"" {  } { { "sigma_delta.bdf" "inst193" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3704 12176 12360 3832 "inst193" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 et_err_sim_trig.v(80) " "Warning (10230): Verilog HDL assignment warning at et_err_sim_trig.v(80): truncated value with size 32 to match size of target (12)" {  } { { "et_err_sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_sim_trig.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 et_err_sim_trig.v(94) " "Warning (10230): Verilog HDL assignment warning at et_err_sim_trig.v(94): truncated value with size 32 to match size of target (2)" {  } { { "et_err_sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_sim_trig.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 et_err_sim_trig.v(101) " "Warning (10230): Verilog HDL assignment warning at et_err_sim_trig.v(101): truncated value with size 32 to match size of target (12)" {  } { { "et_err_sim_trig.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err_sim_trig.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_dff01.tdf 1 1 " "Warning: Using design file ext_dff01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_dff01 " "Info: Found entity 1: ext_dff01" {  } { { "ext_dff01.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/ext_dff01.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_dff01 ext_dff01:inst202 " "Info: Elaborating entity \"ext_dff01\" for hierarchy \"ext_dff01:inst202\"" {  } { { "sigma_delta.bdf" "inst202" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4152 512 656 4232 "inst202" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_TEST PLL_TEST:inst21 " "Info: Elaborating entity \"PLL_TEST\" for hierarchy \"PLL_TEST:inst21\"" {  } { { "sigma_delta.bdf" "inst21" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -80 -208 40 104 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_TEST:inst21\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_TEST:inst21\|altpll:altpll_component\"" {  } { { "PLL_TEST.vhd" "altpll_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_TEST:inst21\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_TEST:inst21\|altpll:altpll_component\"" {  } { { "PLL_TEST.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_TEST:inst21\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL_TEST:inst21\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Info: Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_TEST " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_TEST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Info: Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_TEST.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiber_debug fiber_debug:inst333 " "Info: Elaborating entity \"fiber_debug\" for hierarchy \"fiber_debug:inst333\"" {  } { { "sigma_delta.bdf" "inst333" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1064 5720 5848 -936 "inst333" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fiber_debug.v(20) " "Warning (10230): Verilog HDL assignment warning at fiber_debug.v(20): truncated value with size 32 to match size of target (1)" {  } { { "fiber_debug.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/fiber_debug.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare27.vhd 2 1 " "Warning: Using design file lpm_compare27.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare27-SYN " "Info: Found design unit 1: lpm_compare27-SYN" {  } { { "lpm_compare27.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare27 " "Info: Found entity 1: lpm_compare27" {  } { { "lpm_compare27.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare27 lpm_compare27:inst334 " "Info: Elaborating entity \"lpm_compare27\" for hierarchy \"lpm_compare27:inst334\"" {  } { { "sigma_delta.bdf" "inst334" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1048 5472 5600 -936 "inst334" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare27:inst334\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare27:inst334\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare27.vhd" "lpm_compare_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare27:inst334\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"lpm_compare27:inst334\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare27.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare27:inst334\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"lpm_compare27:inst334\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare27.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_compare27.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hbl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_hbl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hbl " "Info: Found entity 1: cmpr_hbl" {  } { { "db/cmpr_hbl.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_hbl.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hbl lpm_compare27:inst334\|lpm_compare:lpm_compare_component\|cmpr_hbl:auto_generated " "Info: Elaborating entity \"cmpr_hbl\" for hierarchy \"lpm_compare27:inst334\|lpm_compare:lpm_compare_component\|cmpr_hbl:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub18.vhd 2 1 " "Warning: Using design file lpm_add_sub18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub18-SYN " "Info: Found design unit 1: lpm_add_sub18-SYN" {  } { { "lpm_add_sub18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub18 " "Info: Found entity 1: lpm_add_sub18" {  } { { "lpm_add_sub18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub18 lpm_add_sub18:inst335 " "Info: Elaborating entity \"lpm_add_sub18\" for hierarchy \"lpm_add_sub18:inst335\"" {  } { { "sigma_delta.bdf" "inst335" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -1056 5272 5432 -960 "inst335" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub18.vhd" "lpm_add_sub_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub18.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lpm_add_sub18.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_slj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_slj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_slj " "Info: Found entity 1: add_sub_slj" {  } { { "db/add_sub_slj.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/add_sub_slj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_slj lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\|add_sub_slj:auto_generated " "Info: Elaborating entity \"add_sub_slj\" for hierarchy \"lpm_add_sub18:inst335\|lpm_add_sub:lpm_add_sub_component\|add_sub_slj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff7 lpm_dff7:inst336 " "Info: Elaborating entity \"lpm_dff7\" for hierarchy \"lpm_dff7:inst336\"" {  } { { "sigma_delta.bdf" "inst336" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -992 5104 5248 -912 "inst336" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_dff line_dff:inst450 " "Info: Elaborating entity \"line_dff\" for hierarchy \"line_dff:inst450\"" {  } { { "sigma_delta.bdf" "inst450" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2040 8924 9068 2120 "inst450" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "st232_mux.tdf 1 1 " "Warning: Using design file st232_mux.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 st232_mux " "Info: Found entity 1: st232_mux" {  } { { "st232_mux.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/st232_mux.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st232_mux st232_mux:inst87 " "Info: Elaborating entity \"st232_mux\" for hierarchy \"st232_mux:inst87\"" {  } { { "sigma_delta.bdf" "inst87" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2296 3528 3696 2408 "inst87" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux st232_mux:inst87\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"st232_mux:inst87\|lpm_mux:lpm_mux_component\"" {  } { { "st232_mux.tdf" "lpm_mux_component" { Text "C:/workspace/firmware/TOP-CDT/main/project/st232_mux.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "st232_mux:inst87\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"st232_mux:inst87\|lpm_mux:lpm_mux_component\"" {  } { { "st232_mux.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/st232_mux.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "st232_mux:inst87\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"st232_mux:inst87\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 232 " "Info: Parameter \"LPM_WIDTH\" = \"232\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "st232_mux.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/st232_mux.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vle.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vle " "Info: Found entity 1: mux_vle" {  } { { "db/mux_vle.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_vle.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vle st232_mux:inst87\|lpm_mux:lpm_mux_component\|mux_vle:auto_generated " "Info: Elaborating entity \"mux_vle\" for hierarchy \"st232_mux:inst87\|lpm_mux:lpm_mux_component\|mux_vle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ss3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4ss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ss3 " "Info: Found entity 1: altsyncram_4ss3" {  } { { "db/altsyncram_4ss3.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_4ss3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hmc " "Info: Found entity 1: mux_hmc" {  } { { "db/mux_hmc.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/mux_hmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bpf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_bpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bpf " "Info: Found entity 1: decode_bpf" {  } { { "db/decode_bpf.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/decode_bpf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rfi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rfi " "Info: Found entity 1: cntr_rfi" {  } { { "db/cntr_rfi.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_rfi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_edc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_edc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_edc " "Info: Found entity 1: cmpr_edc" {  } { { "db/cmpr_edc.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_edc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u5j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_u5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u5j " "Info: Found entity 1: cntr_u5j" {  } { { "db/cntr_u5j.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_u5j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2di.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2di " "Info: Found entity 1: cntr_2di" {  } { { "db/cntr_2di.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_2di.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bdc " "Info: Found entity 1: cmpr_bdc" {  } { { "db/cmpr_bdc.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_bdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ovi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ovi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ovi " "Info: Found entity 1: cntr_ovi" {  } { { "db/cntr_ovi.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_ovi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7dc " "Info: Found entity 1: cmpr_7dc" {  } { { "db/cmpr_7dc.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_7dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "raw_sim_mem:inst86\|altsyncram:altsyncram_component\|altsyncram_tgn1:auto_generated\|q_b\[14\] " "Warning (14320): Synthesized away node \"raw_sim_mem:inst86\|altsyncram:altsyncram_component\|altsyncram_tgn1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_tgn1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_tgn1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "raw_sim_mem.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_sim_mem.v" 93 0 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3728 10632 10888 3904 "inst86" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lv1a_pipeline:inst116\|raw_mem_pipe:_trigmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated\|q_b\[13\] " "Warning (14320): Synthesized away node \"lv1a_pipeline:inst116\|raw_mem_pipe:_trigmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_ggr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_ggr1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 168 0 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3136 4608 4872 3424 "inst116" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lv1a_pipeline:inst116\|raw_mem_pipe:_trigmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated\|q_b\[14\] " "Warning (14320): Synthesized away node \"lv1a_pipeline:inst116\|raw_mem_pipe:_trigmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_ggr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_ggr1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 168 0 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3136 4608 4872 3424 "inst116" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lv1a_pipeline:inst116\|raw_mem_pipe:_trigmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated\|q_b\[15\] " "Warning (14320): Synthesized away node \"lv1a_pipeline:inst116\|raw_mem_pipe:_trigmem\|altsyncram:altsyncram_component\|altsyncram_ggr1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_ggr1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_ggr1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "raw_mem_pipe.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/raw_mem_pipe.v" 91 0 0 } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 168 0 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 3136 4608 4872 3424 "inst116" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning: Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_TEST:inst5\|altpll:altpll_component\|_clk0 " "Warning (14320): Synthesized away node \"PLL_TEST:inst5\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "PLL_TEST.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 144 0 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -328 -216 32 -144 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_TEST:inst21\|altpll:altpll_component\|_clk0 " "Warning (14320): Synthesized away node \"PLL_TEST:inst21\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "PLL_TEST.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/PLL_TEST.vhd" 144 0 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -80 -208 40 104 "inst21" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TAN" "" "Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" {  } {  } 0 0 "Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 60 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 60 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "0_TX_EN " "Warning: Inserted always-enabled tri-state buffer between \"0_TX_EN\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -672 6224 6400 -656 "0_TX_EN" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "0_LCKREFN " "Warning: Inserted always-enabled tri-state buffer between \"0_LCKREFN\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -256 5800 5976 -240 "0_LCKREFN" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "1_LCKREFN " "Warning: Inserted always-enabled tri-state buffer between \"1_LCKREFN\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 664 5816 5992 680 "1_LCKREFN" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "1_TX_EN " "Warning: Inserted always-enabled tri-state buffer between \"1_TX_EN\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 216 6240 6416 232 "1_TX_EN" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "3_LCKREFN " "Warning: Inserted always-enabled tri-state buffer between \"3_LCKREFN\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 792 3992 4168 808 "3_LCKREFN" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "3_TX_EN " "Warning: Inserted always-enabled tri-state buffer between \"3_TX_EN\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 472 4016 4192 488 "3_TX_EN" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "2_LCKREFN " "Warning: Inserted always-enabled tri-state buffer between \"2_LCKREFN\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -216 3992 4168 -200 "2_LCKREFN" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "2_TX_EN " "Warning: Inserted always-enabled tri-state buffer between \"2_TX_EN\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -616 4240 4416 -600 "2_TX_EN" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "debug\[8\] " "Warning: Inserted always-enabled tri-state buffer between \"debug\[8\]\" and its non-tri-state driver." {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "debug " "Warning: Bidir \"debug\" has no driver" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "debug " "Warning: Bidir \"debug\" has no driver" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "debug " "Warning: Bidir \"debug\" has no driver" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "debug " "Warning: Bidir \"debug\" has no driver" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "debug " "Warning: Bidir \"debug\" has no driver" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "debug " "Warning: Bidir \"debug\" has no driver" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "0_ENABLE VCC pin " "Warning: The pin \"0_ENABLE\" is fed by VCC" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 5808 5984 -448 "0_ENABLE" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "1_ENABLE VCC pin " "Warning: The pin \"1_ENABLE\" is fed by VCC" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 360 5808 5984 376 "1_ENABLE" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "2_ENABLE VCC pin " "Warning: The pin \"2_ENABLE\" is fed by VCC" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -416 4008 4184 -400 "2_ENABLE" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "3_ENABLE VCC pin " "Warning: The pin \"3_ENABLE\" is fed by VCC" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 3992 4168 584 "3_ENABLE" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "0_TX_ER GND pin " "Warning: The pin \"0_TX_ER\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -328 5800 5976 -312 "0_TX_ER" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "1_TX_ER GND pin " "Warning: The pin \"1_TX_ER\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 488 5792 5968 504 "1_TX_ER" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "3_TX_ER GND pin " "Warning: The pin \"3_TX_ER\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 712 3984 4160 728 "3_TX_ER" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "2_TX_ER GND pin " "Warning: The pin \"2_TX_ER\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -272 4008 4184 -256 "2_TX_ER" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[19\] GND pin " "Warning: The pin \"debug\[19\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[18\] GND pin " "Warning: The pin \"debug\[18\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[17\] GND pin " "Warning: The pin \"debug\[17\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[16\] GND pin " "Warning: The pin \"debug\[16\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[15\] GND pin " "Warning: The pin \"debug\[15\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[14\] GND pin " "Warning: The pin \"debug\[14\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[13\] GND pin " "Warning: The pin \"debug\[13\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[12\] GND pin " "Warning: The pin \"debug\[12\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[11\] GND pin " "Warning: The pin \"debug\[11\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[10\] GND pin " "Warning: The pin \"debug\[10\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "debug\[9\] GND pin " "Warning: The pin \"debug\[9\]\" is fed by GND" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_OPNDRN_REMOVED_HDR" "" "Warning: Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "vme_interface:inst2\|\$00002 vme_interface:inst2\|_ " "Warning: Converted the fanout from the open-drain buffer \"vme_interface:inst2\|\$00002\" to the node \"vme_interface:inst2\|_\" into a wire" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 105 12 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_OPNDRN_REMOVED" "vme_interface:inst2\|\$00003 vme_interface:inst2\|_ " "Warning: Converted the fanout from the open-drain buffer \"vme_interface:inst2\|\$00003\" to the node \"vme_interface:inst2\|_\" into a wire" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 107 11 0 } }  } 0 0 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "8534 " "Info: Not allowed to move 8534 registers" { { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "40 " "Info: Not allowed to move at least 40 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "145 " "Info: Not allowed to move at least 145 registers because they feed output pins directly" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "6863 " "Info: Not allowed to move at least 6863 registers because they are fed by registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "1479 " "Info: Not allowed to move at least 1479 registers because they feed registers in a different clock domain" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "3 " "Info: Not allowed to move at least 3 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 0 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1} { "Info" "IOPT_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "4 " "Info: Not allowed to move at least 4 registers due to user assignments" {  } {  } 0 0 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "Info: The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "altpll00:inst233\|altpll:altpll_component\|_clk5 1 1 44 " "Info: The Quartus II software applied gate-level register retiming to clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\": created 1 new registers, removed 1 registers, left 44 registers untouched" {  } {  } 0 0 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1}  } {  } 0 0 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_DISABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently disabled" { { "Warning" "WOPT_MLS_NODE_NAME" "inst134 " "Warning: Node \"inst134\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1240 -40 8 1272 "inst134" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "inst135 " "Warning: Node \"inst135\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1296 -40 8 1328 "inst135" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "inst157 " "Warning: Node \"inst157\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1408 -40 8 1440 "inst157" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "inst148 " "Warning: Node \"inst148\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1352 -40 8 1384 "inst148" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "inst164 " "Warning: Node \"inst164\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1464 -40 8 1496 "inst164" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "inst165 " "Warning: Node \"inst165\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1520 -40 8 1552 "inst165" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "0_ENABLE~synth " "Warning: Node \"0_ENABLE~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 5808 5984 -448 "0_ENABLE" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "1_ENABLE~synth " "Warning: Node \"1_ENABLE~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 360 5808 5984 376 "1_ENABLE" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "2_ENABLE~synth " "Warning: Node \"2_ENABLE~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -416 4008 4184 -400 "2_ENABLE" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "3_ENABLE~synth " "Warning: Node \"3_ENABLE~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 3992 4168 584 "3_ENABLE" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "0_TX_EN~synth " "Warning: Node \"0_TX_EN~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -672 6224 6400 -656 "0_TX_EN" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "0_LCKREFN~synth " "Warning: Node \"0_LCKREFN~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -256 5800 5976 -240 "0_LCKREFN" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "1_LCKREFN~synth " "Warning: Node \"1_LCKREFN~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 664 5816 5992 680 "1_LCKREFN" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "1_TX_EN~synth " "Warning: Node \"1_TX_EN~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 216 6240 6416 232 "1_TX_EN" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "3_LCKREFN~synth " "Warning: Node \"3_LCKREFN~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 792 3992 4168 808 "3_LCKREFN" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "3_TX_EN~synth " "Warning: Node \"3_TX_EN~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 472 4016 4192 488 "3_TX_EN" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "2_LCKREFN~synth " "Warning: Node \"2_LCKREFN~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -216 3992 4168 -200 "2_LCKREFN" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "2_TX_EN~synth " "Warning: Node \"2_TX_EN~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -616 4240 4416 -600 "2_TX_EN" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "debug~synth " "Warning: Node \"debug~synth\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ClockSwitchControl\[3\] VCC " "Warning (13410): Pin \"ClockSwitchControl\[3\]\" is stuck at VCC" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1168 80 256 1184 "ClockSwitchControl\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ClockSwitchControl\[2\] VCC " "Warning (13410): Pin \"ClockSwitchControl\[2\]\" is stuck at VCC" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1168 80 256 1184 "ClockSwitchControl\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ClockSwitchControl\[1\] VCC " "Warning (13410): Pin \"ClockSwitchControl\[1\]\" is stuck at VCC" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1168 80 256 1184 "ClockSwitchControl\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ClockSwitchControl\[0\] VCC " "Warning (13410): Pin \"ClockSwitchControl\[0\]\" is stuck at VCC" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1168 80 256 1184 "ClockSwitchControl\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "db/a_graycounter_e96.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_e96.tdf" 33 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "158 100 " "Info: 158 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|p0addr " "Info: Register \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|p0addr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|p0addr " "Info: Register \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|p0addr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|p0addr " "Info: Register \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|p0addr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|p0addr " "Info: Register \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|p0addr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[24\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[23\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[22\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[21\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[20\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[19\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[18\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[17\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[16\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[15\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[14\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[13\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[12\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[11\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[10\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[9\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[8\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[7\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[6\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[5\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[4\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[3\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[2\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[1\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[0\] " "Info: Register \"show_counter:inst7\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[23\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[22\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[21\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[20\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[19\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[18\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[17\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[16\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[15\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[14\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[13\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[12\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[11\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[10\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[9\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[8\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[7\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[6\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[5\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[4\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[3\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[2\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[1\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[0\] " "Info: Register \"counter7:inst19\|lpm_counter:lpm_counter_component\|cntr_bqi:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[24\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[23\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[22\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[21\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[20\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[19\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[18\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[17\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[16\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[15\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[14\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[13\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[12\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[11\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[10\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[9\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[8\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[7\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[6\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[5\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[4\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[3\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[2\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[1\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[0\] " "Info: Register \"show_counter:inst18\|lpm_counter:lpm_counter_component\|cntr_knh:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lv1a_pipeline:inst116\|trig_raw\[15\] " "Info: Register \"lv1a_pipeline:inst116\|trig_raw\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lv1a_pipeline:inst116\|trig_raw\[14\] " "Info: Register \"lv1a_pipeline:inst116\|trig_raw\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lv1a_pipeline:inst116\|trig_raw\[13\] " "Info: Register \"lv1a_pipeline:inst116\|trig_raw\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cycle_measurer:inst512\|cnt\[31\] " "Info: Register \"cycle_measurer:inst512\|cnt\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "live_delay:inst494\|cnt\[31\] " "Info: Register \"live_delay:inst494\|cnt\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "start_generator:inst501\|cnt\[31\] " "Info: Register \"start_generator:inst501\|cnt\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "live_generator:inst496\|cnt\[31\] " "Info: Register \"live_generator:inst496\|cnt\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst188\|mode~6 " "Info: Register \"OL_Controller:inst188\|mode~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst188\|mode~7 " "Info: Register \"OL_Controller:inst188\|mode~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst212\|mode~6 " "Info: Register \"OL_Controller:inst212\|mode~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst212\|mode~7 " "Info: Register \"OL_Controller:inst212\|mode~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst216\|mode~6 " "Info: Register \"OL_Controller:inst216\|mode~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst216\|mode~7 " "Info: Register \"OL_Controller:inst216\|mode~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst218\|mode~6 " "Info: Register \"OL_Controller:inst218\|mode~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst218\|mode~7 " "Info: Register \"OL_Controller:inst218\|mode~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst188\|mode.11 " "Info: Register \"OL_Controller:inst188\|mode.11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst212\|mode.11 " "Info: Register \"OL_Controller:inst212\|mode.11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst216\|mode.11 " "Info: Register \"OL_Controller:inst216\|mode.11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst218\|mode.11 " "Info: Register \"OL_Controller:inst218\|mode.11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst218\|counter\[15\] " "Info: Register \"OL_Controller:inst218\|counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst216\|counter\[15\] " "Info: Register \"OL_Controller:inst216\|counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "OL_Controller:inst188\|counter\[15\] " "Info: Register \"OL_Controller:inst188\|counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.map.smsg " "Info: Generated suppressed messages file C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 317 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 317 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "am\[2\] " "Warning (15610): No output dependent on input pin \"am\[2\]\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -808 560 728 -792 "am\[5..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputbus\[15\] " "Warning (15610): No output dependent on input pin \"inputbus\[15\]\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputbus\[14\] " "Warning (15610): No output dependent on input pin \"inputbus\[14\]\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputbus\[7\] " "Warning (15610): No output dependent on input pin \"inputbus\[7\]\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputbus\[6\] " "Warning (15610): No output dependent on input pin \"inputbus\[6\]\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DigIn\[0\] " "Warning (15610): No output dependent on input pin \"DigIn\[0\]\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "master_clock4 " "Warning (15610): No output dependent on input pin \"master_clock4\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -24 -488 -320 -8 "master_clock4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "master_clock3 " "Warning (15610): No output dependent on input pin \"master_clock3\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -272 -496 -328 -256 "master_clock3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33512 " "Info: Implemented 33512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "147 " "Info: Implemented 147 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Info: Implemented 119 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Info: Implemented 80 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "31980 " "Info: Implemented 31980 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "1183 " "Info: Implemented 1183 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Info: Implemented 2 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 329 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 329 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Info: Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 13:58:24 2022 " "Info: Processing ended: Mon Jan 31 13:58:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Info: Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Info: Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 31 13:58:25 2022 " "Info: Processing started: Mon Jan 31 13:58:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sigma_delta EP2S90F1020C3 " "Info: Selected device EP2S90F1020C3 for design \"sigma_delta\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Info: Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S130F1020C3 " "Info: Selected EP2S130F1020C3 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S130F1020C4 " "Info: Selected EP2S130F1020C4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S130F1020C5 " "Info: Selected EP2S130F1020C5 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S130F1020I4 " "Info: Selected EP2S130F1020I4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S180F1020C3 " "Info: Selected EP2S180F1020C3 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S180F1020C4 " "Info: Selected EP2S180F1020C4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S180F1020C5 " "Info: Selected EP2S180F1020C5 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S180F1020I4 " "Info: Selected EP2S180F1020I4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C3 " "Info: Selected EP2S60F1020C3 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C3ES " "Info: Selected EP2S60F1020C3ES for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C4 " "Info: Selected EP2S60F1020C4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C4ES " "Info: Selected EP2S60F1020C4ES for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C5 " "Info: Selected EP2S60F1020C5 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020C5ES " "Info: Selected EP2S60F1020C5ES for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S60F1020I4 " "Info: Selected EP2S60F1020I4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S90F1020C4 " "Info: Selected EP2S90F1020C4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S90F1020C5 " "Info: Selected EP2S90F1020C5 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2S90F1020I4 " "Info: Selected EP2S90F1020I4 for migration" {  } {  } 0 0 "Selected %1!s! for migration" 0 0 "" 0 -1}  } {  } 0 0 "Selected Migration Device List" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "1001 " "Info: Selected migration device list is legal with 1001 total of migratable pins" {  } {  } 0 0 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll00:inst233\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"altpll00:inst233\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "Info: PLL constraints from migration devices are also being used" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "PLL constraints from migration devices are also being used" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll00:inst233\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll00:inst233\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll00:inst233\|altpll:altpll_component\|_clk1 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll00:inst233\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll00:inst233\|altpll:altpll_component\|_clk2 1 1 210 4667 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 210 degrees (4667 ps) for altpll00:inst233\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll00:inst233\|altpll:altpll_component\|_clk5 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll00:inst233\|altpll:altpll_component\|_clk5 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_MIGRATION_PIN_IMPLEMENTED_AS_GND" "16 " "Info: Selected device migration path implemented 16 pin(s) as GND" { { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "L28 " "Info: Pin \"L28\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "L27 " "Info: Pin \"L27\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF28 " "Info: Pin \"AF28\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF27 " "Info: Pin \"AF27\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AG25 " "Info: Pin \"AG25\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AG21 " "Info: Pin \"AG21\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF14 " "Info: Pin \"AF14\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AE9 " "Info: Pin \"AE9\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF6 " "Info: Pin \"AF6\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AF5 " "Info: Pin \"AF5\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H6 " "Info: Pin \"H6\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H5 " "Info: Pin \"H5\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H9 " "Info: Pin \"H9\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G14 " "Info: Pin \"G14\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "F21 " "Info: Pin \"F21\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "F25 " "Info: Pin \"F25\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Selected device migration path implemented %1!d! pin(s) as GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_MIGRATION_PIN_IMPLEMENTED_AS_NC" "24 " "Info: Selected device migration path implemented 24 pin(s) as NC" { { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G28 " "Info: Pin \"G28\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G27 " "Info: Pin \"G27\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "J30 " "Info: Pin \"J30\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "J29 " "Info: Pin \"J29\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P23 " "Info: Pin \"P23\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "P22 " "Info: Pin \"P22\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "W23 " "Info: Pin \"W23\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "W22 " "Info: Pin \"W22\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AC30 " "Info: Pin \"AC30\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AC29 " "Info: Pin \"AC29\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AD30 " "Info: Pin \"AD30\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AD29 " "Info: Pin \"AD29\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AE6 " "Info: Pin \"AE6\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AE5 " "Info: Pin \"AE5\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AD4 " "Info: Pin \"AD4\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "AD3 " "Info: Pin \"AD3\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "W11 " "Info: Pin \"W11\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "W10 " "Info: Pin \"W10\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N11 " "Info: Pin \"N11\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "N10 " "Info: Pin \"N10\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H4 " "Info: Pin \"H4\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "H3 " "Info: Pin \"H3\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G6 " "Info: Pin \"G6\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ICUT_CUT_MIGRATION_PIN_NAME_SUB" "G5 " "Info: Pin \"G5\"" {  } {  } 0 0 "Pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Selected device migration path implemented %1!d! pin(s) as NC" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_MIGRATION_DIFFERENT_SPEED_GRADES" "" "Warning: Devices selected for migration have different speed grades -- frequency limits are checked only for current device, not all devices" {  } {  } 0 0 "Devices selected for migration have different speed grades -- frequency limits are checked only for current device, not all devices" 0 0 "" 0 -1}
{ "Info" "IFARM_FARM_MIGRATION_PIN_CANNOT_BE_USED_AS" "40 regular " "Info: Selected device migration path cannot use 40 pins as regular I/Os" { { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G28 " "Info: Pin G28" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G27 " "Info: Pin G27" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "L28 " "Info: Pin L28" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "L27 " "Info: Pin L27" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "J30 " "Info: Pin J30" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "J29 " "Info: Pin J29" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "P23 " "Info: Pin P23" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "P22 " "Info: Pin P22" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "W23 " "Info: Pin W23" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "W22 " "Info: Pin W22" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AC30 " "Info: Pin AC30" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AC29 " "Info: Pin AC29" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD30 " "Info: Pin AD30" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD29 " "Info: Pin AD29" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF28 " "Info: Pin AF28" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF27 " "Info: Pin AF27" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AG25 " "Info: Pin AG25" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AG21 " "Info: Pin AG21" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF14 " "Info: Pin AF14" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AE9 " "Info: Pin AE9" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF6 " "Info: Pin AF6" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AF5 " "Info: Pin AF5" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AE6 " "Info: Pin AE6" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AE5 " "Info: Pin AE5" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD4 " "Info: Pin AD4" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD3 " "Info: Pin AD3" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "W11 " "Info: Pin W11" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "W10 " "Info: Pin W10" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "N11 " "Info: Pin N11" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "N10 " "Info: Pin N10" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H4 " "Info: Pin H4" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H3 " "Info: Pin H3" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G6 " "Info: Pin G6" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G5 " "Info: Pin G5" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H6 " "Info: Pin H6" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H5 " "Info: Pin H5" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "H9 " "Info: Pin H9" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "G14 " "Info: Pin G14" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "F21 " "Info: Pin F21" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "F25 " "Info: Pin F25" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFARM_FARM_MIGRATION_PIN_CANNOT_BE_USED_AS" "2 RUP " "Info: Selected device migration path cannot use 2 pins as RUP I/Os" { { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AD10 " "Info: Pin AD10" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "L12 " "Info: Pin L12" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFARM_FARM_MIGRATION_PIN_CANNOT_BE_USED_AS" "2 RDN " "Info: Selected device migration path cannot use 2 pins as RDN I/Os" { { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "AB11 " "Info: Pin AB11" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFARM_FARM_MIGRATION_PIN_NAME_SUB" "K11 " "Info: Pin K11" {  } {  } 2 0 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~DATA0~" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 22896 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ G20 " "Info: Pin ~CRC_ERROR~ is reserved at location G20" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~CRC_ERROR~" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 22895 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_VME:inst22\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"PLL_VME:inst22\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "Info: PLL constraints from migration devices are also being used" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "PLL constraints from migration devices are also being used" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_VME:inst22\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altpll00:inst233\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_6) " "Info: Promoted node altpll00:inst233\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10681 3016 4146 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll00:inst233\|altpll:altpll_component\|_clk1 (placed in counter C3 of PLL_6) " "Info: Automatically promoted node altpll00:inst233\|altpll:altpll_component\|_clk1 (placed in counter C3 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10681 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll00:inst233\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_6) " "Info: Automatically promoted node altpll00:inst233\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X48_Y0_N11 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X48_Y0_N11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X48_Y0_N10 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X48_Y0_N10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X48_Y0_N9 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X48_Y0_N9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X48_Y0_N7 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X48_Y0_N7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10681 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altpll00:inst233\|altpll:altpll_component\|_clk5 (placed in counter C1 of PLL_6) " "Info: Promoted node altpll00:inst233\|altpll:altpll_component\|_clk5 (placed in counter C1 of PLL_6)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10681 3016 4146 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DigIn\[1\]  " "Info: Promoted node DigIn\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11061 3016 4146 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "DigIn\[1\] Global Clock " "Info: Pin DigIn\[1\] drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11061 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_11) " "Info: Automatically promoted node PLL_VME:inst22\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_11)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 761 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10744 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 66138 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vme_interface:inst2\|del80  " "Info: Automatically promoted node vme_interface:inst2\|del80 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|dataout\[31\]~59 " "Info: Destination node tdc_vme:inst57\|dataout\[31\]~59" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|dataout[31]~59 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 25138 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|vme_reset~3 " "Info: Destination node tdc_vme:inst57\|vme_reset~3" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|vme_reset~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 28692 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Destination node tdc_vme:inst57\|m_ctrlwrite69~1" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 36446 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Destination node tdc_vme:inst57\|vme_ctrlwrite2" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 392 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|vme_ctrlwrite2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10584 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Destination node tdc_vme:inst57\|vme_ctrlwrite1" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 391 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|vme_ctrlwrite1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10583 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|m_ctrlwrite69~2 " "Info: Destination node tdc_vme:inst57\|m_ctrlwrite69~2" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite69~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 38082 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tdc_vme:inst57\|m_ctrlwrite37~1 " "Info: Destination node tdc_vme:inst57\|m_ctrlwrite37~1" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite37~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 38204 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|del80 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10829 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite20  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10591 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite21  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10592 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite22  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10593 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite23  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10594 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite24  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10595 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite25  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 406 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10596 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite26  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 407 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10597 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite27  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10598 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tdc_vme:inst57\|m_ctrlwrite28  " "Info: Automatically promoted node tdc_vme:inst57\|m_ctrlwrite28 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlwrite28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10599 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "81 I/O " "Extra Info: Packed 81 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNELS_FOUND" "" "Warning: Design has one or more differential I/O pins that do not connect to SERDES receiver or transmitter -- changes to this connectivity may affect fitting results" { { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[15\] " "Warning: Differential I/O pin inputbus\[15\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[15] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[15\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10931 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[14\] " "Warning: Differential I/O pin inputbus\[14\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[14] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[14\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10932 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[7\] " "Warning: Differential I/O pin inputbus\[7\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[7\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10939 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[6\] " "Warning: Differential I/O pin inputbus\[6\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[6\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10940 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigIn\[0\] " "Warning: Differential I/O pin DigIn\[0\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn\[0\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11062 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigOutput " "Warning: Differential I/O pin DigOutput does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigOutput } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigOutput" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1904 -144 32 1920 "DigOutput" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigOutput } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11229 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigOutput_AUX2 " "Warning: Differential I/O pin DigOutput_AUX2 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigOutput_AUX2 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigOutput_AUX2" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2560 272 448 2576 "DigOutput_AUX2" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigOutput_AUX2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11230 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigOutput_AUX1 " "Warning: Differential I/O pin DigOutput_AUX1 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigOutput_AUX1 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigOutput_AUX1" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2504 272 448 2520 "DigOutput_AUX1" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigOutput_AUX1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11232 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "Debug_LVDS_OUT_0 " "Warning: Differential I/O pin Debug_LVDS_OUT_0 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Debug_LVDS_OUT_0 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Debug_LVDS_OUT_0" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -264 1032 1208 -248 "Debug_LVDS_OUT_0" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug_LVDS_OUT_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11233 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "Debug_LVDS_OUT_1 " "Warning: Differential I/O pin Debug_LVDS_OUT_1 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Debug_LVDS_OUT_1 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Debug_LVDS_OUT_1" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -216 1032 1208 -200 "Debug_LVDS_OUT_1" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug_LVDS_OUT_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11235 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigOutput_AUX3 " "Warning: Differential I/O pin DigOutput_AUX3 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigOutput_AUX3 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigOutput_AUX3" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2616 272 448 2632 "DigOutput_AUX3" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigOutput_AUX3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11237 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[15\] " "Warning: Differential I/O pin 1st_outputbus\[15\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[15] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[15\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11095 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[14\] " "Warning: Differential I/O pin 1st_outputbus\[14\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[14] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[14\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11096 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[13\] " "Warning: Differential I/O pin 1st_outputbus\[13\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[13] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[13\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11097 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[12\] " "Warning: Differential I/O pin 1st_outputbus\[12\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[12] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[12\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11098 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[11\] " "Warning: Differential I/O pin 1st_outputbus\[11\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[11] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[11\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11099 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[10\] " "Warning: Differential I/O pin 1st_outputbus\[10\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[10] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[10\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11100 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[9\] " "Warning: Differential I/O pin 1st_outputbus\[9\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[9] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[9\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11101 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[8\] " "Warning: Differential I/O pin 1st_outputbus\[8\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[8] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[8\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11102 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[7\] " "Warning: Differential I/O pin 1st_outputbus\[7\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[7\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11103 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[6\] " "Warning: Differential I/O pin 1st_outputbus\[6\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[6\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11104 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[5\] " "Warning: Differential I/O pin 1st_outputbus\[5\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[5\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11105 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[4\] " "Warning: Differential I/O pin 1st_outputbus\[4\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[4\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11106 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[3\] " "Warning: Differential I/O pin 1st_outputbus\[3\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[3\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11107 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[2\] " "Warning: Differential I/O pin 1st_outputbus\[2\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[2\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11108 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[1\] " "Warning: Differential I/O pin 1st_outputbus\[1\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11109 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "1st_outputbus\[0\] " "Warning: Differential I/O pin 1st_outputbus\[0\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1st_outputbus[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1st_outputbus\[0\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2248 12416 12592 2264 "1st_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1st_outputbus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11110 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[15\] " "Warning: Differential I/O pin 2nd_outputbus\[15\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[15] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[15\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11127 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[14\] " "Warning: Differential I/O pin 2nd_outputbus\[14\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[14] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[14\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11128 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[13\] " "Warning: Differential I/O pin 2nd_outputbus\[13\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[13] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[13\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11129 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[12\] " "Warning: Differential I/O pin 2nd_outputbus\[12\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[12] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[12\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11130 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[11\] " "Warning: Differential I/O pin 2nd_outputbus\[11\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[11] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[11\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11131 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[10\] " "Warning: Differential I/O pin 2nd_outputbus\[10\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[10] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[10\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11132 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[9\] " "Warning: Differential I/O pin 2nd_outputbus\[9\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[9] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[9\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11133 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[8\] " "Warning: Differential I/O pin 2nd_outputbus\[8\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[8] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[8\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11134 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[7\] " "Warning: Differential I/O pin 2nd_outputbus\[7\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[7\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11135 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[6\] " "Warning: Differential I/O pin 2nd_outputbus\[6\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[6\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11136 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[5\] " "Warning: Differential I/O pin 2nd_outputbus\[5\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[5\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11137 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[4\] " "Warning: Differential I/O pin 2nd_outputbus\[4\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[4\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11138 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[3\] " "Warning: Differential I/O pin 2nd_outputbus\[3\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[3\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11139 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[2\] " "Warning: Differential I/O pin 2nd_outputbus\[2\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[2\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11140 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[1\] " "Warning: Differential I/O pin 2nd_outputbus\[1\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11141 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "2nd_outputbus\[0\] " "Warning: Differential I/O pin 2nd_outputbus\[0\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2nd_outputbus[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2nd_outputbus\[0\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2064 12400 12576 2080 "2nd_outputbus\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2nd_outputbus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11142 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "Debug_LVDS_IN_0 " "Warning: Differential I/O pin Debug_LVDS_IN_0 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Debug_LVDS_IN_0 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Debug_LVDS_IN_0" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -264 736 904 -248 "Debug_LVDS_IN_0" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug_LVDS_IN_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11234 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "Debug_LVDS_IN_1 " "Warning: Differential I/O pin Debug_LVDS_IN_1 does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { Debug_LVDS_IN_1 } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Debug_LVDS_IN_1" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -216 736 904 -200 "Debug_LVDS_IN_1" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debug_LVDS_IN_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11236 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigIn_AUX " "Warning: Differential I/O pin DigIn_AUX does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn_AUX } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn_AUX" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 2112 -480 -312 2128 "DigIn_AUX" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn_AUX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11224 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[0\] " "Warning: Differential I/O pin inputbus\[0\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[0] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[0\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10946 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[2\] " "Warning: Differential I/O pin inputbus\[2\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[2\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10944 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[1\] " "Warning: Differential I/O pin inputbus\[1\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10945 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[3\] " "Warning: Differential I/O pin inputbus\[3\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[3\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10943 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "DigIn\[1\] " "Warning: Differential I/O pin DigIn\[1\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { DigIn[1] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigIn\[1\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1848 -432 -264 1864 "DigIn\[1..0\]" "" } { 1840 -264 -185 1856 "DigIn\[1..0\]" "" } { 1224 9466 9576 1236 "DigIn\[1\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11061 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[13\] " "Warning: Differential I/O pin inputbus\[13\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[13] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[13\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10933 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[12\] " "Warning: Differential I/O pin inputbus\[12\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[12] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[12\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10934 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[11\] " "Warning: Differential I/O pin inputbus\[11\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[11] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[11\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10935 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[10\] " "Warning: Differential I/O pin inputbus\[10\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[10] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[10\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10936 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[9\] " "Warning: Differential I/O pin inputbus\[9\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[9] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[9\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10937 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[8\] " "Warning: Differential I/O pin inputbus\[8\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[8] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[8\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10938 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[5\] " "Warning: Differential I/O pin inputbus\[5\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[5\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10941 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_FLEXIBLE_LVDS_CHANNEL_WARNING" "inputbus\[4\] " "Warning: Differential I/O pin inputbus\[4\] does not connect to any SERDES receiver or transmitter" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { inputbus[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputbus\[4\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 952 1160 1328 968 "inputbus\[15..0\]" "" } { 1496 7282 7464 1512 "inputbus\[11..8\]" "" } { 1920 7288 7470 1936 "inputbus\[15..12\]" "" } { 1928 960 1110 1940 "inputbus\[2\]" "" } { 2368 968 1118 2380 "inputbus\[3\]" "" } { 1112 952 1102 1124 "inputbus\[0\]" "" } { 1520 952 1102 1532 "inputbus\[1\]" "" } { 952 1328 1491 964 "inputbus\[15..0\]" "" } { -792 8616 8728 -780 "inputbus\[5..4\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inputbus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 10942 3016 4146 0}  }  } }  } 0 0 "Differential I/O pin %1!s! does not connect to any SERDES receiver or transmitter" 0 0 "" 0 -1}  } {  } 0 0 "Design has one or more differential I/O pins that do not connect to SERDES receiver or transmitter -- changes to this connectivity may affect fitting results" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altpll00:inst233\|altpll:altpll_component\|pll clk\[1\] samplingclock " "Warning: PLL \"altpll00:inst233\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"samplingclock\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "altpll00.vhd" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/altpll00.vhd" 178 0 0 } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -848 -248 8 -600 "inst233" "" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 80 256 -760 "samplingclock" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|vme_interface:inst2\|_vme_data_str~2 " "Info: Asynchronous signal \|sigma_delta\|vme_interface:inst2\|_vme_data_str~2" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\] " "Info: Asynchronous signal \|sigma_delta\|GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\] " "Info: Asynchronous signal \|sigma_delta\|GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\] " "Info: Asynchronous signal \|sigma_delta\|GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\] " "Info: Asynchronous signal \|sigma_delta\|GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|dffpipe_c2e:rdaclr\|dffe8a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Info: Asynchronous signal \|sigma_delta\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_hub:auto_hub\|clr_reg " "Info: Asynchronous signal \|sigma_delta\|sld_hub:auto_hub\|clr_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_hub:auto_hub\|virtual_ir_scan_reg " "Info: Asynchronous signal \|sigma_delta\|sld_hub:auto_hub\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Info: Asynchronous signal \|sigma_delta\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|sigma_delta\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info: Asynchronous signal \|sigma_delta\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "10 0 " "Info: Found 10 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 184 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 184 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:24 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:24" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "master_clock1 " "Warning: Ignored I/O standard assignment to node \"master_clock1\"" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "master_clock1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkswitch " "Warning: Node \"clkswitch\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkswitch" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "master_clock1 " "Warning: Node \"master_clock1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "master_clock1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "master_clock1(n) " "Warning: Node \"master_clock1(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "master_clock1(n)" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:42 " "Info: Fitter preparation operations ending: elapsed time is 00:00:42" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:28 " "Info: Fitter placement operations ending: elapsed time is 00:01:28" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:09 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:09" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.104 ns register register " "Info: Estimated most critical path is register to register delay of 11.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X20_Y10 5156 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y10; Fanout = 5156; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.378 ns) 1.281 ns lv1a_pipeline:inst116\|pipeline~2 2 COMB LAB_X16_Y5 3 " "Info: 2: + IC(0.903 ns) + CELL(0.378 ns) = 1.281 ns; Loc. = LAB_X16_Y5; Fanout = 3; COMB Node = 'lv1a_pipeline:inst116\|pipeline~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.281 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~2 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.053 ns) 2.263 ns lv1a_pipeline:inst116\|Mux4~18 3 COMB LAB_X13_Y7 1 " "Info: 3: + IC(0.929 ns) + CELL(0.053 ns) = 2.263 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux4~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.982 ns" { lv1a_pipeline:inst116|pipeline~2 lv1a_pipeline:inst116|Mux4~18 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.272 ns) 2.663 ns lv1a_pipeline:inst116\|Mux4~19 4 COMB LAB_X13_Y7 1 " "Info: 4: + IC(0.128 ns) + CELL(0.272 ns) = 2.663 ns; Loc. = LAB_X13_Y7; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux4~19'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { lv1a_pipeline:inst116|Mux4~18 lv1a_pipeline:inst116|Mux4~19 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.378 ns) 4.011 ns lv1a_pipeline:inst116\|Mux4~32 5 COMB LAB_X30_Y7 1 " "Info: 5: + IC(0.970 ns) + CELL(0.378 ns) = 4.011 ns; Loc. = LAB_X30_Y7; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux4~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.348 ns" { lv1a_pipeline:inst116|Mux4~19 lv1a_pipeline:inst116|Mux4~32 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.357 ns) 5.359 ns lv1a_pipeline:inst116\|Mux4~63 6 COMB LAB_X47_Y7 131 " "Info: 6: + IC(0.991 ns) + CELL(0.357 ns) = 5.359 ns; Loc. = LAB_X47_Y7; Fanout = 131; COMB Node = 'lv1a_pipeline:inst116\|Mux4~63'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.348 ns" { lv1a_pipeline:inst116|Mux4~32 lv1a_pipeline:inst116|Mux4~63 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.272 ns) 6.641 ns lv1a_pipeline:inst116\|Mux6~263 7 COMB LAB_X56_Y3 2 " "Info: 7: + IC(1.010 ns) + CELL(0.272 ns) = 6.641 ns; Loc. = LAB_X56_Y3; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux6~263'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { lv1a_pipeline:inst116|Mux4~63 lv1a_pipeline:inst116|Mux6~263 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.378 ns) 7.379 ns lv1a_pipeline:inst116\|Mux6~264_RESYN280_BDD281 8 COMB LAB_X60_Y3 1 " "Info: 8: + IC(0.360 ns) + CELL(0.378 ns) = 7.379 ns; Loc. = LAB_X60_Y3; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~264_RESYN280_BDD281'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.738 ns" { lv1a_pipeline:inst116|Mux6~263 lv1a_pipeline:inst116|Mux6~264_RESYN280_BDD281 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 7.779 ns lv1a_pipeline:inst116\|Mux6~264 9 COMB LAB_X60_Y3 1 " "Info: 9: + IC(0.347 ns) + CELL(0.053 ns) = 7.779 ns; Loc. = LAB_X60_Y3; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~264'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { lv1a_pipeline:inst116|Mux6~264_RESYN280_BDD281 lv1a_pipeline:inst116|Mux6~264 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.357 ns) 8.883 ns lv1a_pipeline:inst116\|Mux6~275 10 COMB LAB_X60_Y9 1 " "Info: 10: + IC(0.747 ns) + CELL(0.357 ns) = 8.883 ns; Loc. = LAB_X60_Y9; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~275'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.104 ns" { lv1a_pipeline:inst116|Mux6~264 lv1a_pipeline:inst116|Mux6~275 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.378 ns) 9.613 ns lv1a_pipeline:inst116\|Mux6~339 11 COMB LAB_X55_Y9 1 " "Info: 11: + IC(0.352 ns) + CELL(0.378 ns) = 9.613 ns; Loc. = LAB_X55_Y9; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~339'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.730 ns" { lv1a_pipeline:inst116|Mux6~275 lv1a_pipeline:inst116|Mux6~339 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.272 ns) 10.549 ns lv1a_pipeline:inst116\|Mux6~340 12 COMB LAB_X46_Y9 1 " "Info: 12: + IC(0.664 ns) + CELL(0.272 ns) = 10.549 ns; Loc. = LAB_X46_Y9; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.936 ns" { lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.272 ns) 10.949 ns lv1a_pipeline:inst116\|clus_err~0 13 COMB LAB_X46_Y9 1 " "Info: 13: + IC(0.128 ns) + CELL(0.272 ns) = 10.949 ns; Loc. = LAB_X46_Y9; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.400 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 11.104 ns lv1a_pipeline:inst116\|clus_err 14 REG LAB_X46_Y9 2 " "Info: 14: + IC(0.000 ns) + CELL(0.155 ns) = 11.104 ns; Loc. = LAB_X46_Y9; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.575 ns ( 32.20 % ) " "Info: Total cell delay = 3.575 ns ( 32.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.529 ns ( 67.80 % ) " "Info: Total interconnect delay = 7.529 ns ( 67.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.104 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|pipeline~2 lv1a_pipeline:inst116|Mux4~18 lv1a_pipeline:inst116|Mux4~19 lv1a_pipeline:inst116|Mux4~32 lv1a_pipeline:inst116|Mux4~63 lv1a_pipeline:inst116|Mux6~263 lv1a_pipeline:inst116|Mux6~264_RESYN280_BDD281 lv1a_pipeline:inst116|Mux6~264 lv1a_pipeline:inst116|Mux6~275 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "677 112618 " "Info: 677 (of 112618) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Info: Average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X22_Y35 X32_Y45 " "Info: Peak interconnect usage is 56% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:22 " "Info: Fitter routing operations ending: elapsed time is 00:01:22" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "198 " "Warning: Found 198 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_dtack 0 " "Info: Pin \"_dtack\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "_berr 0 " "Info: Pin \"_berr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[31\] 0 " "Info: Pin \"vme_data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[30\] 0 " "Info: Pin \"vme_data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[29\] 0 " "Info: Pin \"vme_data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[28\] 0 " "Info: Pin \"vme_data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[27\] 0 " "Info: Pin \"vme_data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[26\] 0 " "Info: Pin \"vme_data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[25\] 0 " "Info: Pin \"vme_data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[24\] 0 " "Info: Pin \"vme_data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[23\] 0 " "Info: Pin \"vme_data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[22\] 0 " "Info: Pin \"vme_data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[21\] 0 " "Info: Pin \"vme_data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[20\] 0 " "Info: Pin \"vme_data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[19\] 0 " "Info: Pin \"vme_data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[18\] 0 " "Info: Pin \"vme_data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[17\] 0 " "Info: Pin \"vme_data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[16\] 0 " "Info: Pin \"vme_data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[15\] 0 " "Info: Pin \"vme_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[14\] 0 " "Info: Pin \"vme_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[13\] 0 " "Info: Pin \"vme_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[12\] 0 " "Info: Pin \"vme_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[11\] 0 " "Info: Pin \"vme_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[10\] 0 " "Info: Pin \"vme_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[9\] 0 " "Info: Pin \"vme_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[8\] 0 " "Info: Pin \"vme_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[7\] 0 " "Info: Pin \"vme_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[6\] 0 " "Info: Pin \"vme_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[5\] 0 " "Info: Pin \"vme_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[4\] 0 " "Info: Pin \"vme_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[3\] 0 " "Info: Pin \"vme_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[2\] 0 " "Info: Pin \"vme_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[1\] 0 " "Info: Pin \"vme_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vme_data\[0\] 0 " "Info: Pin \"vme_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_uW_CLK 0 " "Info: Pin \"JC_uW_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_uW_DATA 0 " "Info: Pin \"JC_uW_DATA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_GOE 0 " "Info: Pin \"JC_GOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_uW_LE 0 " "Info: Pin \"JC_uW_LE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_LD 0 " "Info: Pin \"JC_LD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JC_SYNCn 0 " "Info: Pin \"JC_SYNCn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_ENABLE 0 " "Info: Pin \"0_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_RX_DV 0 " "Info: Pin \"0_RX_DV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_RX_ER 0 " "Info: Pin \"0_RX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_ENABLE 0 " "Info: Pin \"1_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_RX_DV 0 " "Info: Pin \"1_RX_DV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_RX_ER 0 " "Info: Pin \"1_RX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_ENABLE 0 " "Info: Pin \"2_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_RX_DV 0 " "Info: Pin \"2_RX_DV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_RX_ER 0 " "Info: Pin \"2_RX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_ENABLE 0 " "Info: Pin \"3_ENABLE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_RX_DV 0 " "Info: Pin \"3_RX_DV\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_RX_ER 0 " "Info: Pin \"3_RX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TX_ER 0 " "Info: Pin \"0_TX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TX_EN 0 " "Info: Pin \"0_TX_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_LCKREFN 0 " "Info: Pin \"0_LCKREFN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_LCKREFN 0 " "Info: Pin \"1_LCKREFN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TX_ER 0 " "Info: Pin \"1_TX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TX_EN 0 " "Info: Pin \"1_TX_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_LCKREFN 0 " "Info: Pin \"3_LCKREFN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TX_ER 0 " "Info: Pin \"3_TX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TX_EN 0 " "Info: Pin \"3_TX_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_LCKREFN 0 " "Info: Pin \"2_LCKREFN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TX_ER 0 " "Info: Pin \"2_TX_ER\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TX_EN 0 " "Info: Pin \"2_TX_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[19\] 0 " "Info: Pin \"debug\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[18\] 0 " "Info: Pin \"debug\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[17\] 0 " "Info: Pin \"debug\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[16\] 0 " "Info: Pin \"debug\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[15\] 0 " "Info: Pin \"debug\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[14\] 0 " "Info: Pin \"debug\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[13\] 0 " "Info: Pin \"debug\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[12\] 0 " "Info: Pin \"debug\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[11\] 0 " "Info: Pin \"debug\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[10\] 0 " "Info: Pin \"debug\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[9\] 0 " "Info: Pin \"debug\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[8\] 0 " "Info: Pin \"debug\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[7\] 0 " "Info: Pin \"debug\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[6\] 0 " "Info: Pin \"debug\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[5\] 0 " "Info: Pin \"debug\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[4\] 0 " "Info: Pin \"debug\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[3\] 0 " "Info: Pin \"debug\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug\[2\] 0 " "Info: Pin \"debug\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dir_trans 0 " "Info: Pin \"dir_trans\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "transceivers_OE 0 " "Info: Pin \"transceivers_OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_0 0 " "Info: Pin \"led_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_1 0 " "Info: Pin \"led_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_2 0 " "Info: Pin \"led_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigOutput 0 " "Info: Pin \"DigOutput\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigOutput_AUX2 0 " "Info: Pin \"DigOutput_AUX2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigOutput_AUX1 0 " "Info: Pin \"DigOutput_AUX1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Debug_LVDS_OUT_0 0 " "Info: Pin \"Debug_LVDS_OUT_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Debug_LVDS_OUT_1 0 " "Info: Pin \"Debug_LVDS_OUT_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DigOutput_AUX3 0 " "Info: Pin \"DigOutput_AUX3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_XCLK 0 " "Info: Pin \"0_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_XCLK 0 " "Info: Pin \"1_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_XCLK 0 " "Info: Pin \"2_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_XCLK 0 " "Info: Pin \"3_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "samplingclock 0 " "Info: Pin \"samplingclock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[15\] 0 " "Info: Pin \"0_TXD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[14\] 0 " "Info: Pin \"0_TXD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[13\] 0 " "Info: Pin \"0_TXD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[12\] 0 " "Info: Pin \"0_TXD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[11\] 0 " "Info: Pin \"0_TXD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[10\] 0 " "Info: Pin \"0_TXD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[9\] 0 " "Info: Pin \"0_TXD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[8\] 0 " "Info: Pin \"0_TXD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[7\] 0 " "Info: Pin \"0_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[6\] 0 " "Info: Pin \"0_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[5\] 0 " "Info: Pin \"0_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[4\] 0 " "Info: Pin \"0_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[3\] 0 " "Info: Pin \"0_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[2\] 0 " "Info: Pin \"0_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[1\] 0 " "Info: Pin \"0_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0_TXD\[0\] 0 " "Info: Pin \"0_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[15\] 0 " "Info: Pin \"1_TXD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[14\] 0 " "Info: Pin \"1_TXD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[13\] 0 " "Info: Pin \"1_TXD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[12\] 0 " "Info: Pin \"1_TXD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[11\] 0 " "Info: Pin \"1_TXD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[10\] 0 " "Info: Pin \"1_TXD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[9\] 0 " "Info: Pin \"1_TXD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[8\] 0 " "Info: Pin \"1_TXD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[7\] 0 " "Info: Pin \"1_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[6\] 0 " "Info: Pin \"1_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[5\] 0 " "Info: Pin \"1_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[4\] 0 " "Info: Pin \"1_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[3\] 0 " "Info: Pin \"1_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[2\] 0 " "Info: Pin \"1_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[1\] 0 " "Info: Pin \"1_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1_TXD\[0\] 0 " "Info: Pin \"1_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[15\] 0 " "Info: Pin \"1st_outputbus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[14\] 0 " "Info: Pin \"1st_outputbus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[13\] 0 " "Info: Pin \"1st_outputbus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[12\] 0 " "Info: Pin \"1st_outputbus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[11\] 0 " "Info: Pin \"1st_outputbus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[10\] 0 " "Info: Pin \"1st_outputbus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[9\] 0 " "Info: Pin \"1st_outputbus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[8\] 0 " "Info: Pin \"1st_outputbus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[7\] 0 " "Info: Pin \"1st_outputbus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[6\] 0 " "Info: Pin \"1st_outputbus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[5\] 0 " "Info: Pin \"1st_outputbus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[4\] 0 " "Info: Pin \"1st_outputbus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[3\] 0 " "Info: Pin \"1st_outputbus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[2\] 0 " "Info: Pin \"1st_outputbus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[1\] 0 " "Info: Pin \"1st_outputbus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1st_outputbus\[0\] 0 " "Info: Pin \"1st_outputbus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[15\] 0 " "Info: Pin \"2_TXD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[14\] 0 " "Info: Pin \"2_TXD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[13\] 0 " "Info: Pin \"2_TXD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[12\] 0 " "Info: Pin \"2_TXD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[11\] 0 " "Info: Pin \"2_TXD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[10\] 0 " "Info: Pin \"2_TXD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[9\] 0 " "Info: Pin \"2_TXD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[8\] 0 " "Info: Pin \"2_TXD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[7\] 0 " "Info: Pin \"2_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[6\] 0 " "Info: Pin \"2_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[5\] 0 " "Info: Pin \"2_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[4\] 0 " "Info: Pin \"2_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[3\] 0 " "Info: Pin \"2_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[2\] 0 " "Info: Pin \"2_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[1\] 0 " "Info: Pin \"2_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2_TXD\[0\] 0 " "Info: Pin \"2_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[15\] 0 " "Info: Pin \"2nd_outputbus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[14\] 0 " "Info: Pin \"2nd_outputbus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[13\] 0 " "Info: Pin \"2nd_outputbus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[12\] 0 " "Info: Pin \"2nd_outputbus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[11\] 0 " "Info: Pin \"2nd_outputbus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[10\] 0 " "Info: Pin \"2nd_outputbus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[9\] 0 " "Info: Pin \"2nd_outputbus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[8\] 0 " "Info: Pin \"2nd_outputbus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[7\] 0 " "Info: Pin \"2nd_outputbus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[6\] 0 " "Info: Pin \"2nd_outputbus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[5\] 0 " "Info: Pin \"2nd_outputbus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[4\] 0 " "Info: Pin \"2nd_outputbus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[3\] 0 " "Info: Pin \"2nd_outputbus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[2\] 0 " "Info: Pin \"2nd_outputbus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[1\] 0 " "Info: Pin \"2nd_outputbus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2nd_outputbus\[0\] 0 " "Info: Pin \"2nd_outputbus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[15\] 0 " "Info: Pin \"3_TXD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[14\] 0 " "Info: Pin \"3_TXD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[13\] 0 " "Info: Pin \"3_TXD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[12\] 0 " "Info: Pin \"3_TXD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[11\] 0 " "Info: Pin \"3_TXD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[10\] 0 " "Info: Pin \"3_TXD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[9\] 0 " "Info: Pin \"3_TXD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[8\] 0 " "Info: Pin \"3_TXD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[7\] 0 " "Info: Pin \"3_TXD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[6\] 0 " "Info: Pin \"3_TXD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[5\] 0 " "Info: Pin \"3_TXD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[4\] 0 " "Info: Pin \"3_TXD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[3\] 0 " "Info: Pin \"3_TXD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[2\] 0 " "Info: Pin \"3_TXD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[1\] 0 " "Info: Pin \"3_TXD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3_TXD\[0\] 0 " "Info: Pin \"3_TXD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ClockSwitchControl\[3\] 0 " "Info: Pin \"ClockSwitchControl\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ClockSwitchControl\[2\] 0 " "Info: Pin \"ClockSwitchControl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ClockSwitchControl\[1\] 0 " "Info: Pin \"ClockSwitchControl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ClockSwitchControl\[0\] 0 " "Info: Pin \"ClockSwitchControl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Warning: Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_uW_CLK a permanently disabled " "Info: Pin JC_uW_CLK has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_uW_CLK } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_uW_CLK" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1248 32 208 1264 "JC_uW_CLK" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_uW_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_uW_DATA a permanently disabled " "Info: Pin JC_uW_DATA has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_uW_DATA } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_uW_DATA" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1304 32 208 1320 "JC_uW_DATA" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_uW_DATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_GOE a permanently disabled " "Info: Pin JC_GOE has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_GOE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_GOE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1416 32 208 1432 "JC_GOE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_GOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_uW_LE a permanently disabled " "Info: Pin JC_uW_LE has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_uW_LE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_uW_LE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1360 32 208 1376 "JC_uW_LE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_uW_LE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_LD a permanently disabled " "Info: Pin JC_LD has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_LD } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_LD" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1472 32 208 1488 "JC_LD" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_LD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JC_SYNCn a permanently disabled " "Info: Pin JC_SYNCn has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { JC_SYNCn } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "JC_SYNCn" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 1528 32 208 1544 "JC_SYNCn" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JC_SYNCn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_ENABLE a permanently enabled " "Info: Pin 0_ENABLE has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_ENABLE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_ENABLE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 5808 5984 -448 "0_ENABLE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_RX_DV a permanently disabled " "Info: Pin 0_RX_DV has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_RX_DV } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_DV" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -424 5808 5984 -408 "0_RX_DV" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_RX_ER a permanently disabled " "Info: Pin 0_RX_ER has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_RX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -408 5808 5984 -392 "0_RX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_ENABLE a permanently enabled " "Info: Pin 1_ENABLE has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_ENABLE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_ENABLE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 360 5808 5984 376 "1_ENABLE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_RX_DV a permanently disabled " "Info: Pin 1_RX_DV has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_RX_DV } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_DV" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 376 5808 5984 392 "1_RX_DV" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_RX_ER a permanently disabled " "Info: Pin 1_RX_ER has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_RX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 392 5808 5984 408 "1_RX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_ENABLE a permanently enabled " "Info: Pin 2_ENABLE has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_ENABLE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_ENABLE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -416 4008 4184 -400 "2_ENABLE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_RX_DV a permanently disabled " "Info: Pin 2_RX_DV has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_RX_DV } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_DV" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -392 4016 4192 -376 "2_RX_DV" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_RX_ER a permanently disabled " "Info: Pin 2_RX_ER has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_RX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -368 4016 4192 -352 "2_RX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_ENABLE a permanently enabled " "Info: Pin 3_ENABLE has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_ENABLE } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_ENABLE" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 568 3992 4168 584 "3_ENABLE" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_RX_DV a permanently disabled " "Info: Pin 3_RX_DV has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_RX_DV } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_DV" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 608 4000 4176 624 "3_RX_DV" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_DV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_RX_ER a permanently disabled " "Info: Pin 3_RX_ER has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_RX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 632 4000 4176 648 "3_RX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_TX_ER a permanently enabled " "Info: Pin 0_TX_ER has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_TX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_TX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -328 5800 5976 -312 "0_TX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_TX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_TX_EN a permanently enabled " "Info: Pin 0_TX_EN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_TX_EN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_TX_EN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -672 6224 6400 -656 "0_TX_EN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "0_LCKREFN a permanently enabled " "Info: Pin 0_LCKREFN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 0_LCKREFN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_LCKREFN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -256 5800 5976 -240 "0_LCKREFN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_LCKREFN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_LCKREFN a permanently enabled " "Info: Pin 1_LCKREFN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_LCKREFN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_LCKREFN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 664 5816 5992 680 "1_LCKREFN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_LCKREFN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_TX_ER a permanently enabled " "Info: Pin 1_TX_ER has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_TX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_TX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 488 5792 5968 504 "1_TX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_TX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "1_TX_EN a permanently enabled " "Info: Pin 1_TX_EN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 1_TX_EN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_TX_EN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 216 6240 6416 232 "1_TX_EN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_LCKREFN a permanently enabled " "Info: Pin 3_LCKREFN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_LCKREFN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_LCKREFN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 792 3992 4168 808 "3_LCKREFN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_LCKREFN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_TX_ER a permanently enabled " "Info: Pin 3_TX_ER has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_TX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_TX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 712 3984 4160 728 "3_TX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_TX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "3_TX_EN a permanently enabled " "Info: Pin 3_TX_EN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 3_TX_EN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_TX_EN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 472 4016 4192 488 "3_TX_EN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_LCKREFN a permanently enabled " "Info: Pin 2_LCKREFN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_LCKREFN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_LCKREFN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -216 3992 4168 -200 "2_LCKREFN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_LCKREFN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_TX_ER a permanently enabled " "Info: Pin 2_TX_ER has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_TX_ER } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_TX_ER" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -272 4008 4184 -256 "2_TX_ER" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_TX_ER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "2_TX_EN a permanently enabled " "Info: Pin 2_TX_EN has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { 2_TX_EN } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_TX_EN" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -616 4240 4416 -600 "2_TX_EN" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_TX_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[19\] a permanently enabled " "Info: Pin debug\[19\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[19] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[19\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[18\] a permanently enabled " "Info: Pin debug\[18\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[18] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[18\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[17\] a permanently enabled " "Info: Pin debug\[17\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[17] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[17\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[16\] a permanently enabled " "Info: Pin debug\[16\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[16] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[16\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[15\] a permanently enabled " "Info: Pin debug\[15\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[15] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[15\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[14\] a permanently enabled " "Info: Pin debug\[14\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[14] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[14\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[13\] a permanently enabled " "Info: Pin debug\[13\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[13] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[13\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[12\] a permanently enabled " "Info: Pin debug\[12\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[12] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[12\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[11\] a permanently enabled " "Info: Pin debug\[11\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[11] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[11\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[10\] a permanently enabled " "Info: Pin debug\[10\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[10] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[10\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[9\] a permanently enabled " "Info: Pin debug\[9\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[9] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[9\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[8\] a permanently enabled " "Info: Pin debug\[8\] has a permanently enabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[8] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[8\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[7\] a permanently disabled " "Info: Pin debug\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[7] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[7\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[6\] a permanently disabled " "Info: Pin debug\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[6] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[6\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[5\] a permanently disabled " "Info: Pin debug\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[5] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[5\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[4\] a permanently disabled " "Info: Pin debug\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[4] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[4\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[3\] a permanently disabled " "Info: Pin debug\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[3] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[3\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "debug\[2\] a permanently disabled " "Info: Pin debug\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin64/pin_planner.ppl" { debug[2] } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug\[2\]" } } } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -352 1072 1248 -336 "debug\[19..2\]" "" } { -368 962 1072 -344 "debug\[19..2\]" "" } { -376 832 942 -352 "debug\[19..9\]" "" } { -128 2664 2744 -112 "debug\[8\]" "" } } } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/workspace/firmware/TOP-CDT/main/project/" 0 { } { { 0 { 0 ""} 0 11180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.fit.smsg " "Info: Generated suppressed messages file C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 74 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5229 " "Info: Peak virtual memory: 5229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 14:03:11 2022 " "Info: Processing ended: Mon Jan 31 14:03:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:04:46 " "Info: Elapsed time: 00:04:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:30 " "Info: Total CPU time (on all processors): 00:07:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 31 14:03:12 2022 " "Info: Processing started: Mon Jan 31 14:03:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Info: Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 14:03:19 2022 " "Info: Processing ended: Mon Jan 31 14:03:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 31 14:03:20 2022 " "Info: Processing started: Mon Jan 31 14:03:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_vme_data_str~2 " "Warning: Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_modsel~2 " "Warning: Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "0_RX_CLK " "Info: Assuming node \"0_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "1_RX_CLK " "Info: Assuming node \"1_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "3_RX_CLK " "Info: Assuming node \"3_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_as " "Info: Assuming node \"_as\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_as" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_iack " "Info: Assuming node \"_iack\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_iack" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[0\] " "Info: Assuming node \"_ds\[0\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[1\] " "Info: Assuming node \"_ds\[1\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "2_RX_CLK " "Info: Assuming node \"2_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "131 " "Warning: Found 131 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del5 " "Info: Detected ripple clock \"tapdel10:inst13\|del5\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 22 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite23 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite23\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite28 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite28\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite20 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite20\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite26 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite26\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 407 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite24 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite24\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite21 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite21\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite25 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite25\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 406 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~4 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite27 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite27\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite44 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite44\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 425 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite29 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite29\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite51 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite51\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 432 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite41 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite41\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite40 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite40\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 421 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite30 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite30\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 411 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 417 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite61 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite61\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 442 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite31 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite31\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 412 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 416 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite50 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite50\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite22 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite22\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite6 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite6\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 396 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite45 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite45\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 426 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 398 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 391 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 392 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~64 " "Info: Detected gated clock \"tdc_vme:inst57\|_~64\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 413 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~1 " "Info: Detected gated clock \"tdc_vme:inst57\|_~1\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~2 " "Info: Detected gated clock \"tdc_vme:inst57\|_~2\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 416 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~6 " "Info: Detected gated clock \"tdc_vme:inst57\|_~6\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 417 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~2 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~65 " "Info: Detected gated clock \"tdc_vme:inst57\|_~65\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|valid_addr " "Info: Detected ripple clock \"vme_interface:inst2\|valid_addr\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|valid_addr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[22\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[22\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[23\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[23\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[24\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[24\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[25\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[25\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[18\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[18\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[16\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[16\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[14\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[14\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[19\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[19\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[17\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[17\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[15\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[15\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[11\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[11\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[13\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[13\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[20\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[20\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[9\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[9\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[12\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[12\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[21\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[21\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del1 " "Info: Detected ripple clock \"tapdel10:inst13\|del1\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vme_interface:inst2\|_modsel~2 " "Info: Detected gated clock \"vme_interface:inst2\|_modsel~2\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~0 " "Info: Detected gated clock \"tdc_vme:inst57\|_~0\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[26\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[26\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[10\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[10\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tdc_vme:inst57\|testmodereg " "Info: Detected ripple clock \"tdc_vme:inst57\|testmodereg\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|testmodereg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|del80 " "Info: Detected ripple clock \"vme_interface:inst2\|del80\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[8\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[8\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~10 " "Info: Detected gated clock \"tdc_vme:inst57\|_~10\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register time_controller:inst36\|out_ena_trig register lv1a_pipeline:inst116\|clus_err 2.418 ns " "Info: Slack time is 2.418 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"time_controller:inst36\|out_ena_trig\" and destination register \"lv1a_pipeline:inst116\|clus_err\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "179.15 MHz 5.582 ns " "Info: Fmax is 179.15 MHz (period= 5.582 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.866 ns + Largest register register " "Info: + Largest register to register requirement is 7.866 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns + Largest " "Info: + Largest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.012 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.378 ns) 2.012 ns lv1a_pipeline:inst116\|clus_err 3 REG LCFF_X46_Y9_N17 2 " "Info: 3: + IC(0.744 ns) + CELL(0.378 ns) = 2.012 ns; Loc. = LCFF_X46_Y9_N17; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.122 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.79 % ) " "Info: Total cell delay = 0.378 ns ( 18.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 81.21 % ) " "Info: Total interconnect delay = 1.634 ns ( 81.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 2.037 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 2.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.378 ns) 2.037 ns time_controller:inst36\|out_ena_trig 3 REG LCFF_X42_Y52_N9 35 " "Info: 3: + IC(0.769 ns) + CELL(0.378 ns) = 2.037 ns; Loc. = LCFF_X42_Y52_N9; Fanout = 35; REG Node = 'time_controller:inst36\|out_ena_trig'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.147 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl time_controller:inst36|out_ena_trig } "NODE_NAME" } } { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.56 % ) " "Info: Total cell delay = 0.378 ns ( 18.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 81.44 % ) " "Info: Total interconnect delay = 1.659 ns ( 81.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl time_controller:inst36|out_ena_trig } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.037 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} time_controller:inst36|out_ena_trig {} } { 0.000ns 0.890ns 0.769ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl time_controller:inst36|out_ena_trig } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.037 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} time_controller:inst36|out_ena_trig {} } { 0.000ns 0.890ns 0.769ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 121 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl time_controller:inst36|out_ena_trig } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.037 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} time_controller:inst36|out_ena_trig {} } { 0.000ns 0.890ns 0.769ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.448 ns - Longest register register " "Info: - Longest register to register delay is 5.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time_controller:inst36\|out_ena_trig 1 REG LCFF_X42_Y52_N9 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y52_N9; Fanout = 35; REG Node = 'time_controller:inst36\|out_ena_trig'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { time_controller:inst36|out_ena_trig } "NODE_NAME" } } { "time_controller.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/time_controller.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.018 ns) 1.691 ns lv1a_pipeline:inst116\|always0~8 2 COMB LCCOMB_X48_Y7_N22 110 " "Info: 2: + IC(1.673 ns) + CELL(0.018 ns) = 1.691 ns; Loc. = LCCOMB_X48_Y7_N22; Fanout = 110; COMB Node = 'lv1a_pipeline:inst116\|always0~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.691 ns" { time_controller:inst36|out_ena_trig lv1a_pipeline:inst116|always0~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.018 ns) 2.170 ns lv1a_pipeline:inst116\|tag~12 3 COMB LCCOMB_X49_Y5_N28 66 " "Info: 3: + IC(0.461 ns) + CELL(0.018 ns) = 2.170 ns; Loc. = LCCOMB_X49_Y5_N28; Fanout = 66; COMB Node = 'lv1a_pipeline:inst116\|tag~12'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.479 ns" { lv1a_pipeline:inst116|always0~8 lv1a_pipeline:inst116|tag~12 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.018 ns) 2.976 ns lv1a_pipeline:inst116\|tag~873 4 COMB LCCOMB_X57_Y12_N16 4 " "Info: 4: + IC(0.788 ns) + CELL(0.018 ns) = 2.976 ns; Loc. = LCCOMB_X57_Y12_N16; Fanout = 4; COMB Node = 'lv1a_pipeline:inst116\|tag~873'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.806 ns" { lv1a_pipeline:inst116|tag~12 lv1a_pipeline:inst116|tag~873 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.170 ns) 3.311 ns lv1a_pipeline:inst116\|Mux6~769 5 COMB LCCOMB_X57_Y12_N6 1 " "Info: 5: + IC(0.165 ns) + CELL(0.170 ns) = 3.311 ns; Loc. = LCCOMB_X57_Y12_N6; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~769'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.335 ns" { lv1a_pipeline:inst116|tag~873 lv1a_pipeline:inst116|Mux6~769 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.126 ns) 3.877 ns lv1a_pipeline:inst116\|Mux6~285_RESYN290_BDD291 6 COMB LCCOMB_X56_Y10_N24 1 " "Info: 6: + IC(0.440 ns) + CELL(0.126 ns) = 3.877 ns; Loc. = LCCOMB_X56_Y10_N24; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~285_RESYN290_BDD291'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.566 ns" { lv1a_pipeline:inst116|Mux6~769 lv1a_pipeline:inst116|Mux6~285_RESYN290_BDD291 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.077 ns) 4.081 ns lv1a_pipeline:inst116\|Mux6~285 7 COMB LCCOMB_X56_Y10_N2 1 " "Info: 7: + IC(0.127 ns) + CELL(0.077 ns) = 4.081 ns; Loc. = LCCOMB_X56_Y10_N2; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~285'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.204 ns" { lv1a_pipeline:inst116|Mux6~285_RESYN290_BDD291 lv1a_pipeline:inst116|Mux6~285 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.018 ns) 4.518 ns lv1a_pipeline:inst116\|Mux6~296 8 COMB LCCOMB_X55_Y9_N4 1 " "Info: 8: + IC(0.419 ns) + CELL(0.018 ns) = 4.518 ns; Loc. = LCCOMB_X55_Y9_N4; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~296'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.437 ns" { lv1a_pipeline:inst116|Mux6~285 lv1a_pipeline:inst116|Mux6~296 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.141 ns) + CELL(0.126 ns) 4.785 ns lv1a_pipeline:inst116\|Mux6~339 9 COMB LCCOMB_X55_Y9_N0 1 " "Info: 9: + IC(0.141 ns) + CELL(0.126 ns) = 4.785 ns; Loc. = LCCOMB_X55_Y9_N0; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~339'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { lv1a_pipeline:inst116|Mux6~296 lv1a_pipeline:inst116|Mux6~339 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.018 ns) 5.213 ns lv1a_pipeline:inst116\|Mux6~340 10 COMB LCCOMB_X46_Y9_N14 1 " "Info: 10: + IC(0.410 ns) + CELL(0.018 ns) = 5.213 ns; Loc. = LCCOMB_X46_Y9_N14; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.428 ns" { lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.120 ns) + CELL(0.018 ns) 5.351 ns lv1a_pipeline:inst116\|clus_err~0 11 COMB LCCOMB_X46_Y9_N16 1 " "Info: 11: + IC(0.120 ns) + CELL(0.018 ns) = 5.351 ns; Loc. = LCCOMB_X46_Y9_N16; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.138 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.448 ns lv1a_pipeline:inst116\|clus_err 12 REG LCFF_X46_Y9_N17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.097 ns) = 5.448 ns; Loc. = LCFF_X46_Y9_N17; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.704 ns ( 12.92 % ) " "Info: Total cell delay = 0.704 ns ( 12.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.744 ns ( 87.08 % ) " "Info: Total interconnect delay = 4.744 ns ( 87.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.448 ns" { time_controller:inst36|out_ena_trig lv1a_pipeline:inst116|always0~8 lv1a_pipeline:inst116|tag~12 lv1a_pipeline:inst116|tag~873 lv1a_pipeline:inst116|Mux6~769 lv1a_pipeline:inst116|Mux6~285_RESYN290_BDD291 lv1a_pipeline:inst116|Mux6~285 lv1a_pipeline:inst116|Mux6~296 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.448 ns" { time_controller:inst36|out_ena_trig {} lv1a_pipeline:inst116|always0~8 {} lv1a_pipeline:inst116|tag~12 {} lv1a_pipeline:inst116|tag~873 {} lv1a_pipeline:inst116|Mux6~769 {} lv1a_pipeline:inst116|Mux6~285_RESYN290_BDD291 {} lv1a_pipeline:inst116|Mux6~285 {} lv1a_pipeline:inst116|Mux6~296 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.673ns 0.461ns 0.788ns 0.165ns 0.440ns 0.127ns 0.419ns 0.141ns 0.410ns 0.120ns 0.000ns } { 0.000ns 0.018ns 0.018ns 0.018ns 0.170ns 0.126ns 0.077ns 0.018ns 0.126ns 0.018ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.012 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 0.890ns 0.744ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl time_controller:inst36|out_ena_trig } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.037 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} time_controller:inst36|out_ena_trig {} } { 0.000ns 0.890ns 0.769ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.448 ns" { time_controller:inst36|out_ena_trig lv1a_pipeline:inst116|always0~8 lv1a_pipeline:inst116|tag~12 lv1a_pipeline:inst116|tag~873 lv1a_pipeline:inst116|Mux6~769 lv1a_pipeline:inst116|Mux6~285_RESYN290_BDD291 lv1a_pipeline:inst116|Mux6~285 lv1a_pipeline:inst116|Mux6~296 lv1a_pipeline:inst116|Mux6~339 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.448 ns" { time_controller:inst36|out_ena_trig {} lv1a_pipeline:inst116|always0~8 {} lv1a_pipeline:inst116|tag~12 {} lv1a_pipeline:inst116|tag~873 {} lv1a_pipeline:inst116|Mux6~769 {} lv1a_pipeline:inst116|Mux6~285_RESYN290_BDD291 {} lv1a_pipeline:inst116|Mux6~285 {} lv1a_pipeline:inst116|Mux6~296 {} lv1a_pipeline:inst116|Mux6~339 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.673ns 0.461ns 0.788ns 0.165ns 0.440ns 0.127ns 0.419ns 0.141ns 0.410ns 0.120ns 0.000ns } { 0.000ns 0.018ns 0.018ns 0.018ns 0.170ns 0.126ns 0.077ns 0.018ns 0.126ns 0.018ns 0.018ns 0.097ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\] 5.702 ns " "Info: Slack time is 5.702 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "435.16 MHz 2.298 ns " "Info: Fmax is 435.16 MHz (period= 2.298 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.891 ns + Largest register register " "Info: + Largest register to register requirement is 7.891 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk5 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 destination -0.040 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" to destination register is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5  -2.057 ns + Early " "Info: + Early clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk5 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_G4 45 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G4; Fanout = 45; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) -0.040 ns line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X88_Y30_N31 1 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = -0.040 ns; Loc. = LCFF_X88_Y30_N31; Fanout = 1; REG Node = 'line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source -0.040 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -2.057 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -2.057 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.057 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.057 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.057 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) -1.167 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = -1.167 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) -0.040 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X20_Y10_N19 5198 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = -0.040 ns; Loc. = LCFF_X20_Y10_N19; Fanout = 5198; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.189 ns - Longest register register " "Info: - Longest register to register delay is 2.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X20_Y10_N19 5198 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N19; Fanout = 5198; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(0.194 ns) 2.189 ns line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X88_Y30_N31 1 " "Info: 2: + IC(1.995 ns) + CELL(0.194 ns) = 2.189 ns; Loc. = LCFF_X88_Y30_N31; Fanout = 1; REG Node = 'line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.189 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 8.86 % ) " "Info: Total cell delay = 0.194 ns ( 8.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 91.14 % ) " "Info: Total interconnect delay = 1.995 ns ( 91.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.189 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.189 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.995ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-0.040 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.189 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.189 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.995ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register tdc_vme:inst57\|m_ctrlreg20\[29\] register VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\] 24.063 ns " "Info: Slack time is 24.063 ns for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"tdc_vme:inst57\|m_ctrlreg20\[29\]\" and destination register \"VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "125.99 MHz 7.937 ns " "Info: Fmax is 125.99 MHz (period= 7.937 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "25.777 ns + Largest register register " "Info: + Largest register to register requirement is 25.777 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "32.000 ns + " "Info: + Setup relationship between source and destination is 32.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 32.000 ns " "Info: + Latch edge is 32.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.114 ns + Largest " "Info: + Largest clock skew is -6.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 2.018 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 2.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3195 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3195; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.378 ns) 2.018 ns VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X10_Y10_N13 1 " "Info: 3: + IC(0.750 ns) + CELL(0.378 ns) = 2.018 ns; Loc. = LCFF_X10_Y10_N13; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.128 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.73 % ) " "Info: Total cell delay = 0.378 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns ( 81.27 % ) " "Info: Total interconnect delay = 1.640 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.018 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.018 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.890ns 0.750ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 8.132 ns - Longest register " "Info: - Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 8.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3195 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3195; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.440 ns) 2.079 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X29_Y39_N13 6 " "Info: 3: + IC(0.749 ns) + CELL(0.440 ns) = 2.079 ns; Loc. = LCFF_X29_Y39_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.189 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.119 ns) + CELL(0.440 ns) 2.638 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] 4 REG LCFF_X29_Y39_N3 238 " "Info: 4: + IC(0.119 ns) + CELL(0.440 ns) = 2.638 ns; Loc. = LCFF_X29_Y39_N3; Fanout = 238; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.559 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.018 ns) 3.114 ns tdc_vme:inst57\|m_ctrlwrite37~0 5 COMB LCCOMB_X28_Y35_N10 63 " "Info: 5: + IC(0.458 ns) + CELL(0.018 ns) = 3.114 ns; Loc. = LCCOMB_X28_Y35_N10; Fanout = 63; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite37~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.476 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|m_ctrlwrite37~0 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.110 ns) 3.693 ns tdc_vme:inst57\|vme_testmodewrite 6 COMB LCCOMB_X25_Y38_N22 1 " "Info: 6: + IC(0.469 ns) + CELL(0.110 ns) = 3.693 ns; Loc. = LCCOMB_X25_Y38_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.579 ns" { tdc_vme:inst57|m_ctrlwrite37~0 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.186 ns) + CELL(0.440 ns) 4.319 ns tdc_vme:inst57\|testmodereg 7 REG LCFF_X24_Y38_N5 7 " "Info: 7: + IC(0.186 ns) + CELL(0.440 ns) = 4.319 ns; Loc. = LCFF_X24_Y38_N5; Fanout = 7; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.626 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.110 ns) 4.853 ns tdc_vme:inst57\|m_ctrlwrite69~1 8 COMB LCCOMB_X28_Y39_N4 34 " "Info: 8: + IC(0.424 ns) + CELL(0.110 ns) = 4.853 ns; Loc. = LCCOMB_X28_Y39_N4; Fanout = 34; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite69~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.534 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.158 ns) 5.190 ns tdc_vme:inst57\|m_ctrlwrite20 9 COMB LCCOMB_X28_Y39_N18 1 " "Info: 9: + IC(0.179 ns) + CELL(0.158 ns) = 5.190 ns; Loc. = LCCOMB_X28_Y39_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.337 ns" { tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 6.993 ns tdc_vme:inst57\|m_ctrlwrite20~clkctrl 10 COMB CLKCTRL_G12 32 " "Info: 10: + IC(1.803 ns) + CELL(0.000 ns) = 6.993 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.803 ns" { tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.378 ns) 8.132 ns tdc_vme:inst57\|m_ctrlreg20\[29\] 11 REG LCFF_X44_Y23_N27 2 " "Info: 11: + IC(0.761 ns) + CELL(0.378 ns) = 8.132 ns; Loc. = LCFF_X44_Y23_N27; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.139 ns" { tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.094 ns ( 25.75 % ) " "Info: Total cell delay = 2.094 ns ( 25.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.038 ns ( 74.25 % ) " "Info: Total interconnect delay = 6.038 ns ( 74.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.132 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|m_ctrlwrite37~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.132 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} tdc_vme:inst57|m_ctrlwrite37~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[29] {} } { 0.000ns 0.890ns 0.749ns 0.119ns 0.458ns 0.469ns 0.186ns 0.424ns 0.179ns 1.803ns 0.761ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.018ns 0.110ns 0.440ns 0.110ns 0.158ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.018 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.018 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.890ns 0.750ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.132 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|m_ctrlwrite37~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.132 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} tdc_vme:inst57|m_ctrlwrite37~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[29] {} } { 0.000ns 0.890ns 0.749ns 0.119ns 0.458ns 0.469ns 0.186ns 0.424ns 0.179ns 1.803ns 0.761ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.018ns 0.110ns 0.440ns 0.110ns 0.158ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns - " "Info: - Micro setup delay of destination is 0.047 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.018 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.018 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.890ns 0.750ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.132 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|m_ctrlwrite37~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.132 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} tdc_vme:inst57|m_ctrlwrite37~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[29] {} } { 0.000ns 0.890ns 0.749ns 0.119ns 0.458ns 0.469ns 0.186ns 0.424ns 0.179ns 1.803ns 0.761ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.018ns 0.110ns 0.440ns 0.110ns 0.158ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.714 ns - Longest register register " "Info: - Longest register to register delay is 1.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg20\[29\] 1 REG LCFF_X44_Y23_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N27; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.194 ns) 1.714 ns VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\] 2 REG LCFF_X10_Y10_N13 1 " "Info: 2: + IC(1.520 ns) + CELL(0.194 ns) = 1.714 ns; Loc. = LCFF_X10_Y10_N13; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.714 ns" { tdc_vme:inst57|m_ctrlreg20[29] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.194 ns ( 11.32 % ) " "Info: Total cell delay = 0.194 ns ( 11.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.520 ns ( 88.68 % ) " "Info: Total interconnect delay = 1.520 ns ( 88.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.714 ns" { tdc_vme:inst57|m_ctrlreg20[29] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.714 ns" { tdc_vme:inst57|m_ctrlreg20[29] {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 1.520ns } { 0.000ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.018 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.018 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.890ns 0.750ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.132 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] tdc_vme:inst57|m_ctrlwrite37~0 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.132 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} tdc_vme:inst57|m_ctrlwrite37~0 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[29] {} } { 0.000ns 0.890ns 0.749ns 0.119ns 0.458ns 0.469ns 0.186ns 0.424ns 0.179ns 1.803ns 0.761ns } { 0.000ns 0.000ns 0.440ns 0.440ns 0.018ns 0.110ns 0.440ns 0.110ns 0.158ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.714 ns" { tdc_vme:inst57|m_ctrlreg20[29] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.714 ns" { tdc_vme:inst57|m_ctrlreg20[29] {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 1.520ns } { 0.000ns 0.194ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "0_RX_CLK memory memory GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"0_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X27_Y65 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y65; Fanout = 1; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X27_Y65 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X27_Y65; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK destination 1.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"0_RX_CLK\" to destination memory is 1.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.310 ns) 1.793 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X27_Y65 0 " "Info: 2: + IC(1.025 ns) + CELL(0.310 ns) = 1.793 ns; Loc. = M4K_X27_Y65; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.335 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.768 ns ( 42.83 % ) " "Info: Total cell delay = 0.768 ns ( 42.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 57.17 % ) " "Info: Total interconnect delay = 1.025 ns ( 57.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.793 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.458ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK source 1.800 ns - Longest memory " "Info: - Longest clock path from clock \"0_RX_CLK\" to source memory is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.317 ns) 1.800 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X27_Y65 1 " "Info: 2: + IC(1.025 ns) + CELL(0.317 ns) = 1.800 ns; Loc. = M4K_X27_Y65; Fanout = 1; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.342 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.775 ns ( 43.06 % ) " "Info: Total cell delay = 0.775 ns ( 43.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 56.94 % ) " "Info: Total interconnect delay = 1.025 ns ( 56.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.800 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.800 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.458ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.793 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.458ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.800 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.800 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.458ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.793 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.458ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.800 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.800 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.025ns } { 0.000ns 0.458ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "1_RX_CLK memory memory GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"1_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X58_Y65 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X58_Y65; Fanout = 1; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X58_Y65 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X58_Y65; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK destination 1.867 ns + Shortest memory " "Info: + Shortest clock path from clock \"1_RX_CLK\" to destination memory is 1.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.498 ns) 0.498 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.498 ns) = 0.498 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.310 ns) 1.867 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X58_Y65 0 " "Info: 2: + IC(1.059 ns) + CELL(0.310 ns) = 1.867 ns; Loc. = M4K_X58_Y65; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.369 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.808 ns ( 43.28 % ) " "Info: Total cell delay = 0.808 ns ( 43.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 56.72 % ) " "Info: Total interconnect delay = 1.059 ns ( 56.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.867 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.867 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.059ns } { 0.000ns 0.498ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK source 1.874 ns - Longest memory " "Info: - Longest clock path from clock \"1_RX_CLK\" to source memory is 1.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.498 ns) 0.498 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.498 ns) = 0.498 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.317 ns) 1.874 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X58_Y65 1 " "Info: 2: + IC(1.059 ns) + CELL(0.317 ns) = 1.874 ns; Loc. = M4K_X58_Y65; Fanout = 1; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.376 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 43.49 % ) " "Info: Total cell delay = 0.815 ns ( 43.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.059 ns ( 56.51 % ) " "Info: Total interconnect delay = 1.059 ns ( 56.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.059ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.867 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.867 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.059ns } { 0.000ns 0.498ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.059ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.867 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.867 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.059ns } { 0.000ns 0.498ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.874 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.059ns } { 0.000ns 0.498ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "3_RX_CLK register GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\] memory GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1 294.03 MHz 3.401 ns Internal " "Info: Clock \"3_RX_CLK\" has Internal fmax of 294.03 MHz between source register \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\]\" and destination memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1\" (period= 3.401 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.791 ns + Longest register memory " "Info: + Longest register to memory delay is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\] 1 REG LCFF_X6_Y1_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y1_N29; Fanout = 6; REG Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.725 ns) + CELL(0.066 ns) 3.791 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1 2 MEM M4K_X54_Y48 0 " "Info: 2: + IC(3.725 ns) + CELL(0.066 ns) = 3.791 ns; Loc. = M4K_X54_Y48; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.791 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.066 ns ( 1.74 % ) " "Info: Total cell delay = 0.066 ns ( 1.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.725 ns ( 98.26 % ) " "Info: Total interconnect delay = 3.725 ns ( 98.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.791 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.791 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 3.725ns } { 0.000ns 0.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.450 ns - Smallest " "Info: - Smallest clock skew is 0.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK destination 3.364 ns + Shortest memory " "Info: + Shortest clock path from clock \"3_RX_CLK\" to destination memory is 3.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.599 ns) + CELL(0.317 ns) 3.364 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1 2 MEM M4K_X54_Y48 0 " "Info: 2: + IC(2.599 ns) + CELL(0.317 ns) = 3.364 ns; Loc. = M4K_X54_Y48; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.916 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 22.74 % ) " "Info: Total cell delay = 0.765 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 77.26 % ) " "Info: Total interconnect delay = 2.599 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.364 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.364 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.599ns } { 0.000ns 0.448ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK source 2.914 ns - Longest register " "Info: - Longest clock path from clock \"3_RX_CLK\" to source register is 2.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.448 ns) 0.448 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.448 ns) = 0.448 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.378 ns) 2.914 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\] 2 REG LCFF_X6_Y1_N29 6 " "Info: 2: + IC(2.088 ns) + CELL(0.378 ns) = 2.914 ns; Loc. = LCFF_X6_Y1_N29; Fanout = 6; REG Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.826 ns ( 28.35 % ) " "Info: Total cell delay = 0.826 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 71.65 % ) " "Info: Total interconnect delay = 2.088 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.914 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.914 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.448ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.364 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.364 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.599ns } { 0.000ns 0.448ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.914 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.914 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.448ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.791 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.791 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 3.725ns } { 0.000ns 0.066ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.364 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.364 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.599ns } { 0.000ns 0.448ns 0.317ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.914 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.914 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.448ns 0.378ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "2_RX_CLK memory memory GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"2_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.242 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X81_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 1.242 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.242 ns) = 1.242 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 100.00 % ) " "Info: Total cell delay = 1.242 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK destination 1.528 ns + Shortest memory " "Info: + Shortest clock path from clock \"2_RX_CLK\" to destination memory is 1.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.310 ns) 1.528 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.730 ns) + CELL(0.310 ns) = 1.528 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.040 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.798 ns ( 52.23 % ) " "Info: Total cell delay = 0.798 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 47.77 % ) " "Info: Total interconnect delay = 0.730 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.528 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.528 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.310ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK source 1.535 ns - Longest memory " "Info: - Longest clock path from clock \"2_RX_CLK\" to source memory is 1.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.488 ns) 0.488 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.488 ns) = 0.488 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.317 ns) 1.535 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X81_Y4 1 " "Info: 2: + IC(0.730 ns) + CELL(0.317 ns) = 1.535 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.047 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.805 ns ( 52.44 % ) " "Info: Total cell delay = 0.805 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.730 ns ( 47.56 % ) " "Info: Total interconnect delay = 0.730 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.535 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.528 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.528 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.535 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.085 ns + " "Info: + Micro clock to output delay of source is 0.085 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.002 ns + " "Info: + Micro setup delay of destination is -0.002 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.242 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.242ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.528 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.528 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.310ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.535 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.730ns } { 0.000ns 0.488ns 0.317ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irf_reg\[1\]\[1\] register sld_hub:auto_hub\|tdo 260.15 MHz 3.844 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 260.15 MHz between source register \"sld_hub:auto_hub\|irf_reg\[1\]\[1\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 3.844 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.816 ns + Longest register register " "Info: + Longest register to register delay is 1.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irf_reg\[1\]\[1\] 1 REG LCFF_X60_Y54_N19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y54_N19; Fanout = 9; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.167 ns) 0.635 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 2 COMB LCCOMB_X62_Y55_N28 18 " "Info: 2: + IC(0.468 ns) + CELL(0.167 ns) = 0.635 ns; Loc. = LCCOMB_X62_Y55_N28; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.635 ns" { sld_hub:auto_hub|irf_reg[1][1] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.120 ns) 1.075 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X61_Y55_N8 1 " "Info: 3: + IC(0.320 ns) + CELL(0.120 ns) = 1.075 ns; Loc. = LCCOMB_X61_Y55_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.440 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.120 ns) 1.525 ns sld_hub:auto_hub\|tdo~1 4 COMB LCCOMB_X61_Y54_N0 1 " "Info: 4: + IC(0.330 ns) + CELL(0.120 ns) = 1.525 ns; Loc. = LCCOMB_X61_Y54_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.450 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.176 ns) + CELL(0.018 ns) 1.719 ns sld_hub:auto_hub\|tdo~5 5 COMB LCCOMB_X62_Y54_N0 1 " "Info: 5: + IC(0.176 ns) + CELL(0.018 ns) = 1.719 ns; Loc. = LCCOMB_X62_Y54_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.194 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.816 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X62_Y54_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 1.816 ns; Loc. = LCFF_X62_Y54_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 28.74 % ) " "Info: Total cell delay = 0.522 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.294 ns ( 71.26 % ) " "Info: Total interconnect delay = 1.294 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.816 ns" { sld_hub:auto_hub|irf_reg[1][1] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.816 ns" { sld_hub:auto_hub|irf_reg[1][1] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.468ns 0.320ns 0.330ns 0.176ns 0.000ns } { 0.000ns 0.167ns 0.120ns 0.120ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 1.709 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 1.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.000 ns) 0.586 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.586 ns) + CELL(0.000 ns) = 0.586 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.378 ns) 1.709 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X62_Y54_N1 2 " "Info: 3: + IC(0.745 ns) + CELL(0.378 ns) = 1.709 ns; Loc. = LCFF_X62_Y54_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.123 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 22.12 % ) " "Info: Total cell delay = 0.378 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 77.88 % ) " "Info: Total interconnect delay = 1.331 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.709 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.709 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.745ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 1.706 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 1.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.000 ns) 0.586 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.586 ns) + CELL(0.000 ns) = 0.586 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.586 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.378 ns) 1.706 ns sld_hub:auto_hub\|irf_reg\[1\]\[1\] 3 REG LCFF_X60_Y54_N19 9 " "Info: 3: + IC(0.742 ns) + CELL(0.378 ns) = 1.706 ns; Loc. = LCFF_X60_Y54_N19; Fanout = 9; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.120 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 22.16 % ) " "Info: Total cell delay = 0.378 ns ( 22.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 77.84 % ) " "Info: Total interconnect delay = 1.328 ns ( 77.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.706 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.706 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 0.586ns 0.742ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.709 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.709 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.745ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.706 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.706 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 0.586ns 0.742ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.816 ns" { sld_hub:auto_hub|irf_reg[1][1] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.816 ns" { sld_hub:auto_hub|irf_reg[1][1] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.468ns 0.320ns 0.330ns 0.176ns 0.000ns } { 0.000ns 0.167ns 0.120ns 0.120ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.709 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.709 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.586ns 0.745ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.706 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.706 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 0.586ns 0.742ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\] 213 ps " "Info: Minimum slack time is 213 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.226 ns + Shortest register register " "Info: + Shortest register to register delay is 0.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\] 1 REG LCFF_X46_Y54_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y54_N15; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.111 ns) + CELL(0.018 ns) 0.129 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]~feeder 2 COMB LCCOMB_X46_Y54_N12 1 " "Info: 2: + IC(0.111 ns) + CELL(0.018 ns) = 0.129 ns; Loc. = LCCOMB_X46_Y54_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.129 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.226 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\] 3 REG LCFF_X46_Y54_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.226 ns; Loc. = LCFF_X46_Y54_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.88 % ) " "Info: Total cell delay = 0.115 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.111 ns ( 49.12 % ) " "Info: Total interconnect delay = 0.111 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 2.032 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 2.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.378 ns) 2.032 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\] 3 REG LCFF_X46_Y54_N13 1 " "Info: 3: + IC(0.764 ns) + CELL(0.378 ns) = 2.032 ns; Loc. = LCFF_X46_Y54_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[81\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.142 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.60 % ) " "Info: Total cell delay = 0.378 ns ( 18.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.654 ns ( 81.40 % ) " "Info: Total interconnect delay = 1.654 ns ( 81.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] {} } { 0.000ns 0.890ns 0.764ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 2.032 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 2.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.378 ns) 2.032 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\] 3 REG LCFF_X46_Y54_N15 1 " "Info: 3: + IC(0.764 ns) + CELL(0.378 ns) = 2.032 ns; Loc. = LCFF_X46_Y54_N15; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[81\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.142 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.60 % ) " "Info: Total cell delay = 0.378 ns ( 18.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.654 ns ( 81.40 % ) " "Info: Total interconnect delay = 1.654 ns ( 81.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] {} } { 0.000ns 0.890ns 0.764ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] {} } { 0.000ns 0.890ns 0.764ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] {} } { 0.000ns 0.890ns 0.764ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] {} } { 0.000ns 0.890ns 0.764ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] {} } { 0.000ns 0.890ns 0.764ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.226 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] {} } { 0.000ns 0.111ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81] {} } { 0.000ns 0.890ns 0.764ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.032 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81] {} } { 0.000ns 0.890ns 0.764ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 register line_dff:inst503\|lpm_ff:lpm_ff_component\|dffs\[0\] register dff16:inst504\|lpm_ff:lpm_ff_component\|dffs\[15\] 216 ps " "Info: Minimum slack time is 216 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" between source register \"line_dff:inst503\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"dff16:inst504\|lpm_ff:lpm_ff_component\|dffs\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.229 ns + Shortest register register " "Info: + Shortest register to register delay is 0.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst503\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X88_Y30_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X88_Y30_N27; Fanout = 1; REG Node = 'line_dff:inst503\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.018 ns) 0.132 ns dff16:inst504\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder 2 COMB LCCOMB_X88_Y30_N24 1 " "Info: 2: + IC(0.114 ns) + CELL(0.018 ns) = 0.132 ns; Loc. = LCCOMB_X88_Y30_N24; Fanout = 1; COMB Node = 'dff16:inst504\|lpm_ff:lpm_ff_component\|dffs\[15\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.132 ns" { line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] dff16:inst504|lpm_ff:lpm_ff_component|dffs[15]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.229 ns dff16:inst504\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X88_Y30_N25 16 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.229 ns; Loc. = LCFF_X88_Y30_N25; Fanout = 16; REG Node = 'dff16:inst504\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { dff16:inst504|lpm_ff:lpm_ff_component|dffs[15]~feeder dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 50.22 % ) " "Info: Total cell delay = 0.115 ns ( 50.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.114 ns ( 49.78 % ) " "Info: Total interconnect delay = 0.114 ns ( 49.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] dff16:inst504|lpm_ff:lpm_ff_component|dffs[15]~feeder dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] {} dff16:inst504|lpm_ff:lpm_ff_component|dffs[15]~feeder {} dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk5 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk5 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 destination 2.017 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" to destination register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk5 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_G4 45 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G4; Fanout = 45; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) 2.017 ns dff16:inst504\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X88_Y30_N25 16 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = 2.017 ns; Loc. = LCFF_X88_Y30_N25; Fanout = 16; REG Node = 'dff16:inst504\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll00:inst233|altpll:altpll_component|_clk5~clkctrl dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 source 2.017 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" to source register is 2.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk5 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_G4 45 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G4; Fanout = 45; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) 2.017 ns line_dff:inst503\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X88_Y30_N27 1 " "Info: 3: + IC(0.749 ns) + CELL(0.378 ns) = 2.017 ns; Loc. = LCFF_X88_Y30_N27; Fanout = 1; REG Node = 'line_dff:inst503\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.378 ns ( 18.74 % ) " "Info: Total cell delay = 0.378 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.639 ns ( 81.26 % ) " "Info: Total interconnect delay = 1.639 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.229 ns" { line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] dff16:inst504|lpm_ff:lpm_ff_component|dffs[15]~feeder dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.229 ns" { line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] {} dff16:inst504|lpm_ff:lpm_ff_component|dffs[15]~feeder {} dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.114ns 0.000ns } { 0.000ns 0.018ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} dff16:inst504|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.017 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst503|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.890ns 0.749ns } { 0.000ns 0.000ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 378 ps " "Info: Minimum slack time is 378 ps for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" and destination register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.391 ns + Shortest register register " "Info: + Shortest register to register delay is 0.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 1 REG LCFF_X29_Y39_N11 1159 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y39_N11; Fanout = 1159; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.332 ns) 0.332 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita5 2 COMB LCCOMB_X29_Y39_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.332 ns) = 0.332 ns; Loc. = LCCOMB_X29_Y39_N10; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.332 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.059 ns) 0.391 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 3 REG LCFF_X29_Y39_N11 1159 " "Info: 3: + IC(0.000 ns) + CELL(0.059 ns) = 0.391 ns; Loc. = LCFF_X29_Y39_N11; Fanout = 1159; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.059 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.391 ns ( 100.00 % ) " "Info: Total cell delay = 0.391 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.391 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.391 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.332ns 0.059ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.013 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.013 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 2.576 ns + Longest register " "Info: + Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3195 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3195; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.440 ns) 2.079 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X29_Y39_N13 6 " "Info: 3: + IC(0.749 ns) + CELL(0.440 ns) = 2.079 ns; Loc. = LCFF_X29_Y39_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.189 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.119 ns) + CELL(0.378 ns) 2.576 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X29_Y39_N11 1159 " "Info: 4: + IC(0.119 ns) + CELL(0.378 ns) = 2.576 ns; Loc. = LCFF_X29_Y39_N11; Fanout = 1159; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.497 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.818 ns ( 31.75 % ) " "Info: Total cell delay = 0.818 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.758 ns ( 68.25 % ) " "Info: Total interconnect delay = 1.758 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.890ns 0.749ns 0.119ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 2.576 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.000 ns) 0.890 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3195 " "Info: 2: + IC(0.890 ns) + CELL(0.000 ns) = 0.890 ns; Loc. = CLKCTRL_G13; Fanout = 3195; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.890 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.440 ns) 2.079 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X29_Y39_N13 6 " "Info: 3: + IC(0.749 ns) + CELL(0.440 ns) = 2.079 ns; Loc. = LCFF_X29_Y39_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.189 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.119 ns) + CELL(0.378 ns) 2.576 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X29_Y39_N11 1159 " "Info: 4: + IC(0.119 ns) + CELL(0.378 ns) = 2.576 ns; Loc. = LCFF_X29_Y39_N11; Fanout = 1159; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.497 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.818 ns ( 31.75 % ) " "Info: Total cell delay = 0.818 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.758 ns ( 68.25 % ) " "Info: Total interconnect delay = 1.758 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.890ns 0.749ns 0.119ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.890ns 0.749ns 0.119ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns - " "Info: - Micro clock to output delay of source is 0.062 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.890ns 0.749ns 0.119ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.391 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.391 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.332ns 0.059ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.576 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.890ns 0.749ns 0.119ns } { 0.000ns 0.000ns 0.440ns 0.378ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vme_interface:inst2\|valid_addr address\[27\] _as 4.984 ns register " "Info: tsu for register \"vme_interface:inst2\|valid_addr\" (data pin = \"address\[27\]\", clock pin = \"_as\") is 4.984 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.371 ns + Longest pin register " "Info: + Longest pin to register delay is 7.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 0.478 ns address\[27\] 1 PIN PIN_AH22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.478 ns) = 0.478 ns; Loc. = PIN_AH22; Fanout = 1; PIN Node = 'address\[27\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[27] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 560 728 -856 "address\[31..2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.577 ns) + CELL(0.077 ns) 5.132 ns vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X56_Y65_N26 1 " "Info: 2: + IC(4.577 ns) + CELL(0.077 ns) = 5.132 ns; Loc. = LCCOMB_X56_Y65_N26; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.654 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.170 ns) 5.457 ns vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X56_Y65_N0 1 " "Info: 3: + IC(0.155 ns) + CELL(0.170 ns) = 5.457 ns; Loc. = LCCOMB_X56_Y65_N0; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.325 ns" { vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.194 ns) 7.371 ns vme_interface:inst2\|valid_addr 4 REG LCFF_X29_Y40_N23 2 " "Info: 4: + IC(1.720 ns) + CELL(0.194 ns) = 7.371 ns; Loc. = LCFF_X29_Y40_N23; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.914 ns" { vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.919 ns ( 12.47 % ) " "Info: Total cell delay = 0.919 ns ( 12.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.452 ns ( 87.53 % ) " "Info: Total interconnect delay = 6.452 ns ( 87.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.371 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.371 ns" { address[27] {} address[27]~combout {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 4.577ns 0.155ns 1.720ns } { 0.000ns 0.478ns 0.077ns 0.170ns 0.194ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.047 ns + " "Info: + Micro setup delay of destination is 0.047 ns" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 2.434 ns - Shortest register " "Info: - Shortest clock path from clock \"_as\" to destination register is 2.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.518 ns) 0.518 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.518 ns) = 0.518 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.378 ns) 2.434 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X29_Y40_N23 2 " "Info: 2: + IC(1.538 ns) + CELL(0.378 ns) = 2.434 ns; Loc. = LCFF_X29_Y40_N23; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.916 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.896 ns ( 36.81 % ) " "Info: Total cell delay = 0.896 ns ( 36.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.538 ns ( 63.19 % ) " "Info: Total interconnect delay = 1.538 ns ( 63.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.434 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.434 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 1.538ns } { 0.000ns 0.518ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.371 ns" { address[27] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.371 ns" { address[27] {} address[27]~combout {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 4.577ns 0.155ns 1.720ns } { 0.000ns 0.478ns 0.077ns 0.170ns 0.194ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.434 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.434 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 1.538ns } { 0.000ns 0.518ns 0.378ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_as vme_data\[4\] tdc_vme:inst57\|m_ctrlreg21\[4\] 15.781 ns register " "Info: tco from clock \"_as\" to destination pin \"vme_data\[4\]\" through register \"tdc_vme:inst57\|m_ctrlreg21\[4\]\" is 15.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as source 9.047 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to source register is 9.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.518 ns) 0.518 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.518 ns) = 0.518 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.440 ns) 2.496 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X29_Y40_N23 2 " "Info: 2: + IC(1.538 ns) + CELL(0.440 ns) = 2.496 ns; Loc. = LCFF_X29_Y40_N23; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.978 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.140 ns) 2.636 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X29_Y40_N22 25 " "Info: 3: + IC(0.000 ns) + CELL(0.140 ns) = 2.636 ns; Loc. = LCCOMB_X29_Y40_N22; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X29_Y40_N22 " "Info: Loc. = LCCOMB_X29_Y40_N22; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.140 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.440 ns) 3.515 ns vme_interface:inst2\|vme_addr\[8\] 4 REG LCFF_X28_Y39_N29 927 " "Info: 4: + IC(0.439 ns) + CELL(0.440 ns) = 3.515 ns; Loc. = LCFF_X28_Y39_N29; Fanout = 927; REG Node = 'vme_interface:inst2\|vme_addr\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.879 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.018 ns) 3.956 ns tdc_vme:inst57\|vme_reset~3 5 COMB LCCOMB_X29_Y38_N22 3 " "Info: 5: + IC(0.423 ns) + CELL(0.018 ns) = 3.956 ns; Loc. = LCCOMB_X29_Y38_N22; Fanout = 3; COMB Node = 'tdc_vme:inst57\|vme_reset~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.441 ns" { vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.161 ns) 4.452 ns tdc_vme:inst57\|vme_testdatamodewrite~1 6 COMB LCCOMB_X25_Y38_N24 5 " "Info: 6: + IC(0.335 ns) + CELL(0.161 ns) = 4.452 ns; Loc. = LCCOMB_X25_Y38_N24; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.496 ns" { tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.152 ns) + CELL(0.094 ns) 4.698 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y38_N22 1 " "Info: 7: + IC(0.152 ns) + CELL(0.094 ns) = 4.698 ns; Loc. = LCCOMB_X25_Y38_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.246 ns" { tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.186 ns) + CELL(0.440 ns) 5.324 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X24_Y38_N5 7 " "Info: 8: + IC(0.186 ns) + CELL(0.440 ns) = 5.324 ns; Loc. = LCFF_X24_Y38_N5; Fanout = 7; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.626 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.110 ns) 5.858 ns tdc_vme:inst57\|m_ctrlwrite69~1 9 COMB LCCOMB_X28_Y39_N4 34 " "Info: 9: + IC(0.424 ns) + CELL(0.110 ns) = 5.858 ns; Loc. = LCCOMB_X28_Y39_N4; Fanout = 34; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite69~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.534 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.018 ns) 6.031 ns tdc_vme:inst57\|m_ctrlwrite21 10 COMB LCCOMB_X28_Y39_N20 1 " "Info: 10: + IC(0.155 ns) + CELL(0.018 ns) = 6.031 ns; Loc. = LCCOMB_X28_Y39_N20; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.173 ns" { tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite21 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.000 ns) 7.920 ns tdc_vme:inst57\|m_ctrlwrite21~clkctrl 11 COMB CLKCTRL_G10 32 " "Info: 11: + IC(1.889 ns) + CELL(0.000 ns) = 7.920 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite21~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.889 ns" { tdc_vme:inst57|m_ctrlwrite21 tdc_vme:inst57|m_ctrlwrite21~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.378 ns) 9.047 ns tdc_vme:inst57\|m_ctrlreg21\[4\] 12 REG LCFF_X21_Y27_N9 2 " "Info: 12: + IC(0.749 ns) + CELL(0.378 ns) = 9.047 ns; Loc. = LCFF_X21_Y27_N9; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg21\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { tdc_vme:inst57|m_ctrlwrite21~clkctrl tdc_vme:inst57|m_ctrlreg21[4] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 233 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.757 ns ( 30.47 % ) " "Info: Total cell delay = 2.757 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.290 ns ( 69.53 % ) " "Info: Total interconnect delay = 6.290 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.047 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite21 tdc_vme:inst57|m_ctrlwrite21~clkctrl tdc_vme:inst57|m_ctrlreg21[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.047 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite21 {} tdc_vme:inst57|m_ctrlwrite21~clkctrl {} tdc_vme:inst57|m_ctrlreg21[4] {} } { 0.000ns 0.000ns 1.538ns 0.000ns 0.439ns 0.423ns 0.335ns 0.152ns 0.186ns 0.424ns 0.155ns 1.889ns 0.749ns } { 0.000ns 0.518ns 0.440ns 0.140ns 0.440ns 0.018ns 0.161ns 0.094ns 0.440ns 0.110ns 0.018ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.062 ns + " "Info: + Micro clock to output delay of source is 0.062 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 233 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.672 ns + Longest register pin " "Info: + Longest register to pin delay is 6.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg21\[4\] 1 REG LCFF_X21_Y27_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y27_N9; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg21\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg21[4] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 233 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.077 ns) 0.747 ns tdc_vme:inst57\|dataout\[4\]~1626 2 COMB LCCOMB_X20_Y34_N16 1 " "Info: 2: + IC(0.670 ns) + CELL(0.077 ns) = 0.747 ns; Loc. = LCCOMB_X20_Y34_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1626'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.747 ns" { tdc_vme:inst57|m_ctrlreg21[4] tdc_vme:inst57|dataout[4]~1626 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.167 ns) 1.314 ns tdc_vme:inst57\|dataout\[4\]~1629 3 COMB LCCOMB_X19_Y38_N24 1 " "Info: 3: + IC(0.400 ns) + CELL(0.167 ns) = 1.314 ns; Loc. = LCCOMB_X19_Y38_N24; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1629'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.567 ns" { tdc_vme:inst57|dataout[4]~1626 tdc_vme:inst57|dataout[4]~1629 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.126 ns) 2.000 ns tdc_vme:inst57\|dataout\[4\]~1636 4 COMB LCCOMB_X19_Y31_N16 1 " "Info: 4: + IC(0.560 ns) + CELL(0.126 ns) = 2.000 ns; Loc. = LCCOMB_X19_Y31_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1636'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.686 ns" { tdc_vme:inst57|dataout[4]~1629 tdc_vme:inst57|dataout[4]~1636 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.018 ns) 2.820 ns tdc_vme:inst57\|dataout\[4\]~1637 5 COMB LCCOMB_X24_Y22_N22 1 " "Info: 5: + IC(0.802 ns) + CELL(0.018 ns) = 2.820 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1637'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.820 ns" { tdc_vme:inst57|dataout[4]~1636 tdc_vme:inst57|dataout[4]~1637 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.167 ns) 4.082 ns tdc_vme:inst57\|dataout\[4\]~1645 6 COMB LCCOMB_X29_Y44_N26 1 " "Info: 6: + IC(1.095 ns) + CELL(0.167 ns) = 4.082 ns; Loc. = LCCOMB_X29_Y44_N26; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[4\]~1645'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.262 ns" { tdc_vme:inst57|dataout[4]~1637 tdc_vme:inst57|dataout[4]~1645 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(1.055 ns) 6.672 ns vme_data\[4\] 7 PIN PIN_K18 0 " "Info: 7: + IC(1.535 ns) + CELL(1.055 ns) = 6.672 ns; Loc. = PIN_K18; Fanout = 0; PIN Node = 'vme_data\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.590 ns" { tdc_vme:inst57|dataout[4]~1645 vme_data[4] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 24.13 % ) " "Info: Total cell delay = 1.610 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.062 ns ( 75.87 % ) " "Info: Total interconnect delay = 5.062 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.672 ns" { tdc_vme:inst57|m_ctrlreg21[4] tdc_vme:inst57|dataout[4]~1626 tdc_vme:inst57|dataout[4]~1629 tdc_vme:inst57|dataout[4]~1636 tdc_vme:inst57|dataout[4]~1637 tdc_vme:inst57|dataout[4]~1645 vme_data[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.672 ns" { tdc_vme:inst57|m_ctrlreg21[4] {} tdc_vme:inst57|dataout[4]~1626 {} tdc_vme:inst57|dataout[4]~1629 {} tdc_vme:inst57|dataout[4]~1636 {} tdc_vme:inst57|dataout[4]~1637 {} tdc_vme:inst57|dataout[4]~1645 {} vme_data[4] {} } { 0.000ns 0.670ns 0.400ns 0.560ns 0.802ns 1.095ns 1.535ns } { 0.000ns 0.077ns 0.167ns 0.126ns 0.018ns 0.167ns 1.055ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.047 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite21 tdc_vme:inst57|m_ctrlwrite21~clkctrl tdc_vme:inst57|m_ctrlreg21[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.047 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite21 {} tdc_vme:inst57|m_ctrlwrite21~clkctrl {} tdc_vme:inst57|m_ctrlreg21[4] {} } { 0.000ns 0.000ns 1.538ns 0.000ns 0.439ns 0.423ns 0.335ns 0.152ns 0.186ns 0.424ns 0.155ns 1.889ns 0.749ns } { 0.000ns 0.518ns 0.440ns 0.140ns 0.440ns 0.018ns 0.161ns 0.094ns 0.440ns 0.110ns 0.018ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.672 ns" { tdc_vme:inst57|m_ctrlreg21[4] tdc_vme:inst57|dataout[4]~1626 tdc_vme:inst57|dataout[4]~1629 tdc_vme:inst57|dataout[4]~1636 tdc_vme:inst57|dataout[4]~1637 tdc_vme:inst57|dataout[4]~1645 vme_data[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.672 ns" { tdc_vme:inst57|m_ctrlreg21[4] {} tdc_vme:inst57|dataout[4]~1626 {} tdc_vme:inst57|dataout[4]~1629 {} tdc_vme:inst57|dataout[4]~1636 {} tdc_vme:inst57|dataout[4]~1637 {} tdc_vme:inst57|dataout[4]~1645 {} vme_data[4] {} } { 0.000ns 0.670ns 0.400ns 0.560ns 0.802ns 1.095ns 1.535ns } { 0.000ns 0.077ns 0.167ns 0.126ns 0.018ns 0.167ns 1.055ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_ds\[1\] transceivers_OE 7.314 ns Longest " "Info: Longest tpd from source pin \"_ds\[1\]\" to destination pin \"transceivers_OE\" is 7.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.508 ns) 0.508 ns _ds\[1\] 1 CLK PIN_B28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.508 ns) = 0.508 ns; Loc. = PIN_B28; Fanout = 4; CLK Node = '_ds\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[1] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.589 ns) 4.097 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X29_Y40_N8 7 " "Info: 2: + IC(0.000 ns) + CELL(3.589 ns) = 4.097 ns; Loc. = LCCOMB_X29_Y40_N8; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X29_Y40_N22 " "Info: Loc. = LCCOMB_X29_Y40_N22; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X29_Y40_N8 " "Info: Loc. = LCCOMB_X29_Y40_N8; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.589 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(1.065 ns) 7.314 ns transceivers_OE 3 PIN PIN_AG23 0 " "Info: 3: + IC(2.152 ns) + CELL(1.065 ns) = 7.314 ns; Loc. = PIN_AG23; Fanout = 0; PIN Node = 'transceivers_OE'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.217 ns" { vme_interface:inst2|_vme_data_str~2 transceivers_OE } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -904 1152 1328 -888 "transceivers_OE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.162 ns ( 70.58 % ) " "Info: Total cell delay = 5.162 ns ( 70.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.152 ns ( 29.42 % ) " "Info: Total interconnect delay = 2.152 ns ( 29.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.314 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 transceivers_OE } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.314 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} transceivers_OE {} } { 0.000ns 0.000ns 0.000ns 2.152ns } { 0.000ns 0.508ns 3.589ns 1.065ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tdc_vme:inst57\|m_ctrlreg20\[31\] vme_data\[31\] _as 5.985 ns register " "Info: th for register \"tdc_vme:inst57\|m_ctrlreg20\[31\]\" (data pin = \"vme_data\[31\]\", clock pin = \"_as\") is 5.985 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 9.140 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to destination register is 9.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.518 ns) 0.518 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.518 ns) = 0.518 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.440 ns) 2.496 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X29_Y40_N23 2 " "Info: 2: + IC(1.538 ns) + CELL(0.440 ns) = 2.496 ns; Loc. = LCFF_X29_Y40_N23; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.978 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.140 ns) 2.636 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X29_Y40_N22 25 " "Info: 3: + IC(0.000 ns) + CELL(0.140 ns) = 2.636 ns; Loc. = LCCOMB_X29_Y40_N22; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X29_Y40_N22 " "Info: Loc. = LCCOMB_X29_Y40_N22; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.140 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.440 ns) 3.515 ns vme_interface:inst2\|vme_addr\[8\] 4 REG LCFF_X28_Y39_N29 927 " "Info: 4: + IC(0.439 ns) + CELL(0.440 ns) = 3.515 ns; Loc. = LCFF_X28_Y39_N29; Fanout = 927; REG Node = 'vme_interface:inst2\|vme_addr\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.879 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.018 ns) 3.956 ns tdc_vme:inst57\|vme_reset~3 5 COMB LCCOMB_X29_Y38_N22 3 " "Info: 5: + IC(0.423 ns) + CELL(0.018 ns) = 3.956 ns; Loc. = LCCOMB_X29_Y38_N22; Fanout = 3; COMB Node = 'tdc_vme:inst57\|vme_reset~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.441 ns" { vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.161 ns) 4.452 ns tdc_vme:inst57\|vme_testdatamodewrite~1 6 COMB LCCOMB_X25_Y38_N24 5 " "Info: 6: + IC(0.335 ns) + CELL(0.161 ns) = 4.452 ns; Loc. = LCCOMB_X25_Y38_N24; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.496 ns" { tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.152 ns) + CELL(0.094 ns) 4.698 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y38_N22 1 " "Info: 7: + IC(0.152 ns) + CELL(0.094 ns) = 4.698 ns; Loc. = LCCOMB_X25_Y38_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.246 ns" { tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.186 ns) + CELL(0.440 ns) 5.324 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X24_Y38_N5 7 " "Info: 8: + IC(0.186 ns) + CELL(0.440 ns) = 5.324 ns; Loc. = LCFF_X24_Y38_N5; Fanout = 7; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.626 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.110 ns) 5.858 ns tdc_vme:inst57\|m_ctrlwrite69~1 9 COMB LCCOMB_X28_Y39_N4 34 " "Info: 9: + IC(0.424 ns) + CELL(0.110 ns) = 5.858 ns; Loc. = LCCOMB_X28_Y39_N4; Fanout = 34; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite69~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.534 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.158 ns) 6.195 ns tdc_vme:inst57\|m_ctrlwrite20 10 COMB LCCOMB_X28_Y39_N18 1 " "Info: 10: + IC(0.179 ns) + CELL(0.158 ns) = 6.195 ns; Loc. = LCCOMB_X28_Y39_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.337 ns" { tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 7.998 ns tdc_vme:inst57\|m_ctrlwrite20~clkctrl 11 COMB CLKCTRL_G12 32 " "Info: 11: + IC(1.803 ns) + CELL(0.000 ns) = 7.998 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.803 ns" { tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.378 ns) 9.140 ns tdc_vme:inst57\|m_ctrlreg20\[31\] 12 REG LCFF_X39_Y14_N17 2 " "Info: 12: + IC(0.764 ns) + CELL(0.378 ns) = 9.140 ns; Loc. = LCFF_X39_Y14_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[31\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.142 ns" { tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.897 ns ( 31.70 % ) " "Info: Total cell delay = 2.897 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.243 ns ( 68.30 % ) " "Info: Total interconnect delay = 6.243 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.140 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.140 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[31] {} } { 0.000ns 0.000ns 1.538ns 0.000ns 0.439ns 0.423ns 0.335ns 0.152ns 0.186ns 0.424ns 0.179ns 1.803ns 0.764ns } { 0.000ns 0.518ns 0.440ns 0.140ns 0.440ns 0.018ns 0.161ns 0.094ns 0.440ns 0.110ns 0.158ns 0.000ns 0.378ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.075 ns + " "Info: + Micro hold delay of destination is 0.075 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.230 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_data\[31\] 1 PIN PIN_AD18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AD18; Fanout = 1; PIN Node = 'vme_data\[31\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[31] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns vme_data~0 2 COMB IOC_X34_Y0_N1 58 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = IOC_X34_Y0_N1; Fanout = 58; COMB Node = 'vme_data~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { vme_data[31] vme_data~0 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.657 ns) + CELL(0.018 ns) 3.133 ns tdc_vme:inst57\|m_ctrlreg20\[31\]~feeder 3 COMB LCCOMB_X39_Y14_N16 1 " "Info: 3: + IC(2.657 ns) + CELL(0.018 ns) = 3.133 ns; Loc. = LCCOMB_X39_Y14_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlreg20\[31\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.675 ns" { vme_data~0 tdc_vme:inst57|m_ctrlreg20[31]~feeder } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 3.230 ns tdc_vme:inst57\|m_ctrlreg20\[31\] 4 REG LCFF_X39_Y14_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 3.230 ns; Loc. = LCFF_X39_Y14_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[31\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { tdc_vme:inst57|m_ctrlreg20[31]~feeder tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.573 ns ( 17.74 % ) " "Info: Total cell delay = 0.573 ns ( 17.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.657 ns ( 82.26 % ) " "Info: Total interconnect delay = 2.657 ns ( 82.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.230 ns" { vme_data[31] vme_data~0 tdc_vme:inst57|m_ctrlreg20[31]~feeder tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.230 ns" { vme_data[31] {} vme_data~0 {} tdc_vme:inst57|m_ctrlreg20[31]~feeder {} tdc_vme:inst57|m_ctrlreg20[31] {} } { 0.000ns 0.000ns 2.657ns 0.000ns } { 0.000ns 0.458ns 0.018ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.140 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.140 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[31] {} } { 0.000ns 0.000ns 1.538ns 0.000ns 0.439ns 0.423ns 0.335ns 0.152ns 0.186ns 0.424ns 0.179ns 1.803ns 0.764ns } { 0.000ns 0.518ns 0.440ns 0.140ns 0.440ns 0.018ns 0.161ns 0.094ns 0.440ns 0.110ns 0.158ns 0.000ns 0.378ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.230 ns" { vme_data[31] vme_data~0 tdc_vme:inst57|m_ctrlreg20[31]~feeder tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.230 ns" { vme_data[31] {} vme_data~0 {} tdc_vme:inst57|m_ctrlreg20[31]~feeder {} tdc_vme:inst57|m_ctrlreg20[31] {} } { 0.000ns 0.000ns 2.657ns 0.000ns } { 0.000ns 0.458ns 0.018ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "master_clock0 0_XCLK altpll00:inst233\|altpll:altpll_component\|_clk2 -3.340 ns clock " "Info: Minimum tco from clock \"master_clock0\" to destination pin \"0_XCLK\" through clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -3.340 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk2 -5.390 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -5.390 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 -496 -328 -776 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.050 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 2.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk2 1 CLK PLL_6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 4; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0_XCLK~clkctrl_e 2 COMB CLKCTRL_X48_Y0_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X48_Y0_N9; Fanout = 1; COMB Node = '0_XCLK~clkctrl_e'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -620 160 336 -604 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(1.111 ns) 2.050 ns 0_XCLK 3 PIN PIN_AJ15 0 " "Info: 3: + IC(0.939 ns) + CELL(1.111 ns) = 2.050 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = '0_XCLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -620 160 336 -604 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.111 ns ( 54.20 % ) " "Info: Total cell delay = 1.111 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.939 ns ( 45.80 % ) " "Info: Total interconnect delay = 0.939 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.000ns 1.111ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.050 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 0.939ns } { 0.000ns 0.000ns 1.111ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.095 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.095 ns) 1.095 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.095 ns) = 1.095 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 100.00 % ) " "Info: Total cell delay = 1.095 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.095 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 1.095ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_FAST" "" "Info: All timing requirements were met for fast timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for fast timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_vme_data_str~2 " "Warning: Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "vme_interface:inst2\|_modsel~2 " "Warning: Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "0_RX_CLK " "Info: Assuming node \"0_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "0_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "1_RX_CLK " "Info: Assuming node \"1_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "1_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "3_RX_CLK " "Info: Assuming node \"3_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "3_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_as " "Info: Assuming node \"_as\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_as" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_iack " "Info: Assuming node \"_iack\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -776 560 728 -760 "_iack" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_iack" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[0\] " "Info: Assuming node \"_ds\[0\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "_ds\[1\] " "Info: Assuming node \"_ds\[1\]\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "_ds\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "2_RX_CLK " "Info: Assuming node \"2_RX_CLK\" is an undefined clock" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "2_RX_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "131 " "Warning: Found 131 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del5 " "Info: Detected ripple clock \"tapdel10:inst13\|del5\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 22 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_haltmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_haltmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_vmel2amodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_vmel2amodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite23 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite23\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 404 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite28 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite28\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 409 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite20 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite20\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite26 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite26\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 407 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite24 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite24\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 405 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite21 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite21\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 402 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite25 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite25\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 406 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~4 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite27 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite27\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 408 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite44 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite44\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 425 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite29 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite29\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 410 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite43 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite43\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 424 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite51 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite51\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 432 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite41 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite41\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 422 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite40 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite40\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 421 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite48 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite48\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 429 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite49 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite49\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 430 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite30 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite30\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 411 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 417 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite39 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite39\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 420 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite59 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite59\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 440 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite62 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite62\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 443 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite60 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite60\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 441 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite61 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite61\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 442 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite56 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite56\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 437 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite55 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite55\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 436 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite54 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite54\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 435 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite38 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite38\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 419 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite31 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite31\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 412 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 416 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite57 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite57\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 438 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite42 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite42\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 423 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite58 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite58\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 439 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite50 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite50\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 431 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite22 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite22\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 403 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite33~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite33~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 414 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite6 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite6\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 396 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite66 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite66\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 447 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite45 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite45\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 426 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite8 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite8\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 398 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 391 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite7 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite7\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 397 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 392 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~2 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite46~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite46~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 427 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite46~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite67~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite67~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 448 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite67~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~3 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~3\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~64 " "Info: Detected gated clock \"tdc_vme:inst57\|_~64\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite32 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite32\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 413 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite52~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite52~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 433 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite52~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite65~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite65~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 446 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite65~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite5~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite5~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 395 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite68~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite68~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 449 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite68~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite3~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite3~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 393 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_ctrlwrite4 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_ctrlwrite4\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 394 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_ctrlwrite4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~1 " "Info: Detected gated clock \"tdc_vme:inst57\|_~1\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~2 " "Info: Detected gated clock \"tdc_vme:inst57\|_~2\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite34~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite34~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 415 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite34~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite35~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite35~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 416 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite35~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~6 " "Info: Detected gated clock \"tdc_vme:inst57\|_~6\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite36~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite36~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 417 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite36~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite37~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite37~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 418 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testdatamodewrite~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testdatamodewrite~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~2 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~2\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite63~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite63~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite63~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~65 " "Info: Detected gated clock \"tdc_vme:inst57\|_~65\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite47~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite47~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 428 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|valid_addr " "Info: Detected ripple clock \"vme_interface:inst2\|valid_addr\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|valid_addr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[22\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[22\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[23\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[23\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[24\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[24\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[25\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[25\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[18\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[18\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[16\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[16\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[14\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[14\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[19\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[19\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[17\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[17\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[15\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[15\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[11\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[11\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[13\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[13\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[20\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[20\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[9\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[9\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[12\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[12\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[21\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[21\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_testmodewrite " "Info: Detected gated clock \"tdc_vme:inst57\|vme_testmodewrite\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tapdel10:inst13\|del1 " "Info: Detected ripple clock \"tapdel10:inst13\|del1\" as buffer" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite53 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite53\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "vme_interface:inst2\|_modsel~2 " "Info: Detected gated clock \"vme_interface:inst2\|_modsel~2\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~0 " "Info: Detected gated clock \"tdc_vme:inst57\|_~0\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~0 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[26\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[26\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[10\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[10\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|vme_reset~1 " "Info: Detected gated clock \"tdc_vme:inst57\|vme_reset~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_reset~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tdc_vme:inst57\|testmodereg " "Info: Detected ripple clock \"tdc_vme:inst57\|testmodereg\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|testmodereg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|del80 " "Info: Detected ripple clock \"vme_interface:inst2\|del80\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vme_interface:inst2\|vme_addr\[8\] " "Info: Detected ripple clock \"vme_interface:inst2\|vme_addr\[8\]\" as buffer" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|_~10 " "Info: Detected gated clock \"tdc_vme:inst57\|_~10\" as buffer" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite69~1\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64~0 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64~0\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "tdc_vme:inst57\|m_ctrlwrite64 " "Info: Detected gated clock \"tdc_vme:inst57\|m_ctrlwrite64\" as buffer" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register lv1a_pipeline:inst116\|clus_err -1.952 ns " "Info: Slack time is -1.952 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lv1a_pipeline:inst116\|clus_err\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "100.48 MHz 9.952 ns " "Info: Fmax is 100.48 MHz (period= 9.952 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.812 ns + Largest register register " "Info: + Largest register to register requirement is 7.812 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.186 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.618 ns) 3.186 ns lv1a_pipeline:inst116\|clus_err 3 REG LCFF_X46_Y9_N17 2 " "Info: 3: + IC(1.265 ns) + CELL(0.618 ns) = 3.186 ns; Loc. = LCFF_X46_Y9_N17; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.883 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.40 % ) " "Info: Total cell delay = 0.618 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.568 ns ( 80.60 % ) " "Info: Total interconnect delay = 2.568 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.265ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 3.190 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.618 ns) 3.190 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X20_Y10_N19 5198 " "Info: 3: + IC(1.269 ns) + CELL(0.618 ns) = 3.190 ns; Loc. = LCFF_X20_Y10_N19; Fanout = 5198; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.887 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.37 % ) " "Info: Total cell delay = 0.618 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 80.63 % ) " "Info: Total interconnect delay = 2.572 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.190 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.190 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.269ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.265ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.190 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.190 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.269ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.265ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.190 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.190 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.269ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.764 ns - Longest register register " "Info: - Longest register to register delay is 9.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X20_Y10_N19 5198 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N19; Fanout = 5198; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.154 ns) 1.647 ns lv1a_pipeline:inst116\|Mux3~27 2 COMB LCCOMB_X14_Y3_N2 2 " "Info: 2: + IC(1.493 ns) + CELL(0.154 ns) = 1.647 ns; Loc. = LCCOMB_X14_Y3_N2; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux3~27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.647 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|Mux3~27 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 2.169 ns lv1a_pipeline:inst116\|Mux4~21 3 COMB LCCOMB_X14_Y3_N12 1 " "Info: 3: + IC(0.250 ns) + CELL(0.272 ns) = 2.169 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux4~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { lv1a_pipeline:inst116|Mux3~27 lv1a_pipeline:inst116|Mux4~21 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.154 ns) 3.576 ns lv1a_pipeline:inst116\|Mux4~32 4 COMB LCCOMB_X30_Y7_N10 2 " "Info: 4: + IC(1.253 ns) + CELL(0.154 ns) = 3.576 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux4~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.407 ns" { lv1a_pipeline:inst116|Mux4~21 lv1a_pipeline:inst116|Mux4~32 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.053 ns) 4.774 ns lv1a_pipeline:inst116\|Mux4~63 5 COMB LCCOMB_X47_Y7_N8 66 " "Info: 5: + IC(1.145 ns) + CELL(0.053 ns) = 4.774 ns; Loc. = LCCOMB_X47_Y7_N8; Fanout = 66; COMB Node = 'lv1a_pipeline:inst116\|Mux4~63'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.198 ns" { lv1a_pipeline:inst116|Mux4~32 lv1a_pipeline:inst116|Mux4~63 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.272 ns) 6.456 ns lv1a_pipeline:inst116\|Mux6~161 6 COMB LCCOMB_X55_Y2_N16 2 " "Info: 6: + IC(1.410 ns) + CELL(0.272 ns) = 6.456 ns; Loc. = LCCOMB_X55_Y2_N16; Fanout = 2; COMB Node = 'lv1a_pipeline:inst116\|Mux6~161'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.682 ns" { lv1a_pipeline:inst116|Mux4~63 lv1a_pipeline:inst116|Mux6~161 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 6.725 ns lv1a_pipeline:inst116\|Mux6~162_RESYN234_BDD235 7 COMB LCCOMB_X55_Y2_N8 1 " "Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 6.725 ns; Loc. = LCCOMB_X55_Y2_N8; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~162_RESYN234_BDD235'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.269 ns" { lv1a_pipeline:inst116|Mux6~161 lv1a_pipeline:inst116|Mux6~162_RESYN234_BDD235 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.154 ns) 7.093 ns lv1a_pipeline:inst116\|Mux6~162 8 COMB LCCOMB_X55_Y2_N18 1 " "Info: 8: + IC(0.214 ns) + CELL(0.154 ns) = 7.093 ns; Loc. = LCCOMB_X55_Y2_N18; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~162'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.368 ns" { lv1a_pipeline:inst116|Mux6~162_RESYN234_BDD235 lv1a_pipeline:inst116|Mux6~162 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.053 ns) 8.182 ns lv1a_pipeline:inst116\|Mux6~168 9 COMB LCCOMB_X46_Y6_N26 1 " "Info: 9: + IC(1.036 ns) + CELL(0.053 ns) = 8.182 ns; Loc. = LCCOMB_X46_Y6_N26; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~168'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.089 ns" { lv1a_pipeline:inst116|Mux6~162 lv1a_pipeline:inst116|Mux6~168 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 8.445 ns lv1a_pipeline:inst116\|Mux6~169 10 COMB LCCOMB_X46_Y6_N6 1 " "Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 8.445 ns; Loc. = LCCOMB_X46_Y6_N6; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~169'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { lv1a_pipeline:inst116|Mux6~168 lv1a_pipeline:inst116|Mux6~169 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.272 ns) 9.358 ns lv1a_pipeline:inst116\|Mux6~340 11 COMB LCCOMB_X46_Y9_N14 1 " "Info: 11: + IC(0.641 ns) + CELL(0.272 ns) = 9.358 ns; Loc. = LCCOMB_X46_Y9_N14; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|Mux6~340'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.913 ns" { lv1a_pipeline:inst116|Mux6~169 lv1a_pipeline:inst116|Mux6~340 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 366 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 9.609 ns lv1a_pipeline:inst116\|clus_err~0 12 COMB LCCOMB_X46_Y9_N16 1 " "Info: 12: + IC(0.198 ns) + CELL(0.053 ns) = 9.609 ns; Loc. = LCCOMB_X46_Y9_N16; Fanout = 1; COMB Node = 'lv1a_pipeline:inst116\|clus_err~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.251 ns" { lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.764 ns lv1a_pipeline:inst116\|clus_err 13 REG LCFF_X46_Y9_N17 2 " "Info: 13: + IC(0.000 ns) + CELL(0.155 ns) = 9.764 ns; Loc. = LCFF_X46_Y9_N17; Fanout = 2; REG Node = 'lv1a_pipeline:inst116\|clus_err'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.698 ns ( 17.39 % ) " "Info: Total cell delay = 1.698 ns ( 17.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.066 ns ( 82.61 % ) " "Info: Total interconnect delay = 8.066 ns ( 82.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.764 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|Mux3~27 lv1a_pipeline:inst116|Mux4~21 lv1a_pipeline:inst116|Mux4~32 lv1a_pipeline:inst116|Mux4~63 lv1a_pipeline:inst116|Mux6~161 lv1a_pipeline:inst116|Mux6~162_RESYN234_BDD235 lv1a_pipeline:inst116|Mux6~162 lv1a_pipeline:inst116|Mux6~168 lv1a_pipeline:inst116|Mux6~169 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.764 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|Mux3~27 {} lv1a_pipeline:inst116|Mux4~21 {} lv1a_pipeline:inst116|Mux4~32 {} lv1a_pipeline:inst116|Mux4~63 {} lv1a_pipeline:inst116|Mux6~161 {} lv1a_pipeline:inst116|Mux6~162_RESYN234_BDD235 {} lv1a_pipeline:inst116|Mux6~162 {} lv1a_pipeline:inst116|Mux6~168 {} lv1a_pipeline:inst116|Mux6~169 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.493ns 0.250ns 1.253ns 1.145ns 1.410ns 0.216ns 0.214ns 1.036ns 0.210ns 0.641ns 0.198ns 0.000ns } { 0.000ns 0.154ns 0.272ns 0.154ns 0.053ns 0.272ns 0.053ns 0.154ns 0.053ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.186 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.303ns 1.265ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.190 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.190 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.269ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "9.764 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] lv1a_pipeline:inst116|Mux3~27 lv1a_pipeline:inst116|Mux4~21 lv1a_pipeline:inst116|Mux4~32 lv1a_pipeline:inst116|Mux4~63 lv1a_pipeline:inst116|Mux6~161 lv1a_pipeline:inst116|Mux6~162_RESYN234_BDD235 lv1a_pipeline:inst116|Mux6~162 lv1a_pipeline:inst116|Mux6~168 lv1a_pipeline:inst116|Mux6~169 lv1a_pipeline:inst116|Mux6~340 lv1a_pipeline:inst116|clus_err~0 lv1a_pipeline:inst116|clus_err } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "9.764 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} lv1a_pipeline:inst116|Mux3~27 {} lv1a_pipeline:inst116|Mux4~21 {} lv1a_pipeline:inst116|Mux4~32 {} lv1a_pipeline:inst116|Mux4~63 {} lv1a_pipeline:inst116|Mux6~161 {} lv1a_pipeline:inst116|Mux6~162_RESYN234_BDD235 {} lv1a_pipeline:inst116|Mux6~162 {} lv1a_pipeline:inst116|Mux6~168 {} lv1a_pipeline:inst116|Mux6~169 {} lv1a_pipeline:inst116|Mux6~340 {} lv1a_pipeline:inst116|clus_err~0 {} lv1a_pipeline:inst116|clus_err {} } { 0.000ns 1.493ns 0.250ns 1.253ns 1.145ns 1.410ns 0.216ns 0.214ns 1.036ns 0.210ns 0.641ns 0.198ns 0.000ns } { 0.000ns 0.154ns 0.272ns 0.154ns 0.053ns 0.272ns 0.053ns 0.154ns 0.053ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Slow Model Clock Setup: 'altpll00:inst233\|altpll:altpll_component\|_clk0' 117607 " "Warning: Can't achieve timing requirement Slow Model Clock Setup: 'altpll00:inst233\|altpll:altpll_component\|_clk0' along 117607 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll00:inst233\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 register line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] register line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\] 4.453 ns " "Info: Slack time is 4.453 ns for clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" between source register \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "281.93 MHz 3.547 ns " "Info: Fmax is 281.93 MHz (period= 3.547 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.795 ns + Largest register register " "Info: + Largest register to register requirement is 7.795 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk5 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.021 ns + Largest " "Info: + Largest clock skew is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 destination 0.113 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" to destination register is 0.113 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5  -3.056 ns + Early " "Info: + Early clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk5 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_G4 45 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G4; Fanout = 45; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.618 ns) 0.113 ns line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X88_Y30_N31 1 " "Info: 3: + IC(1.248 ns) + CELL(0.618 ns) = 0.113 ns; Loc. = LCFF_X88_Y30_N31; Fanout = 1; REG Node = 'line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.866 ns" { altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.50 % ) " "Info: Total cell delay = 0.618 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.551 ns ( 80.50 % ) " "Info: Total interconnect delay = 2.551 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.113 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.248ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 0.134 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 0.134 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0  -3.056 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is -3.056 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.056 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.056 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.056 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) -1.753 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = -1.753 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.618 ns) 0.134 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X20_Y10_N19 5198 " "Info: 3: + IC(1.269 ns) + CELL(0.618 ns) = 0.134 ns; Loc. = LCFF_X20_Y10_N19; Fanout = 5198; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.887 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.37 % ) " "Info: Total cell delay = 0.618 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 80.63 % ) " "Info: Total interconnect delay = 2.572 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.134 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.134 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.269ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.113 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.248ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.134 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.134 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.269ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.113 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.248ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.134 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.134 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.269ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.342 ns - Longest register register " "Info: - Longest register to register delay is 3.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X20_Y10_N19 5198 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N19; Fanout = 5198; REG Node = 'line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.033 ns) + CELL(0.309 ns) 3.342 ns line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X88_Y30_N31 1 " "Info: 2: + IC(3.033 ns) + CELL(0.309 ns) = 3.342 ns; Loc. = LCFF_X88_Y30_N31; Fanout = 1; REG Node = 'line_dff:inst502\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.342 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 9.25 % ) " "Info: Total cell delay = 0.309 ns ( 9.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.033 ns ( 90.75 % ) " "Info: Total interconnect delay = 3.033 ns ( 90.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.342 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.342 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 3.033ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.113 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.248ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.134 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.134 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.269ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.342 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.342 ns" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} line_dff:inst502|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 3.033ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register tdc_vme:inst57\|m_ctrlreg20\[29\] register VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\] 18.459 ns " "Info: Slack time is 18.459 ns for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"tdc_vme:inst57\|m_ctrlreg20\[29\]\" and destination register \"VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "73.85 MHz 13.541 ns " "Info: Fmax is 73.85 MHz (period= 13.541 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "21.394 ns + Largest register register " "Info: + Largest register to register requirement is 21.394 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "32.000 ns + " "Info: + Setup relationship between source and destination is 32.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 32.000 ns " "Info: + Latch edge is 32.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.422 ns + Largest " "Info: + Largest clock skew is -10.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 3.191 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 3.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3195 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3195; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.618 ns) 3.191 ns VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X10_Y10_N13 1 " "Info: 3: + IC(1.270 ns) + CELL(0.618 ns) = 3.191 ns; Loc. = LCFF_X10_Y10_N13; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.888 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.37 % ) " "Info: Total cell delay = 0.618 ns ( 19.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.573 ns ( 80.63 % ) " "Info: Total interconnect delay = 2.573 ns ( 80.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.191 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.191 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 1.303ns 1.270ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 13.613 ns - Longest register " "Info: - Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 13.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3195 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3195; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.712 ns) 3.289 ns tapdel10:inst13\|del1 3 REG LCFF_X29_Y38_N3 2 " "Info: 3: + IC(1.274 ns) + CELL(0.712 ns) = 3.289 ns; Loc. = LCFF_X29_Y38_N3; Fanout = 2; REG Node = 'tapdel10:inst13\|del1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.986 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 } "NODE_NAME" } } { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.712 ns) 4.236 ns vme_interface:inst2\|del80 4 REG LCFF_X29_Y38_N17 8 " "Info: 4: + IC(0.235 ns) + CELL(0.712 ns) = 4.236 ns; Loc. = LCFF_X29_Y38_N17; Fanout = 8; REG Node = 'vme_interface:inst2\|del80'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.947 ns" { tapdel10:inst13|del1 vme_interface:inst2|del80 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.228 ns) 4.817 ns tdc_vme:inst57\|vme_reset~3 5 COMB LCCOMB_X29_Y38_N22 3 " "Info: 5: + IC(0.353 ns) + CELL(0.228 ns) = 4.817 ns; Loc. = LCCOMB_X29_Y38_N22; Fanout = 3; COMB Node = 'tdc_vme:inst57\|vme_reset~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.581 ns" { vme_interface:inst2|del80 tdc_vme:inst57|vme_reset~3 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.366 ns) 5.766 ns tdc_vme:inst57\|vme_testdatamodewrite~1 6 COMB LCCOMB_X25_Y38_N24 5 " "Info: 6: + IC(0.583 ns) + CELL(0.366 ns) = 5.766 ns; Loc. = LCCOMB_X25_Y38_N24; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.228 ns) 6.254 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y38_N22 1 " "Info: 7: + IC(0.260 ns) + CELL(0.228 ns) = 6.254 ns; Loc. = LCCOMB_X25_Y38_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.488 ns" { tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.712 ns) 7.288 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X24_Y38_N5 7 " "Info: 8: + IC(0.322 ns) + CELL(0.712 ns) = 7.288 ns; Loc. = LCFF_X24_Y38_N5; Fanout = 7; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.034 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.225 ns) 8.312 ns tdc_vme:inst57\|m_ctrlwrite69~1 9 COMB LCCOMB_X28_Y39_N4 34 " "Info: 9: + IC(0.799 ns) + CELL(0.225 ns) = 8.312 ns; Loc. = LCCOMB_X28_Y39_N4; Fanout = 34; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite69~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.346 ns) 8.971 ns tdc_vme:inst57\|m_ctrlwrite20 10 COMB LCCOMB_X28_Y39_N18 1 " "Info: 10: + IC(0.313 ns) + CELL(0.346 ns) = 8.971 ns; Loc. = LCCOMB_X28_Y39_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.659 ns" { tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(0.000 ns) 11.715 ns tdc_vme:inst57\|m_ctrlwrite20~clkctrl 11 COMB CLKCTRL_G12 32 " "Info: 11: + IC(2.744 ns) + CELL(0.000 ns) = 11.715 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.744 ns" { tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.618 ns) 13.613 ns tdc_vme:inst57\|m_ctrlreg20\[29\] 12 REG LCFF_X44_Y23_N27 2 " "Info: 12: + IC(1.280 ns) + CELL(0.618 ns) = 13.613 ns; Loc. = LCFF_X44_Y23_N27; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.898 ns" { tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.147 ns ( 30.46 % ) " "Info: Total cell delay = 4.147 ns ( 30.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.466 ns ( 69.54 % ) " "Info: Total interconnect delay = 9.466 ns ( 69.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.613 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.613 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[29] {} } { 0.000ns 1.303ns 1.274ns 0.235ns 0.353ns 0.583ns 0.260ns 0.322ns 0.799ns 0.313ns 2.744ns 1.280ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.228ns 0.366ns 0.228ns 0.712ns 0.225ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.191 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.191 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 1.303ns 1.270ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.613 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.613 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[29] {} } { 0.000ns 1.303ns 1.274ns 0.235ns 0.353ns 0.583ns 0.260ns 0.322ns 0.799ns 0.313ns 2.744ns 1.280ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.228ns 0.366ns 0.228ns 0.712ns 0.225ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.191 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.191 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 1.303ns 1.270ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.613 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.613 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[29] {} } { 0.000ns 1.303ns 1.274ns 0.235ns 0.353ns 0.583ns 0.260ns 0.322ns 0.799ns 0.313ns 2.744ns 1.280ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.228ns 0.366ns 0.228ns 0.712ns 0.225ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.935 ns - Longest register register " "Info: - Longest register to register delay is 2.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg20\[29\] 1 REG LCFF_X44_Y23_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N27; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.626 ns) + CELL(0.309 ns) 2.935 ns VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\] 2 REG LCFF_X10_Y10_N13 1 " "Info: 2: + IC(2.626 ns) + CELL(0.309 ns) = 2.935 ns; Loc. = LCFF_X10_Y10_N13; Fanout = 1; REG Node = 'VME_thing:inst69\|dff32:inst17\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.935 ns" { tdc_vme:inst57|m_ctrlreg20[29] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 10.53 % ) " "Info: Total cell delay = 0.309 ns ( 10.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.626 ns ( 89.47 % ) " "Info: Total interconnect delay = 2.626 ns ( 89.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.935 ns" { tdc_vme:inst57|m_ctrlreg20[29] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.935 ns" { tdc_vme:inst57|m_ctrlreg20[29] {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 2.626ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.191 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.191 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 1.303ns 1.270ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.613 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl tapdel10:inst13|del1 vme_interface:inst2|del80 tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.613 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[29] {} } { 0.000ns 1.303ns 1.274ns 0.235ns 0.353ns 0.583ns 0.260ns 0.322ns 0.799ns 0.313ns 2.744ns 1.280ns } { 0.000ns 0.000ns 0.712ns 0.712ns 0.228ns 0.366ns 0.228ns 0.712ns 0.225ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.935 ns" { tdc_vme:inst57|m_ctrlreg20[29] VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.935 ns" { tdc_vme:inst57|m_ctrlreg20[29] {} VME_thing:inst69|dff32:inst17|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 2.626ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LocalClock " "Info: No valid register-to-register data paths exist for clock \"LocalClock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "0_RX_CLK register GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] memory GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 446.03 MHz 2.242 ns Internal " "Info: Clock \"0_RX_CLK\" has Internal fmax of 446.03 MHz between source register \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]\" and destination memory \"GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 2.242 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.182 ns + Longest register memory " "Info: + Longest register to memory delay is 2.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 1 REG LCFF_X3_Y68_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y68_N29; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.154 ns) 0.368 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X3_Y68_N4 1 " "Info: 2: + IC(0.214 ns) + CELL(0.154 ns) = 0.368 ns; Loc. = LCCOMB_X3_Y68_N4; Fanout = 1; COMB Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.368 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.103 ns) 2.182 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X27_Y65 0 " "Info: 3: + IC(1.711 ns) + CELL(0.103 ns) = 2.182 ns; Loc. = M4K_X27_Y65; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.814 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.257 ns ( 11.78 % ) " "Info: Total cell delay = 0.257 ns ( 11.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.925 ns ( 88.22 % ) " "Info: Total interconnect delay = 1.925 ns ( 88.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.182 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.182 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.214ns 1.711ns } { 0.000ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.056 ns - Smallest " "Info: - Smallest clock skew is 0.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK destination 3.011 ns + Shortest memory " "Info: + Shortest clock path from clock \"0_RX_CLK\" to destination memory is 3.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.481 ns) 3.011 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X27_Y65 0 " "Info: 2: + IC(1.713 ns) + CELL(0.481 ns) = 3.011 ns; Loc. = M4K_X27_Y65; Fanout = 0; MEM Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.194 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 43.11 % ) " "Info: Total cell delay = 1.298 ns ( 43.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.713 ns ( 56.89 % ) " "Info: Total interconnect delay = 1.713 ns ( 56.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.011 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.011 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 0.817ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "0_RX_CLK source 2.955 ns - Longest register " "Info: - Longest clock path from clock \"0_RX_CLK\" to source register is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns 0_RX_CLK 1 CLK PIN_G24 42 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G24; Fanout = 42; CLK Node = '0_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 0_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -504 4944 5112 -488 "0_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.618 ns) 2.955 ns GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\] 2 REG LCFF_X3_Y68_N29 3 " "Info: 2: + IC(1.520 ns) + CELL(0.618 ns) = 2.955 ns; Loc. = LCFF_X3_Y68_N29; Fanout = 3; REG Node = 'GLINK_fifo:inst10\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[4\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.138 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 48.56 % ) " "Info: Total cell delay = 1.435 ns ( 48.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.520 ns ( 51.44 % ) " "Info: Total interconnect delay = 1.520 ns ( 51.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.955 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.955 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.011 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.011 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 0.817ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.955 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.955 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.182 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.182 ns" { GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.214ns 1.711ns } { 0.000ns 0.154ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.011 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.011 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.713ns } { 0.000ns 0.817ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.955 ns" { 0_RX_CLK GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.955 ns" { 0_RX_CLK {} 0_RX_CLK~combout {} GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[4] {} } { 0.000ns 0.000ns 1.520ns } { 0.000ns 0.817ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "1_RX_CLK register GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] memory GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 437.25 MHz 2.287 ns Internal " "Info: Clock \"1_RX_CLK\" has Internal fmax of 437.25 MHz between source register \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]\" and destination memory \"GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 2.287 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.222 ns + Longest register memory " "Info: + Longest register to memory delay is 2.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 1 REG LCFF_X83_Y68_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X83_Y68_N19; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 0.371 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X83_Y68_N12 1 " "Info: 2: + IC(0.217 ns) + CELL(0.154 ns) = 0.371 ns; Loc. = LCCOMB_X83_Y68_N12; Fanout = 1; COMB Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.371 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.103 ns) 2.222 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X58_Y65 0 " "Info: 3: + IC(1.748 ns) + CELL(0.103 ns) = 2.222 ns; Loc. = M4K_X58_Y65; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.851 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.257 ns ( 11.57 % ) " "Info: Total cell delay = 0.257 ns ( 11.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.965 ns ( 88.43 % ) " "Info: Total interconnect delay = 1.965 ns ( 88.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.222 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.222 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.217ns 1.748ns } { 0.000ns 0.154ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.051 ns - Smallest " "Info: - Smallest clock skew is 0.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK destination 3.154 ns + Shortest memory " "Info: + Shortest clock path from clock \"1_RX_CLK\" to destination memory is 3.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.481 ns) 3.154 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X58_Y65 0 " "Info: 2: + IC(1.816 ns) + CELL(0.481 ns) = 3.154 ns; Loc. = M4K_X58_Y65; Fanout = 0; MEM Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.297 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 42.42 % ) " "Info: Total cell delay = 1.338 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.816 ns ( 57.58 % ) " "Info: Total interconnect delay = 1.816 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.816ns } { 0.000ns 0.857ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "1_RX_CLK source 3.103 ns - Longest register " "Info: - Longest clock path from clock \"1_RX_CLK\" to source register is 3.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns 1_RX_CLK 1 CLK PIN_C6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C6; Fanout = 42; CLK Node = '1_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 408 4934 5102 424 "1_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.618 ns) 3.103 ns GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 2 REG LCFF_X83_Y68_N19 3 " "Info: 2: + IC(1.628 ns) + CELL(0.618 ns) = 3.103 ns; Loc. = LCFF_X83_Y68_N19; Fanout = 3; REG Node = 'GLINK_fifo:inst98\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.246 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 47.53 % ) " "Info: Total cell delay = 1.475 ns ( 47.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 52.47 % ) " "Info: Total interconnect delay = 1.628 ns ( 52.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.103 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.103 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.816ns } { 0.000ns 0.857ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.103 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.103 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.222 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.222 ns" { GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.217ns 1.748ns } { 0.000ns 0.154ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.154 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.154 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.816ns } { 0.000ns 0.857ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.103 ns" { 1_RX_CLK GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.103 ns" { 1_RX_CLK {} 1_RX_CLK~combout {} GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 1.628ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "3_RX_CLK register GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] memory GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 150.53 MHz 6.643 ns Internal " "Info: Clock \"3_RX_CLK\" has Internal fmax of 150.53 MHz between source register \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]\" and destination memory \"GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3\" (period= 6.643 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.812 ns + Longest register memory " "Info: + Longest register to memory delay is 6.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 1 REG LCFF_X6_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y1_N1; Fanout = 3; REG Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.357 ns) 0.615 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0 2 COMB LCCOMB_X6_Y1_N12 1 " "Info: 2: + IC(0.258 ns) + CELL(0.357 ns) = 0.615 ns; Loc. = LCCOMB_X6_Y1_N12; Fanout = 1; COMB Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|ram_address_a\[3\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.615 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 } "NODE_NAME" } } { "db/dcfifo_f7i1.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/dcfifo_f7i1.tdf" 89 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.094 ns) + CELL(0.103 ns) 6.812 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 3 MEM M4K_X54_Y48 0 " "Info: 3: + IC(6.094 ns) + CELL(0.103 ns) = 6.812 ns; Loc. = M4K_X54_Y48; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.197 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 6.75 % ) " "Info: Total cell delay = 0.460 ns ( 6.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.352 ns ( 93.25 % ) " "Info: Total interconnect delay = 6.352 ns ( 93.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.812 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.812 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.258ns 6.094ns } { 0.000ns 0.357ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.285 ns - Smallest " "Info: - Smallest clock skew is 0.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK destination 5.145 ns + Shortest memory " "Info: + Shortest clock path from clock \"3_RX_CLK\" to destination memory is 5.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.857 ns) + CELL(0.481 ns) 5.145 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3 2 MEM M4K_X54_Y48 0 " "Info: 2: + IC(3.857 ns) + CELL(0.481 ns) = 5.145 ns; Loc. = M4K_X54_Y48; Fanout = 0; MEM Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_address_reg3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.338 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 25.03 % ) " "Info: Total cell delay = 1.288 ns ( 25.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.857 ns ( 74.97 % ) " "Info: Total interconnect delay = 3.857 ns ( 74.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.145 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.145 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 3.857ns } { 0.000ns 0.807ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "3_RX_CLK source 4.860 ns - Longest register " "Info: - Longest clock path from clock \"3_RX_CLK\" to source register is 4.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns 3_RX_CLK 1 CLK PIN_AF22 42 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_AF22; Fanout = 42; CLK Node = '3_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 3_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 480 3126 3294 496 "3_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.435 ns) + CELL(0.618 ns) 4.860 ns GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\] 2 REG LCFF_X6_Y1_N1 3 " "Info: 2: + IC(3.435 ns) + CELL(0.618 ns) = 4.860 ns; Loc. = LCFF_X6_Y1_N1; Fanout = 3; REG Node = 'GLINK_fifo:inst178\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|a_graycounter_22c:wrptr_gp\|counter6a\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.053 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 29.32 % ) " "Info: Total cell delay = 1.425 ns ( 29.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.435 ns ( 70.68 % ) " "Info: Total interconnect delay = 3.435 ns ( 70.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.860 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.860 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 3.435ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.145 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.145 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 3.857ns } { 0.000ns 0.807ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.860 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.860 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 3.435ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/a_graycounter_22c.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/a_graycounter_22c.tdf" 31 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.812 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.812 ns" { GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|ram_address_a[3]~0 {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.258ns 6.094ns } { 0.000ns 0.357ns 0.103ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.145 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.145 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_address_reg3 {} } { 0.000ns 0.000ns 3.857ns } { 0.000ns 0.807ns 0.481ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.860 ns" { 3_RX_CLK GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.860 ns" { 3_RX_CLK {} 3_RX_CLK~combout {} GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|a_graycounter_22c:wrptr_gp|counter6a[3] {} } { 0.000ns 0.000ns 3.435ns } { 0.000ns 0.807ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_as " "Info: No valid register-to-register data paths exist for clock \"_as\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_iack " "Info: No valid register-to-register data paths exist for clock \"_iack\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[0\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "_ds\[1\] " "Info: No valid register-to-register data paths exist for clock \"_ds\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "2_RX_CLK memory memory GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 475.29 MHz Internal " "Info: Clock \"2_RX_CLK\" Internal fmax is restricted to 475.29 MHz between source memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0\" and destination memory \"GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.052 ns 1.052 ns 2.104 ns " "Info: fmax restricted to Clock High delay (1.052 ns) plus Clock Low delay (1.052 ns) : restricted to 2.104 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.903 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 1 MEM M4K_X81_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.903 ns) 1.903 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(0.000 ns) + CELL(1.903 ns) = 1.903 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 100.00 % ) " "Info: Total cell delay = 1.903 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK destination 2.624 ns + Shortest memory " "Info: + Shortest clock path from clock \"2_RX_CLK\" to destination memory is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.472 ns) 2.624 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0 2 MEM M4K_X81_Y4 0 " "Info: 2: + IC(1.305 ns) + CELL(0.472 ns) = 2.624 ns; Loc. = M4K_X81_Y4; Fanout = 0; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 50.27 % ) " "Info: Total cell delay = 1.319 ns ( 50.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.305 ns ( 49.73 % ) " "Info: Total interconnect delay = 1.305 ns ( 49.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.847ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "2_RX_CLK source 2.633 ns - Longest memory " "Info: - Longest clock path from clock \"2_RX_CLK\" to source memory is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns 2_RX_CLK 1 CLK PIN_AJ5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AJ5; Fanout = 42; CLK Node = '2_RX_CLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 2_RX_CLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -464 3136 3304 -448 "2_RX_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.481 ns) 2.633 ns GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0 2 MEM M4K_X81_Y4 1 " "Info: 2: + IC(1.305 ns) + CELL(0.481 ns) = 2.633 ns; Loc. = M4K_X81_Y4; Fanout = 1; MEM Node = 'GLINK_fifo:inst177\|dcfifo:dcfifo_component\|dcfifo_f7i1:auto_generated\|altsyncram_3ou:fifo_ram\|ram_block7a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.786 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 50.44 % ) " "Info: Total cell delay = 1.328 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.305 ns ( 49.56 % ) " "Info: Total interconnect delay = 1.305 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.847ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.903 ns" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.903ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.847ns 0.472ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.633 ns" { 2_RX_CLK GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.633 ns" { 2_RX_CLK {} 2_RX_CLK~combout {} GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.305ns } { 0.000ns 0.847ns 0.481ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ram_block7a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3ou.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/altsyncram_3ou.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irf_reg\[1\]\[1\] register sld_hub:auto_hub\|tdo 139.04 MHz 7.192 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 139.04 MHz between source register \"sld_hub:auto_hub\|irf_reg\[1\]\[1\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.415 ns + Longest register register " "Info: + Longest register to register delay is 3.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irf_reg\[1\]\[1\] 1 REG LCFF_X60_Y54_N19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y54_N19; Fanout = 9; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.357 ns) 1.239 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 2 COMB LCCOMB_X62_Y55_N28 18 " "Info: 2: + IC(0.882 ns) + CELL(0.357 ns) = 1.239 ns; Loc. = LCCOMB_X62_Y55_N28; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.239 ns" { sld_hub:auto_hub|irf_reg[1][1] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.272 ns) 2.068 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X61_Y55_N8 1 " "Info: 3: + IC(0.557 ns) + CELL(0.272 ns) = 2.068 ns; Loc. = LCCOMB_X61_Y55_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.829 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.272 ns) 2.908 ns sld_hub:auto_hub\|tdo~1 4 COMB LCCOMB_X61_Y54_N0 1 " "Info: 4: + IC(0.568 ns) + CELL(0.272 ns) = 2.908 ns; Loc. = LCCOMB_X61_Y54_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.053 ns) 3.260 ns sld_hub:auto_hub\|tdo~5 5 COMB LCCOMB_X62_Y54_N0 1 " "Info: 5: + IC(0.299 ns) + CELL(0.053 ns) = 3.260 ns; Loc. = LCCOMB_X62_Y54_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.352 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.415 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X62_Y54_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 3.415 ns; Loc. = LCFF_X62_Y54_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 32.47 % ) " "Info: Total cell delay = 1.109 ns ( 32.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.306 ns ( 67.53 % ) " "Info: Total interconnect delay = 2.306 ns ( 67.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.415 ns" { sld_hub:auto_hub|irf_reg[1][1] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.415 ns" { sld_hub:auto_hub|irf_reg[1][1] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.882ns 0.557ns 0.568ns 0.299ns 0.000ns } { 0.000ns 0.357ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 2.786 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 2.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.618 ns) 2.786 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X62_Y54_N1 2 " "Info: 3: + IC(1.252 ns) + CELL(0.618 ns) = 2.786 ns; Loc. = LCFF_X62_Y54_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.870 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.18 % ) " "Info: Total cell delay = 0.618 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.168 ns ( 77.82 % ) " "Info: Total interconnect delay = 2.168 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.786 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.786 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.252ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 2.783 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 2.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 1409 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 1409; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.916 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.618 ns) 2.783 ns sld_hub:auto_hub\|irf_reg\[1\]\[1\] 3 REG LCFF_X60_Y54_N19 9 " "Info: 3: + IC(1.249 ns) + CELL(0.618 ns) = 2.783 ns; Loc. = LCFF_X60_Y54_N19; Fanout = 9; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.867 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 22.21 % ) " "Info: Total cell delay = 0.618 ns ( 22.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.165 ns ( 77.79 % ) " "Info: Total interconnect delay = 2.165 ns ( 77.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.783 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.783 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 0.916ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.786 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.786 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.252ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.783 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.783 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 0.916ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.415 ns" { sld_hub:auto_hub|irf_reg[1][1] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.415 ns" { sld_hub:auto_hub|irf_reg[1][1] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.882ns 0.557ns 0.568ns 0.299ns 0.000ns } { 0.000ns 0.357ns 0.272ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.786 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.786 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.916ns 1.252ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.783 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.783 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][1] {} } { 0.000ns 0.916ns 1.249ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 341 ps " "Info: Minimum slack time is 341 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X61_Y55_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y55_N15; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X61_Y55_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X61_Y55_N14; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X61_Y55_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X61_Y55_N15; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 destination 3.158 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to destination register is 3.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.618 ns) 3.158 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X61_Y55_N15 2 " "Info: 3: + IC(1.237 ns) + CELL(0.618 ns) = 3.158 ns; Loc. = LCFF_X61_Y55_N15; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.855 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.57 % ) " "Info: Total cell delay = 0.618 ns ( 19.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.540 ns ( 80.43 % ) " "Info: Total interconnect delay = 2.540 ns ( 80.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk0 source 3.158 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk0\" to source register is 3.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 18418 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 18418; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.618 ns) 3.158 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X61_Y55_N15 2 " "Info: 3: + IC(1.237 ns) + CELL(0.618 ns) = 3.158 ns; Loc. = LCFF_X61_Y55_N15; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.855 ns" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.57 % ) " "Info: Total cell delay = 0.618 ns ( 19.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.540 ns ( 80.43 % ) " "Info: Total interconnect delay = 2.540 ns ( 80.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.396 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 altpll00:inst233|altpll:altpll_component|_clk0~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.158 ns" { altpll00:inst233|altpll:altpll_component|_clk0 {} altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 1.303ns 1.237ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 register line_dff:inst435\|lpm_ff:lpm_ff_component\|dffs\[0\] register line_dff:inst436\|lpm_ff:lpm_ff_component\|dffs\[0\] 354 ps " "Info: Minimum slack time is 354 ps for clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" between source register \"line_dff:inst435\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"line_dff:inst436\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.409 ns + Shortest register register " "Info: + Shortest register to register delay is 0.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_dff:inst435\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X48_Y48_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y48_N15; Fanout = 1; REG Node = 'line_dff:inst435\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 0.254 ns line_dff:inst436\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X48_Y48_N10 1 " "Info: 2: + IC(0.201 ns) + CELL(0.053 ns) = 0.254 ns; Loc. = LCCOMB_X48_Y48_N10; Fanout = 1; COMB Node = 'line_dff:inst436\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.254 ns" { line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.409 ns line_dff:inst436\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y48_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.409 ns; Loc. = LCFF_X48_Y48_N11; Fanout = 1; REG Node = 'line_dff:inst436\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0]~feeder line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 50.86 % ) " "Info: Total cell delay = 0.208 ns ( 50.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.201 ns ( 49.14 % ) " "Info: Total interconnect delay = 0.201 ns ( 49.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.409 ns" { line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0]~feeder line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.409 ns" { line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] {} line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0]~feeder {} line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.201ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst233\|altpll:altpll_component\|_clk5 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst233\|altpll:altpll_component\|_clk5 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 destination 3.159 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" to destination register is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk5 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_G4 45 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G4; Fanout = 45; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.618 ns) 3.159 ns line_dff:inst436\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y48_N11 1 " "Info: 3: + IC(1.238 ns) + CELL(0.618 ns) = 3.159 ns; Loc. = LCFF_X48_Y48_N11; Fanout = 1; REG Node = 'line_dff:inst436\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.856 ns" { altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.56 % ) " "Info: Total cell delay = 0.618 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.541 ns ( 80.44 % ) " "Info: Total interconnect delay = 2.541 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.238ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst233\|altpll:altpll_component\|_clk5 source 3.159 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst233\|altpll:altpll_component\|_clk5\" to source register is 3.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk5 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk5 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl 2 COMB CLKCTRL_G4 45 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G4; Fanout = 45; COMB Node = 'altpll00:inst233\|altpll:altpll_component\|_clk5~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.618 ns) 3.159 ns line_dff:inst435\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X48_Y48_N15 1 " "Info: 3: + IC(1.238 ns) + CELL(0.618 ns) = 3.159 ns; Loc. = LCFF_X48_Y48_N15; Fanout = 1; REG Node = 'line_dff:inst435\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.856 ns" { altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 19.56 % ) " "Info: Total cell delay = 0.618 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.541 ns ( 80.44 % ) " "Info: Total interconnect delay = 2.541 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.238ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.238ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.238ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.238ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.238ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.409 ns" { line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0]~feeder line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.409 ns" { line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] {} line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0]~feeder {} line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.201ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst436|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.238ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 altpll00:inst233|altpll:altpll_component|_clk5~clkctrl line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.159 ns" { altpll00:inst233|altpll:altpll_component|_clk5 {} altpll00:inst233|altpll:altpll_component|_clk5~clkctrl {} line_dff:inst435|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.303ns 1.238ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] register vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 554 ps " "Info: Minimum slack time is 554 ps for clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" between source register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\" and destination register \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns + Shortest register register " "Info: + Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 1 REG LCFF_X29_Y39_N11 1159 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y39_N11; Fanout = 1159; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita5 2 COMB LCCOMB_X29_Y39_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X29_Y39_N10; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|counter_comb_bita5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.512 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 3 REG LCFF_X29_Y39_N11 1159 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X29_Y39_N11; Fanout = 1159; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.097 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_VME:inst22\|altpll:altpll_component\|_clk2 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 destination 4.123 ns + Longest register " "Info: + Longest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to destination register is 4.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3195 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3195; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.712 ns) 3.283 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X29_Y39_N13 6 " "Info: 3: + IC(1.268 ns) + CELL(0.712 ns) = 3.283 ns; Loc. = LCFF_X29_Y39_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.980 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.618 ns) 4.123 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X29_Y39_N11 1159 " "Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 4.123 ns; Loc. = LCFF_X29_Y39_N11; Fanout = 1159; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 32.26 % ) " "Info: Total cell delay = 1.330 ns ( 32.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 67.74 % ) " "Info: Total interconnect delay = 2.793 ns ( 67.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.268ns 0.222ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_VME:inst22\|altpll:altpll_component\|_clk2 source 4.123 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_VME:inst22\|altpll:altpll_component\|_clk2\" to source register is 4.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2 1 CLK PLL_11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_11; Fanout = 1; CLK Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_VME:inst22|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 3195 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G13; Fanout = 3195; COMB Node = 'PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.712 ns) 3.283 ns dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X29_Y39_N13 6 " "Info: 3: + IC(1.268 ns) + CELL(0.712 ns) = 3.283 ns; Loc. = LCFF_X29_Y39_N13; Fanout = 6; REG Node = 'dff_one:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.980 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.618 ns) 4.123 ns vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] 4 REG LCFF_X29_Y39_N11 1159 " "Info: 4: + IC(0.222 ns) + CELL(0.618 ns) = 4.123 ns; Loc. = LCFF_X29_Y39_N11; Fanout = 1159; REG Node = 'vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 32.26 % ) " "Info: Total cell delay = 1.330 ns ( 32.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 67.74 % ) " "Info: Total interconnect delay = 2.793 ns ( 67.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.268ns 0.222ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.268ns 0.222ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.268ns 0.222ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.609 ns" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|counter_comb_bita5 {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.123 ns" { PLL_VME:inst22|altpll:altpll_component|_clk2 {} PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} dff_one:inst15|lpm_ff:lpm_ff_component|dffs[0] {} vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } { 0.000ns 1.303ns 1.268ns 0.222ns } { 0.000ns 0.000ns 0.712ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vme_interface:inst2\|valid_addr address\[29\] _as 8.553 ns register " "Info: tsu for register \"vme_interface:inst2\|valid_addr\" (data pin = \"address\[29\]\", clock pin = \"_as\") is 8.553 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.338 ns + Longest pin register " "Info: + Longest pin to register delay is 12.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns address\[29\] 1 PIN PIN_AK22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AK22; Fanout = 1; PIN Node = 'address\[29\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[29] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -872 560 728 -856 "address\[31..2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.899 ns) + CELL(0.378 ns) 8.134 ns vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X56_Y65_N26 1 " "Info: 2: + IC(6.899 ns) + CELL(0.378 ns) = 8.134 ns; Loc. = LCCOMB_X56_Y65_N26; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.277 ns" { address[29] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.378 ns) 8.778 ns vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\] 3 COMB LCCOMB_X56_Y65_N0 1 " "Info: 3: + IC(0.266 ns) + CELL(0.378 ns) = 8.778 ns; Loc. = LCCOMB_X56_Y65_N0; Fanout = 1; COMB Node = 'vme_interface:inst2\|lpm_compare:comp\|cmpr_o9g:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.644 ns" { vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_o9g.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cmpr_o9g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.251 ns) + CELL(0.309 ns) 12.338 ns vme_interface:inst2\|valid_addr 4 REG LCFF_X29_Y40_N23 2 " "Info: 4: + IC(3.251 ns) + CELL(0.309 ns) = 12.338 ns; Loc. = LCFF_X29_Y40_N23; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.560 ns" { vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.922 ns ( 15.58 % ) " "Info: Total cell delay = 1.922 ns ( 15.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.416 ns ( 84.42 % ) " "Info: Total interconnect delay = 10.416 ns ( 84.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.338 ns" { address[29] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.338 ns" { address[29] {} address[29]~combout {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 6.899ns 0.266ns 3.251ns } { 0.000ns 0.857ns 0.378ns 0.378ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 3.875 ns - Shortest register " "Info: - Shortest clock path from clock \"_as\" to destination register is 3.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(0.618 ns) 3.875 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X29_Y40_N23 2 " "Info: 2: + IC(2.380 ns) + CELL(0.618 ns) = 3.875 ns; Loc. = LCFF_X29_Y40_N23; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.998 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.495 ns ( 38.58 % ) " "Info: Total cell delay = 1.495 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.380 ns ( 61.42 % ) " "Info: Total interconnect delay = 2.380 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.875 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.875 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 2.380ns } { 0.000ns 0.877ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.338 ns" { address[29] vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.338 ns" { address[29] {} address[29]~combout {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0]~0 {} vme_interface:inst2|lpm_compare:comp|cmpr_o9g:auto_generated|aneb_result_wire[0] {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 6.899ns 0.266ns 3.251ns } { 0.000ns 0.857ns 0.378ns 0.378ns 0.309ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.875 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.875 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} } { 0.000ns 0.000ns 2.380ns } { 0.000ns 0.877ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "_as vme_data\[12\] tdc_vme:inst57\|m_ctrlreg63\[12\] 27.892 ns register " "Info: tco from clock \"_as\" to destination pin \"vme_data\[12\]\" through register \"tdc_vme:inst57\|m_ctrlreg63\[12\]\" is 27.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as source 15.271 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to source register is 15.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(0.712 ns) 3.969 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X29_Y40_N23 2 " "Info: 2: + IC(2.380 ns) + CELL(0.712 ns) = 3.969 ns; Loc. = LCFF_X29_Y40_N23; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.092 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 4.210 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X29_Y40_N22 25 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 4.210 ns; Loc. = LCCOMB_X29_Y40_N22; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X29_Y40_N22 " "Info: Loc. = LCCOMB_X29_Y40_N22; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.712 ns) 5.725 ns vme_interface:inst2\|vme_addr\[8\] 4 REG LCFF_X28_Y39_N29 927 " "Info: 4: + IC(0.803 ns) + CELL(0.712 ns) = 5.725 ns; Loc. = LCFF_X28_Y39_N29; Fanout = 927; REG Node = 'vme_interface:inst2\|vme_addr\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.515 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.053 ns) 6.595 ns tdc_vme:inst57\|vme_reset~3 5 COMB LCCOMB_X29_Y38_N22 3 " "Info: 5: + IC(0.817 ns) + CELL(0.053 ns) = 6.595 ns; Loc. = LCCOMB_X29_Y38_N22; Fanout = 3; COMB Node = 'tdc_vme:inst57\|vme_reset~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.870 ns" { vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.366 ns) 7.544 ns tdc_vme:inst57\|vme_testdatamodewrite~1 6 COMB LCCOMB_X25_Y38_N24 5 " "Info: 6: + IC(0.583 ns) + CELL(0.366 ns) = 7.544 ns; Loc. = LCCOMB_X25_Y38_N24; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.228 ns) 8.032 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y38_N22 1 " "Info: 7: + IC(0.260 ns) + CELL(0.228 ns) = 8.032 ns; Loc. = LCCOMB_X25_Y38_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.488 ns" { tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.712 ns) 9.066 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X24_Y38_N5 7 " "Info: 8: + IC(0.322 ns) + CELL(0.712 ns) = 9.066 ns; Loc. = LCFF_X24_Y38_N5; Fanout = 7; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.034 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.225 ns) 10.090 ns tdc_vme:inst57\|m_ctrlwrite69~1 9 COMB LCCOMB_X28_Y39_N4 34 " "Info: 9: + IC(0.799 ns) + CELL(0.225 ns) = 10.090 ns; Loc. = LCCOMB_X28_Y39_N4; Fanout = 34; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite69~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.767 ns) + CELL(0.053 ns) 12.910 ns tdc_vme:inst57\|m_ctrlwrite63 10 COMB LCCOMB_X28_Y36_N22 32 " "Info: 10: + IC(2.767 ns) + CELL(0.053 ns) = 12.910 ns; Loc. = LCCOMB_X28_Y36_N22; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite63'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.820 ns" { tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite63 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 444 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.618 ns) 15.271 ns tdc_vme:inst57\|m_ctrlreg63\[12\] 11 REG LCFF_X24_Y36_N11 2 " "Info: 11: + IC(1.743 ns) + CELL(0.618 ns) = 15.271 ns; Loc. = LCFF_X24_Y36_N11; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg63\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.361 ns" { tdc_vme:inst57|m_ctrlwrite63 tdc_vme:inst57|m_ctrlreg63[12] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 275 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.797 ns ( 31.41 % ) " "Info: Total cell delay = 4.797 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.474 ns ( 68.59 % ) " "Info: Total interconnect delay = 10.474 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.271 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite63 tdc_vme:inst57|m_ctrlreg63[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.271 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite63 {} tdc_vme:inst57|m_ctrlreg63[12] {} } { 0.000ns 0.000ns 2.380ns 0.000ns 0.803ns 0.817ns 0.583ns 0.260ns 0.322ns 0.799ns 2.767ns 1.743ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.053ns 0.366ns 0.228ns 0.712ns 0.225ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 275 14 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.527 ns + Longest register pin " "Info: + Longest register to pin delay is 12.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tdc_vme:inst57\|m_ctrlreg63\[12\] 1 REG LCFF_X24_Y36_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y36_N11; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg63\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tdc_vme:inst57|m_ctrlreg63[12] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 275 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.053 ns) 1.487 ns tdc_vme:inst57\|dataout\[12\]~1177 2 COMB LCCOMB_X19_Y31_N14 1 " "Info: 2: + IC(1.434 ns) + CELL(0.053 ns) = 1.487 ns; Loc. = LCCOMB_X19_Y31_N14; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1177'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.487 ns" { tdc_vme:inst57|m_ctrlreg63[12] tdc_vme:inst57|dataout[12]~1177 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.272 ns) 2.555 ns tdc_vme:inst57\|dataout\[12\]~1182 3 COMB LCCOMB_X15_Y28_N4 1 " "Info: 3: + IC(0.796 ns) + CELL(0.272 ns) = 2.555 ns; Loc. = LCCOMB_X15_Y28_N4; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1182'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.068 ns" { tdc_vme:inst57|dataout[12]~1177 tdc_vme:inst57|dataout[12]~1182 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.357 ns) 3.763 ns tdc_vme:inst57\|dataout\[12\]~1183 4 COMB LCCOMB_X16_Y32_N18 1 " "Info: 4: + IC(0.851 ns) + CELL(0.357 ns) = 3.763 ns; Loc. = LCCOMB_X16_Y32_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1183'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.208 ns" { tdc_vme:inst57|dataout[12]~1182 tdc_vme:inst57|dataout[12]~1183 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.154 ns) 5.797 ns tdc_vme:inst57\|dataout\[12\]~1184 5 COMB LCCOMB_X35_Y26_N14 1 " "Info: 5: + IC(1.880 ns) + CELL(0.154 ns) = 5.797 ns; Loc. = LCCOMB_X35_Y26_N14; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1184'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.034 ns" { tdc_vme:inst57|dataout[12]~1183 tdc_vme:inst57|dataout[12]~1184 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.357 ns) 7.409 ns tdc_vme:inst57\|dataout\[12\]~1194 6 COMB LCCOMB_X34_Y37_N30 1 " "Info: 6: + IC(1.255 ns) + CELL(0.357 ns) = 7.409 ns; Loc. = LCCOMB_X34_Y37_N30; Fanout = 1; COMB Node = 'tdc_vme:inst57\|dataout\[12\]~1194'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.612 ns" { tdc_vme:inst57|dataout[12]~1184 tdc_vme:inst57|dataout[12]~1194 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.166 ns) + CELL(1.952 ns) 12.527 ns vme_data\[12\] 7 PIN PIN_L18 0 " "Info: 7: + IC(3.166 ns) + CELL(1.952 ns) = 12.527 ns; Loc. = PIN_L18; Fanout = 0; PIN Node = 'vme_data\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.118 ns" { tdc_vme:inst57|dataout[12]~1194 vme_data[12] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 25.11 % ) " "Info: Total cell delay = 3.145 ns ( 25.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.382 ns ( 74.89 % ) " "Info: Total interconnect delay = 9.382 ns ( 74.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.527 ns" { tdc_vme:inst57|m_ctrlreg63[12] tdc_vme:inst57|dataout[12]~1177 tdc_vme:inst57|dataout[12]~1182 tdc_vme:inst57|dataout[12]~1183 tdc_vme:inst57|dataout[12]~1184 tdc_vme:inst57|dataout[12]~1194 vme_data[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.527 ns" { tdc_vme:inst57|m_ctrlreg63[12] {} tdc_vme:inst57|dataout[12]~1177 {} tdc_vme:inst57|dataout[12]~1182 {} tdc_vme:inst57|dataout[12]~1183 {} tdc_vme:inst57|dataout[12]~1184 {} tdc_vme:inst57|dataout[12]~1194 {} vme_data[12] {} } { 0.000ns 1.434ns 0.796ns 0.851ns 1.880ns 1.255ns 3.166ns } { 0.000ns 0.053ns 0.272ns 0.357ns 0.154ns 0.357ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.271 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite63 tdc_vme:inst57|m_ctrlreg63[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.271 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite63 {} tdc_vme:inst57|m_ctrlreg63[12] {} } { 0.000ns 0.000ns 2.380ns 0.000ns 0.803ns 0.817ns 0.583ns 0.260ns 0.322ns 0.799ns 2.767ns 1.743ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.053ns 0.366ns 0.228ns 0.712ns 0.225ns 0.053ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.527 ns" { tdc_vme:inst57|m_ctrlreg63[12] tdc_vme:inst57|dataout[12]~1177 tdc_vme:inst57|dataout[12]~1182 tdc_vme:inst57|dataout[12]~1183 tdc_vme:inst57|dataout[12]~1184 tdc_vme:inst57|dataout[12]~1194 vme_data[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.527 ns" { tdc_vme:inst57|m_ctrlreg63[12] {} tdc_vme:inst57|dataout[12]~1177 {} tdc_vme:inst57|dataout[12]~1182 {} tdc_vme:inst57|dataout[12]~1183 {} tdc_vme:inst57|dataout[12]~1184 {} tdc_vme:inst57|dataout[12]~1194 {} vme_data[12] {} } { 0.000ns 1.434ns 0.796ns 0.851ns 1.880ns 1.255ns 3.166ns } { 0.000ns 0.053ns 0.272ns 0.357ns 0.154ns 0.357ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "_ds\[1\] transceivers_OE 12.404 ns Longest " "Info: Longest tpd from source pin \"_ds\[1\]\" to destination pin \"transceivers_OE\" is 12.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns _ds\[1\] 1 CLK PIN_B28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_B28; Fanout = 4; CLK Node = '_ds\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _ds[1] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -760 560 728 -744 "_ds\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.041 ns) 6.908 ns vme_interface:inst2\|_vme_data_str~2 2 COMB LOOP LCCOMB_X29_Y40_N8 7 " "Info: 2: + IC(0.000 ns) + CELL(6.041 ns) = 6.908 ns; Loc. = LCCOMB_X29_Y40_N8; Fanout = 7; COMB LOOP Node = 'vme_interface:inst2\|_vme_data_str~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X29_Y40_N22 " "Info: Loc. = LCCOMB_X29_Y40_N22; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_vme_data_str~2 LCCOMB_X29_Y40_N8 " "Info: Loc. = LCCOMB_X29_Y40_N8; Node \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.041 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.544 ns) + CELL(1.952 ns) 12.404 ns transceivers_OE 3 PIN PIN_AG23 0 " "Info: 3: + IC(3.544 ns) + CELL(1.952 ns) = 12.404 ns; Loc. = PIN_AG23; Fanout = 0; PIN Node = 'transceivers_OE'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.496 ns" { vme_interface:inst2|_vme_data_str~2 transceivers_OE } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -904 1152 1328 -888 "transceivers_OE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.860 ns ( 71.43 % ) " "Info: Total cell delay = 8.860 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.544 ns ( 28.57 % ) " "Info: Total interconnect delay = 3.544 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "12.404 ns" { _ds[1] vme_interface:inst2|_vme_data_str~2 transceivers_OE } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "12.404 ns" { _ds[1] {} _ds[1]~combout {} vme_interface:inst2|_vme_data_str~2 {} transceivers_OE {} } { 0.000ns 0.000ns 0.000ns 3.544ns } { 0.000ns 0.867ns 6.041ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tdc_vme:inst57\|m_ctrlreg20\[31\] vme_data\[31\] _as 10.101 ns register " "Info: th for register \"tdc_vme:inst57\|m_ctrlreg20\[31\]\" (data pin = \"vme_data\[31\]\", clock pin = \"_as\") is 10.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "_as destination 15.395 ns + Longest register " "Info: + Longest clock path from clock \"_as\" to destination register is 15.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.877 ns) 0.877 ns _as 1 CLK PIN_A29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_A29; Fanout = 3; CLK Node = '_as'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _as } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 560 728 -776 "_as" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(0.712 ns) 3.969 ns vme_interface:inst2\|valid_addr 2 REG LCFF_X29_Y40_N23 2 " "Info: 2: + IC(2.380 ns) + CELL(0.712 ns) = 3.969 ns; Loc. = LCFF_X29_Y40_N23; Fanout = 2; REG Node = 'vme_interface:inst2\|valid_addr'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.092 ns" { _as vme_interface:inst2|valid_addr } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 68 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 4.210 ns vme_interface:inst2\|_modsel~2 3 COMB LOOP LCCOMB_X29_Y40_N22 25 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 4.210 ns; Loc. = LCCOMB_X29_Y40_N22; Fanout = 25; COMB LOOP Node = 'vme_interface:inst2\|_modsel~2'" { { "Info" "ITDB_PART_OF_SCC" "vme_interface:inst2\|_modsel~2 LCCOMB_X29_Y40_N22 " "Info: Loc. = LCCOMB_X29_Y40_N22; Node \"vme_interface:inst2\|_modsel~2\"" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_interface:inst2|_modsel~2 } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.712 ns) 5.725 ns vme_interface:inst2\|vme_addr\[8\] 4 REG LCFF_X28_Y39_N29 927 " "Info: 4: + IC(0.803 ns) + CELL(0.712 ns) = 5.725 ns; Loc. = LCFF_X28_Y39_N29; Fanout = 927; REG Node = 'vme_interface:inst2\|vme_addr\[8\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.515 ns" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] } "NODE_NAME" } } { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.053 ns) 6.595 ns tdc_vme:inst57\|vme_reset~3 5 COMB LCCOMB_X29_Y38_N22 3 " "Info: 5: + IC(0.817 ns) + CELL(0.053 ns) = 6.595 ns; Loc. = LCCOMB_X29_Y38_N22; Fanout = 3; COMB Node = 'tdc_vme:inst57\|vme_reset~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.870 ns" { vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 586 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.366 ns) 7.544 ns tdc_vme:inst57\|vme_testdatamodewrite~1 6 COMB LCCOMB_X25_Y38_N24 5 " "Info: 6: + IC(0.583 ns) + CELL(0.366 ns) = 7.544 ns; Loc. = LCCOMB_X25_Y38_N24; Fanout = 5; COMB Node = 'tdc_vme:inst57\|vme_testdatamodewrite~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.949 ns" { tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.228 ns) 8.032 ns tdc_vme:inst57\|vme_testmodewrite 7 COMB LCCOMB_X25_Y38_N22 1 " "Info: 7: + IC(0.260 ns) + CELL(0.228 ns) = 8.032 ns; Loc. = LCCOMB_X25_Y38_N22; Fanout = 1; COMB Node = 'tdc_vme:inst57\|vme_testmodewrite'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.488 ns" { tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.712 ns) 9.066 ns tdc_vme:inst57\|testmodereg 8 REG LCFF_X24_Y38_N5 7 " "Info: 8: + IC(0.322 ns) + CELL(0.712 ns) = 9.066 ns; Loc. = LCFF_X24_Y38_N5; Fanout = 7; REG Node = 'tdc_vme:inst57\|testmodereg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.034 ns" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 220 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.225 ns) 10.090 ns tdc_vme:inst57\|m_ctrlwrite69~1 9 COMB LCCOMB_X28_Y39_N4 34 " "Info: 9: + IC(0.799 ns) + CELL(0.225 ns) = 10.090 ns; Loc. = LCCOMB_X28_Y39_N4; Fanout = 34; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite69~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.346 ns) 10.749 ns tdc_vme:inst57\|m_ctrlwrite20 10 COMB LCCOMB_X28_Y39_N18 1 " "Info: 10: + IC(0.313 ns) + CELL(0.346 ns) = 10.749 ns; Loc. = LCCOMB_X28_Y39_N18; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.659 ns" { tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(0.000 ns) 13.493 ns tdc_vme:inst57\|m_ctrlwrite20~clkctrl 11 COMB CLKCTRL_G12 32 " "Info: 11: + IC(2.744 ns) + CELL(0.000 ns) = 13.493 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'tdc_vme:inst57\|m_ctrlwrite20~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.744 ns" { tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 401 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.618 ns) 15.395 ns tdc_vme:inst57\|m_ctrlreg20\[31\] 12 REG LCFF_X39_Y14_N17 2 " "Info: 12: + IC(1.284 ns) + CELL(0.618 ns) = 15.395 ns; Loc. = LCFF_X39_Y14_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[31\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.902 ns" { tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.090 ns ( 33.06 % ) " "Info: Total cell delay = 5.090 ns ( 33.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.305 ns ( 66.94 % ) " "Info: Total interconnect delay = 10.305 ns ( 66.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.395 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.395 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[31] {} } { 0.000ns 0.000ns 2.380ns 0.000ns 0.803ns 0.817ns 0.583ns 0.260ns 0.322ns 0.799ns 0.313ns 2.744ns 1.284ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.053ns 0.366ns 0.228ns 0.712ns 0.225ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.443 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vme_data\[31\] 1 PIN PIN_AD18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AD18; Fanout = 1; PIN Node = 'vme_data\[31\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vme_data[31] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns vme_data~0 2 COMB IOC_X34_Y0_N1 58 " "Info: 2: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = IOC_X34_Y0_N1; Fanout = 58; COMB Node = 'vme_data~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.817 ns" { vme_data[31] vme_data~0 } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.418 ns) + CELL(0.053 ns) 5.288 ns tdc_vme:inst57\|m_ctrlreg20\[31\]~feeder 3 COMB LCCOMB_X39_Y14_N16 1 " "Info: 3: + IC(4.418 ns) + CELL(0.053 ns) = 5.288 ns; Loc. = LCCOMB_X39_Y14_N16; Fanout = 1; COMB Node = 'tdc_vme:inst57\|m_ctrlreg20\[31\]~feeder'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.471 ns" { vme_data~0 tdc_vme:inst57|m_ctrlreg20[31]~feeder } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.443 ns tdc_vme:inst57\|m_ctrlreg20\[31\] 4 REG LCFF_X39_Y14_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.443 ns; Loc. = LCFF_X39_Y14_N17; Fanout = 2; REG Node = 'tdc_vme:inst57\|m_ctrlreg20\[31\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { tdc_vme:inst57|m_ctrlreg20[31]~feeder tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 232 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.025 ns ( 18.83 % ) " "Info: Total cell delay = 1.025 ns ( 18.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.418 ns ( 81.17 % ) " "Info: Total interconnect delay = 4.418 ns ( 81.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.443 ns" { vme_data[31] vme_data~0 tdc_vme:inst57|m_ctrlreg20[31]~feeder tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.443 ns" { vme_data[31] {} vme_data~0 {} tdc_vme:inst57|m_ctrlreg20[31]~feeder {} tdc_vme:inst57|m_ctrlreg20[31] {} } { 0.000ns 0.000ns 4.418ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.395 ns" { _as vme_interface:inst2|valid_addr vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[8] tdc_vme:inst57|vme_reset~3 tdc_vme:inst57|vme_testdatamodewrite~1 tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg tdc_vme:inst57|m_ctrlwrite69~1 tdc_vme:inst57|m_ctrlwrite20 tdc_vme:inst57|m_ctrlwrite20~clkctrl tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.395 ns" { _as {} _as~combout {} vme_interface:inst2|valid_addr {} vme_interface:inst2|_modsel~2 {} vme_interface:inst2|vme_addr[8] {} tdc_vme:inst57|vme_reset~3 {} tdc_vme:inst57|vme_testdatamodewrite~1 {} tdc_vme:inst57|vme_testmodewrite {} tdc_vme:inst57|testmodereg {} tdc_vme:inst57|m_ctrlwrite69~1 {} tdc_vme:inst57|m_ctrlwrite20 {} tdc_vme:inst57|m_ctrlwrite20~clkctrl {} tdc_vme:inst57|m_ctrlreg20[31] {} } { 0.000ns 0.000ns 2.380ns 0.000ns 0.803ns 0.817ns 0.583ns 0.260ns 0.322ns 0.799ns 0.313ns 2.744ns 1.284ns } { 0.000ns 0.877ns 0.712ns 0.241ns 0.712ns 0.053ns 0.366ns 0.228ns 0.712ns 0.225ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.443 ns" { vme_data[31] vme_data~0 tdc_vme:inst57|m_ctrlreg20[31]~feeder tdc_vme:inst57|m_ctrlreg20[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.443 ns" { vme_data[31] {} vme_data~0 {} tdc_vme:inst57|m_ctrlreg20[31]~feeder {} tdc_vme:inst57|m_ctrlreg20[31] {} } { 0.000ns 0.000ns 4.418ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "master_clock0 0_XCLK altpll00:inst233\|altpll:altpll_component\|_clk2 -3.062 ns clock " "Info: Minimum tco from clock \"master_clock0\" to destination pin \"0_XCLK\" through clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -3.062 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst233\|altpll:altpll_component\|_clk2 -6.389 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst233\|altpll:altpll_component\|_clk2\" is -6.389 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -792 -496 -328 -776 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.327 ns + Shortest clock pin " "Info: + Shortest clock to pin delay is 3.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst233\|altpll:altpll_component\|_clk2 1 CLK PLL_6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 4; CLK Node = 'altpll00:inst233\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst233|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 0_XCLK~clkctrl_e 2 COMB CLKCTRL_X48_Y0_N9 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X48_Y0_N9; Fanout = 1; COMB Node = '0_XCLK~clkctrl_e'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.000 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -620 160 336 -604 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(2.026 ns) 3.327 ns 0_XCLK 3 PIN PIN_AJ15 0 " "Info: 3: + IC(1.301 ns) + CELL(2.026 ns) = 3.327 ns; Loc. = PIN_AJ15; Fanout = 0; PIN Node = '0_XCLK'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -620 160 336 -604 "0_XCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 60.90 % ) " "Info: Total cell delay = 2.026 ns ( 60.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 39.10 % ) " "Info: Total interconnect delay = 1.301 ns ( 39.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.000ns 2.026ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 0_XCLK~clkctrl_e 0_XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.327 ns" { altpll00:inst233|altpll:altpll_component|_clk2 {} 0_XCLK~clkctrl_e {} 0_XCLK {} } { 0.000ns 0.000ns 1.301ns } { 0.000ns 0.000ns 2.026ns } "" } }  } 0 0 "Minimum tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 1.982 ns Shortest " "Info: Shortest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 1.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X0_Y34_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.982 ns) 1.982 ns altera_reserved_tdo 2 PIN PIN_C3 0 " "Info: 2: + IC(0.000 ns) + CELL(1.982 ns) = 1.982 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 100.00 % ) " "Info: Total cell delay = 1.982 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.982 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.982 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Info: Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 14:03:40 2022 " "Info: Processing ended: Mon Jan 31 14:03:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 31 14:03:42 2022 " "Info: Processing started: Mon Jan 31 14:03:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WDRC_DRC_USE_OLD_RULE_ASSIGNMENT" "" "Warning: Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." { { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_COMB_CLOCK " "Warning: CLK_RULE_COMB_CLOCK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INV_CLOCK " "Warning: CLK_RULE_INV_CLOCK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INPINS_CLKNET " "Warning: CLK_RULE_INPINS_CLKNET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_CLKNET_CLKSPINES " "Warning: CLK_RULE_CLKNET_CLKSPINES" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_MIX_EDGES " "Warning: CLK_RULE_MIX_EDGES" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_COMB_ASYNCH_RESET " "Warning: RESET_RULE_COMB_ASYNCH_RESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_EXRESET " "Warning: RESET_RULE_UNSYNCH_EXRESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_EXRESET " "Warning: RESET_RULE_IMSYNCH_EXRESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_ASYNCH_DOMAIN " "Warning: RESET_RULE_IMSYNCH_ASYNCH_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_ASYNCH_DOMAIN " "Warning: RESET_RULE_UNSYNCH_ASYNCH_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_INPINS_RESETNET " "Warning: RESET_RULE_INPINS_RESETNET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_FANOUT_EXCEEDING " "Warning: DRC_REPORT_FANOUT_EXCEEDING" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_TOP_FANOUT " "Warning: DRC_REPORT_TOP_FANOUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMBLOOP " "Warning: NONSYNCHSTRUCT_RULE_COMBLOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_REG_LOOP " "Warning: NONSYNCHSTRUCT_RULE_REG_LOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_DELAY_CHAIN " "Warning: NONSYNCHSTRUCT_RULE_DELAY_CHAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_RIPPLE_CLK " "Warning: NONSYNCHSTRUCT_RULE_RIPPLE_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN " "Warning: NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR " "Warning: NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_SRLATCH " "Warning: NONSYNCHSTRUCT_RULE_SRLATCH" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED " "Warning: NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE " "Warning: NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ASYN_RAM " "Warning: NONSYNCHSTRUCT_RULE_ASYN_RAM" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "SIGNALRACE_RULE_TRISTATE " "Warning: SIGNALRACE_RULE_TRISTATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "SIGNALRACE_RULE_RESET_RACE " "Warning: SIGNALRACE_RULE_RESET_RACE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_NO_SZER_ACLK_DOMAIN " "Warning: ACLK_RULE_NO_SZER_ACLK_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_SZER_BTW_ACLK_DOMAIN " "Warning: ACLK_RULE_SZER_BTW_ACLK_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_IMSZER_ADOMAIN " "Warning: ACLK_RULE_IMSZER_ADOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "HCPY_VREF_PINS " "Warning: HCPY_VREF_PINS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_COMB_LOOP" "Rule A101: Design should not contain combinational loops 2 " "Critical Warning: (Critical) Rule A101: Design should not contain combinational loops. Found 2 combinational loop(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vme_interface:inst2\|_modsel~2 " "Critical Warning: Node  \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|_modsel~2 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|_modsel~2 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vme_interface:inst2\|_vme_data_str~2 " "Critical Warning: Node  \"vme_interface:inst2\|_vme_data_str~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 102 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|_vme_data_str~2 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|_vme_data_str~2 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_vme_data_str~2" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(Critical) %1!s!. Found %2!d! combinational loop(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_RIPPLE_CLOCK" "Rule A104: Design should not contain ripple clock structures 1 " "Warning: (Medium) Rule A104: Design should not contain ripple clock structures. Found 1 ripple clock structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " tapdel10:inst13\|del1 " "Warning: Node  \"tapdel10:inst13\|del1\"" {  } { { "tapdel10.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tapdel10.tdf" 18 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tapdel10:inst13|del1 {} vme_interface:inst2|del80 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[32] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[64] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[0] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[160] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[128] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[96] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[192] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[224] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[142] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[110] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[174] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[46] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[14] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[78] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[206] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[238] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9 {} rraw2:inst195|lpm_compare:lpm_compare_component|cmpr_e6l:auto_generated|aeb_output_dffe0a[0] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[172] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[108] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[140] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[236] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[204] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[12] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[44] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[76] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[47] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[15] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[79] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[239] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[207] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[175] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[111] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[143] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[74] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[42] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[10] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[202] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[234] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[170] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[106] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[138] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9 {} rraw1:inst412|lpm_compare:lpm_compare_component|cmpr_e6l:auto_generated|aeb_output_dffe0a[0] {} rraw:inst411|lpm_compare:lpm_compare_component|cmpr_ilk:auto_generated|aeb_output_dffe0a[0] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[173] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[141] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[109] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[13] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[45] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[77] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[205] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[237] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[200] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[232] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[136] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[168] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[104] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[8] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[72] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[40] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[107] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[139] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[171] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[11] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[75] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[43] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[203] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[235] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[9] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[73] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[41] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[105] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[169] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[137] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[201] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[233] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[230] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[198] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[6] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[70] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[38] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[102] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[166] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[134] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[36] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[4] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[68] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[196] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[228] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[164] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[132] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[100] {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10 {} raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[190] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[199] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[231] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[7] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[71] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[39] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[167] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[135] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[103] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[194] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[226] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[2] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[34] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[66] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[162] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[98] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[130] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[210] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[179] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[161] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[182] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[183] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[180] {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[191] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[30] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[94] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[62] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[126] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[158] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[222] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[254] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[189] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[197] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[229] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[69] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[5] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[37] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[165] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[101] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[133] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[3] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[35] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[67] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[227] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[195] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[99] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[163] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[131] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[242] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[178] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[146] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[114] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[50] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[82] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[18] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[81] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[17] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[49] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[113] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[177] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[145] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[209] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[241] {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[48] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[16] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[80] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[208] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[240] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[112] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[176] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[144] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[243] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[211] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[51] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[19] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[83] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[115] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[147] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[33] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[65] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[225] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[193] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[129] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[97] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[150] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[118] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[246] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[214] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[22] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[86] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[54] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[186] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[87] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[23] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[55] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[247] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[215] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[119] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[151] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[181] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[244] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[212] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[148] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[116] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[84] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[20] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[52] {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[188] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[95] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[31] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[63] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[255] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[223] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[127] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[159] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[221] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[253] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[125] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[157] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[61] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[29] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[93] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[185] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10 {} raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[184] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[187] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[218] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[250] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[122] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[154] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[26] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[90] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[58] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[85] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[53] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[21] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[213] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[245] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[117] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[149] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10 {} raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[124] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[156] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[252] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[220] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[28] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[60] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[92] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[57] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[89] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[25] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[121] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[153] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[249] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[217] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[88] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[24] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[56] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[248] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[216] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[152] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[120] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9 {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[155] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[123] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[251] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[219] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[59] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[91] {} rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[27] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251] {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8 {} rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251] {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8 {} rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251] {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8 {} rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9 {} } {                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       } {                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       } "DRC_MODE" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tapdel10:inst13|del1 vme_interface:inst2|del80 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[32] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[64] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[0] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[160] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[128] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[96] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[192] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[224] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[142] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[110] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[174] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[46] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[14] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[78] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[206] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[238] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[32] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[96] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[128] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[160] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a32~portb_address_reg9 rraw2:inst195|lpm_compare:lpm_compare_component|cmpr_e6l:auto_generated|aeb_output_dffe0a[0] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[0] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[64] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[192] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[224] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a0~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[172] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[108] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[140] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[236] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[204] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[12] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[44] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[76] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[47] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[15] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[79] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[239] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[207] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[175] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[111] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[143] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[74] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[42] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[10] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[202] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[234] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[170] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[106] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[138] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9 rraw1:inst412|lpm_compare:lpm_compare_component|cmpr_e6l:auto_generated|aeb_output_dffe0a[0] rraw:inst411|lpm_compare:lpm_compare_component|cmpr_ilk:auto_generated|aeb_output_dffe0a[0] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[173] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[141] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[109] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[13] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[45] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[77] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[205] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[237] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[200] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[232] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[136] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[168] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[104] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[8] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[72] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[40] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[46] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[110] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[142] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[174] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a46~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[14] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[78] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[206] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[238] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a14~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[107] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[139] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[171] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[11] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[75] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[43] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[203] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[235] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[9] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[73] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[41] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[105] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[169] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[137] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[201] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[233] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[44] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[108] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[140] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[172] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a44~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[12] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[76] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[204] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[236] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a12~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[47] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[111] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[143] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[175] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a47~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[15] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[79] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[207] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[239] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a15~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[10] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[74] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[202] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[234] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a10~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[42] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[106] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[138] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[170] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a42~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[45] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[109] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[141] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[173] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a45~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[13] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[77] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[205] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[237] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a13~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[8] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[72] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[200] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[232] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a8~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[40] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[104] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[136] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[168] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a40~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[230] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[198] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[6] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[70] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[38] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[102] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[166] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[134] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[36] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[4] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[68] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[196] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[228] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[164] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[132] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[100] raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10 raw_sim_mem:inst33|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[43] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[107] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[139] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[171] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a43~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[11] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[75] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[203] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[235] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a11~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[9] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[73] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[201] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[233] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a9~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[41] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[105] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[137] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[169] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a41~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[190] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[199] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[231] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[7] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[71] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[39] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[167] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[135] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[103] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[194] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[226] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[2] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[34] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[66] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[162] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[98] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[130] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[210] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[179] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[161] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[182] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[183] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[180] raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a14~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[191] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[30] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[94] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[62] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[126] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[158] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[222] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[254] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[189] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[197] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[229] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[69] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[5] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[37] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[165] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[101] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[133] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[3] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[35] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[67] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[227] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[195] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[99] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[163] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[131] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[242] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[178] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[146] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[114] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[50] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[82] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[18] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[81] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[17] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[49] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[113] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[177] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[145] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[209] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[241] raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[48] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[16] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[80] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[208] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[240] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[112] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[176] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[144] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[243] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[211] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[51] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[19] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[83] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[115] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[147] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[33] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[65] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[1] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[225] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[193] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[129] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[97] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[150] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[118] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[246] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[214] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[22] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[86] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[54] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[186] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[87] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[23] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[55] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[247] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[215] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[119] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[151] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[181] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[244] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[212] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[148] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[116] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[84] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[20] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[52] raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a2~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a5~porta_address_reg11 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[188] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[95] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[31] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[63] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[255] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[223] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[127] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[159] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[221] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[253] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[125] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[157] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[61] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[29] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[93] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[6] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[70] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[198] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[230] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a6~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[38] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[102] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[134] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[166] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a38~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[36] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[100] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[132] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[164] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a36~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[4] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[68] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[196] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[228] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a4~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[185] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a10~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a15~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a1~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a6~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a7~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a8~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a9~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a12~porta_address_reg11 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_we_reg raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_datain_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_memory_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg0 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg1 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg2 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg3 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg4 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg5 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg6 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg7 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg8 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg9 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg10 raw_sim_mem:inst86|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a13~porta_address_reg11 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[184] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[187] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[218] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[250] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[122] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[154] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[26] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[90] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[58] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[85] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[53] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[21] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[213] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[245] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[117] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[149] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a3~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a4~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a0~porta_address_reg11 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_we_reg raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_datain_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_memory_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg0 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg1 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg2 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg3 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg4 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg5 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg6 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg7 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg8 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg9 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg10 raw_sim_mem:inst8|altsyncram:altsyncram_component|altsyncram_tgn1:auto_generated|ram_block1a11~porta_address_reg11 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[124] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[156] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[252] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[220] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[28] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[60] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[92] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[62] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[126] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[158] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[190] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a62~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[7] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[71] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[199] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[231] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a7~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[39] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[103] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[135] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[167] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a39~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[2] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[66] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[194] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[226] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a2~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[34] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[98] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[130] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[162] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a34~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[57] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[89] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[25] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[121] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[153] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[249] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[217] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[50] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[114] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[146] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[210] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a50~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[51] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[115] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[147] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[179] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a51~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[33] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[97] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[129] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[161] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a33~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[88] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[24] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[56] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[248] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[216] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[152] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[120] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9 rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[155] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[123] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[251] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[219] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[59] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[91] rraw_sw:inst415|lpm_mux:lpm_mux_component|mux_5me:auto_generated|external_latency_ffsa[27] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[54] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[118] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[150] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[182] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a54~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[55] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[119] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[151] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[183] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a55~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[52] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[116] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[148] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[180] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a52~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[63] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[127] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[159] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[191] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a63~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[30] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[94] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[222] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[254] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a30~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[61] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[125] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[157] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[189] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a61~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[5] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[69] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[197] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[229] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a5~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[37] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[101] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[133] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[165] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a37~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[3] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[67] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[195] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[227] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a3~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[35] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[99] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[131] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[163] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a35~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[18] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[82] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[178] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[242] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a18~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[17] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[81] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[209] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[241] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a17~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[49] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[113] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[145] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[177] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a49~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[48] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[112] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[144] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[176] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a48~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[16] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[80] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[208] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[240] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a16~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[19] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[83] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[211] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[243] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a19~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[1] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[65] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[193] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[225] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a1~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251] rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8 rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[22] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[86] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[214] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[246] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a22~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[58] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[122] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[154] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[186] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a58~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[23] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[87] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[215] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[247] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a23~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[53] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[117] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[149] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[181] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a53~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[20] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[84] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[212] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[244] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a20~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[60] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[124] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[156] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[188] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a60~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[31] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[95] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[223] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[255] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a31~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[29] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[93] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[221] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[253] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a29~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[57] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[121] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[153] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[185] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a57~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[56] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[120] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[152] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[184] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a56~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[59] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[123] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[155] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[187] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a59~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[26] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[90] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[218] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[250] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a26~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[21] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[85] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[213] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[245] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a21~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[28] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[92] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[220] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[252] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a28~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[25] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[89] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[217] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[249] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a25~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[24] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[88] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[216] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[248] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a24~portb_address_reg9 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251] rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8 rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[27] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[91] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[219] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|q_b[251] rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_re_reg rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg0 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg1 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg2 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg3 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg4 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg5 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg6 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg7 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg8 rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ram_block1a27~portb_address_reg9 } "DRC_MODE" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tapdel10:inst13\|del1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! ripple clock structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 5 " "Warning: (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 5 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " vme_interface:inst2\|_modsel~2 " "Warning: Node  \"vme_interface:inst2\|_modsel~2\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 98 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|_modsel~2 {vme_interface:inst2|vme_addr[22] vme_interface:inst2|vme_addr[23] vme_interface:inst2|vme_addr[24] vme_interface:inst2|vme_addr[25] vme_interface:inst2|vme_addr[18] vme_interface:inst2|vme_addr[16] vme_interface:inst2|vme_addr[14] vme_interface:inst2|vme_addr[19] vme_interface:inst2|vme_addr[17] vme_interface:inst2|vme_addr[15] } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|_modsel~2 vme_interface:inst2|vme_addr[22] vme_interface:inst2|vme_addr[23] vme_interface:inst2|vme_addr[24] vme_interface:inst2|vme_addr[25] vme_interface:inst2|vme_addr[18] vme_interface:inst2|vme_addr[16] vme_interface:inst2|vme_addr[14] vme_interface:inst2|vme_addr[19] vme_interface:inst2|vme_addr[17] vme_interface:inst2|vme_addr[15] } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|_modsel~2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " tdc_vme:inst57\|vme_testmodewrite " "Warning: Node  \"tdc_vme:inst57\|vme_testmodewrite\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 364 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|vme_testmodewrite {tdc_vme:inst57|testmodereg } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|vme_testmodewrite tdc_vme:inst57|testmodereg } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testmodewrite" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " tdc_vme:inst57\|vme_vmel2amodewrite " "Warning: Node  \"tdc_vme:inst57\|vme_vmel2amodewrite\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 385 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|vme_vmel2amodewrite {tdc_vme:inst57|vmel2amodereg } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|vme_vmel2amodewrite tdc_vme:inst57|vmel2amodereg } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_vmel2amodewrite" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " tdc_vme:inst57\|vme_testdatamodewrite " "Warning: Node  \"tdc_vme:inst57\|vme_testdatamodewrite\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 371 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|vme_testdatamodewrite {tdc_vme:inst57|testdatamodereg } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|vme_testdatamodewrite tdc_vme:inst57|testdatamodereg } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_testdatamodewrite" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " tdc_vme:inst57\|vme_haltmodewrite " "Warning: Node  \"tdc_vme:inst57\|vme_haltmodewrite\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 378 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|vme_haltmodewrite {tdc_vme:inst57|haltmodereg } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|vme_haltmodewrite tdc_vme:inst57|haltmodereg } "DRC_SRC_DST_MODE" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|vme_haltmodewrite" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 600 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 600 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " et_err:inst307\|got_dc_err_bus " "Info: Node  \"et_err:inst307\|got_dc_err_bus\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 32 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { et_err:inst307|got_dc_err_bus {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { et_err:inst307|got_dc_err_bus } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "et_err:inst307\|got_dc_err_bus" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Node  \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " et_err:inst307\|dc_cnt\[4\] " "Info: Node  \"et_err:inst307\|dc_cnt\[4\]\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 46 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { et_err:inst307|dc_cnt[4] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { et_err:inst307|dc_cnt[4] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "et_err:inst307\|dc_cnt\[4\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " et_err:inst307\|dc_cnt\[3\] " "Info: Node  \"et_err:inst307\|dc_cnt\[3\]\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 46 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { et_err:inst307|dc_cnt[3] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { et_err:inst307|dc_cnt[3] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "et_err:inst307\|dc_cnt\[3\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " et_err:inst307\|dc_cnt\[5\] " "Info: Node  \"et_err:inst307\|dc_cnt\[5\]\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 46 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { et_err:inst307|dc_cnt[5] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { et_err:inst307|dc_cnt[5] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "et_err:inst307\|dc_cnt\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl " "Info: Node  \"PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " et_err:inst307\|dc_cnt\[1\] " "Info: Node  \"et_err:inst307\|dc_cnt\[1\]\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 46 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { et_err:inst307|dc_cnt[1] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { et_err:inst307|dc_cnt[1] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "et_err:inst307\|dc_cnt\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " et_err:inst307\|dc_cnt\[2\] " "Info: Node  \"et_err:inst307\|dc_cnt\[2\]\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 46 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { et_err:inst307|dc_cnt[2] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { et_err:inst307|dc_cnt[2] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "et_err:inst307\|dc_cnt\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " et_err:inst307\|dc_cnt\[0\] " "Info: Node  \"et_err:inst307\|dc_cnt\[0\]\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 46 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { et_err:inst307|dc_cnt[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { et_err:inst307|dc_cnt[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "et_err:inst307\|dc_cnt\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " live_generator:inst496\|LessThan0~3 " "Info: Node  \"live_generator:inst496\|LessThan0~3\"" {  } { { "live_generator.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/live_generator.v" 27 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { live_generator:inst496|LessThan0~3 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { live_generator:inst496|LessThan0~3 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "live_generator:inst496\|LessThan0~3" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " et_err:inst307\|is_dc_header~0 " "Info: Node  \"et_err:inst307\|is_dc_header~0\"" {  } { { "et_err.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/et_err.v" 41 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { et_err:inst307|is_dc_header~0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { et_err:inst307|is_dc_header~0 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "et_err:inst307\|is_dc_header~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " line_dff:inst301\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Node  \"line_dff:inst301\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { line_dff:inst301|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { line_dff:inst301|lpm_ff:lpm_ff_component|dffs[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "line_dff:inst301\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " line_dff:inst498\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Node  \"line_dff:inst498\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { line_dff:inst498|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { line_dff:inst498|lpm_ff:lpm_ff_component|dffs[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "line_dff:inst498\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|m_ctrlwrite64 " "Info: Node  \"tdc_vme:inst57\|m_ctrlwrite64\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|m_ctrlwrite64 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|m_ctrlwrite64 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) vme_data~31 " "Info: Node (tri-state) \"vme_data~31\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -824 2152 2328 -808 "vme_data\[31..0\]" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_data~31 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_data~31 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_data~31" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|m_ctrlwrite64~0 " "Info: Node  \"tdc_vme:inst57\|m_ctrlwrite64~0\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 445 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|m_ctrlwrite64~0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|m_ctrlwrite64~0 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite64~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|m_ctrlwrite69~1 " "Info: Node  \"tdc_vme:inst57\|m_ctrlwrite69~1\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 450 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|m_ctrlwrite69~1 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|m_ctrlwrite69~1 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite69~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|_~10 " "Info: Node  \"tdc_vme:inst57\|_~10\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|_~10 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|_~10 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~10" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|vme_addr\[8\] " "Info: Node  \"vme_interface:inst2\|vme_addr\[8\]\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|vme_addr[8] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|vme_addr[8] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|dataout\[31\]~59 " "Info: Node  \"tdc_vme:inst57\|dataout\[31\]~59\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 286 10 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|dataout[31]~59 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|dataout[31]~59 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|dataout\[31\]~59" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[1] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[2] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[2] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|vme_addr\[10\] " "Info: Node  \"vme_interface:inst2\|vme_addr\[10\]\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|vme_addr[10] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|vme_addr[10] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[10\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|_~0 " "Info: Node  \"tdc_vme:inst57\|_~0\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|_~0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|_~0 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|m_ctrlwrite53 " "Info: Node  \"tdc_vme:inst57\|m_ctrlwrite53\"" {  } { { "tdc_vme.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/tdc_vme.tdf" 434 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|m_ctrlwrite53 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|m_ctrlwrite53 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|m_ctrlwrite53" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { altpll00:inst233|altpll:altpll_component|_clk0~clkctrl } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altpll00:inst233\|altpll:altpll_component\|_clk0~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Node  \"line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { line_dff:inst499|lpm_ff:lpm_ff_component|dffs[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "line_dff:inst499\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl " "Info: Node  \"PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { PLL_VME:inst22|altpll:altpll_component|_clk2~clkctrl } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_VME:inst22\|altpll:altpll_component\|_clk2~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[4] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[3] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[5] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Info: Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { altera_internal_jtag~TCKUTAPclkctrl {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { altera_internal_jtag~TCKUTAPclkctrl } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAPclkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|vme_addr\[8\] " "Info: Node  \"vme_interface:inst2\|vme_addr\[8\]\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 71 11 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|vme_addr[8] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|vme_addr[8] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|vme_addr\[8\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|_~15 " "Info: Node  \"tdc_vme:inst57\|_~15\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|_~15 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|_~15 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~15" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " lv1a_pipeline:inst116\|Mux5~20 " "Info: Node  \"lv1a_pipeline:inst116\|Mux5~20\"" {  } { { "lv1a_pipeline.v" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/lv1a_pipeline.v" 363 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { lv1a_pipeline:inst116|Mux5~20 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { lv1a_pipeline:inst116|Mux5~20 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lv1a_pipeline:inst116\|Mux5~20" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|_~45 " "Info: Node  \"tdc_vme:inst57\|_~45\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|_~45 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|_~45 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~45" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|_~10 " "Info: Node  \"tdc_vme:inst57\|_~10\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|_~10 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|_~10 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~10" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|del80~clkctrl " "Info: Node  \"vme_interface:inst2\|del80~clkctrl\"" {  } { { "vme_interface.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/vme_interface.tdf" 55 3 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|del80~clkctrl {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|del80~clkctrl } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|del80~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 922 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[2] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[2] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\] " "Info: Node  \"vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]\"" {  } { { "db/cntr_5ih.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_5ih.tdf" 78 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { vme_interface:inst2|lpm_counter:address_cnt|cntr_5ih:auto_generated|safe_q[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vme_interface:inst2\|lpm_counter:address_cnt\|cntr_5ih:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst328 " "Info: Node  \"inst328\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { 4240 11192 11256 4288 "inst328" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { inst328 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { inst328 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst328" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " VME_thing:inst69\|dff_one:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Node  \"VME_thing:inst69\|dff_one:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { VME_thing:inst69|dff_one:inst29|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { VME_thing:inst69|dff_one:inst29|lpm_ff:lpm_ff_component|dffs[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VME_thing:inst69\|dff_one:inst29\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|_~33 " "Info: Node  \"tdc_vme:inst57\|_~33\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|_~33 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|_~33 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~33" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|_~65 " "Info: Node  \"tdc_vme:inst57\|_~65\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|_~65 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|_~65 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~65" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena\"" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 606 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[2\] " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[2\]\"" {  } { { "db/cntr_rfi.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_rfi.tdf" 98 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[2] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[2] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[1\] " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[1\]\"" {  } { { "db/cntr_rfi.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_rfi.tdf" 98 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[1] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[1] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[0\] " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[0\]\"" {  } { { "db/cntr_rfi.tdf" "" { Text "C:/workspace/firmware/TOP-CDT/main/project/db/cntr_rfi.tdf" 98 8 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[0] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rfi:auto_generated|safe_q[0] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\|cntr_rfi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0 " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " tdc_vme:inst57\|_~51 " "Info: Node  \"tdc_vme:inst57\|_~51\"" {  } { { "sigma_delta.bdf" "" { Schematic "C:/workspace/firmware/TOP-CDT/main/project/sigma_delta.bdf" { { -800 1528 1760 864 "inst57" "" } } } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { tdc_vme:inst57|_~51 {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { tdc_vme:inst57|_~51 } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tdc_vme:inst57\|_~51" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " VME_thing:inst69\|dff32:inst24\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Node  \"VME_thing:inst69\|dff32:inst24\|lpm_ff:lpm_ff_component\|dffs\[16\]\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[16] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[16] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VME_thing:inst69\|dff32:inst24\|lpm_ff:lpm_ff_component\|dffs\[16\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " VME_thing:inst69\|dff32:inst24\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Node  \"VME_thing:inst69\|dff32:inst24\|lpm_ff:lpm_ff_component\|dffs\[17\]\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[17] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { VME_thing:inst69|dff32:inst24|lpm_ff:lpm_ff_component|dffs[17] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VME_thing:inst69\|dff32:inst24\|lpm_ff:lpm_ff_component\|dffs\[17\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Node  \"VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[17\]\"" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[17] {} } {  } {  } "" } } { "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/91/quartus/bin64/RTL_Viewer.qrui" "" { VME_thing:inst69|dff32:inst136|lpm_ff:lpm_ff_component|dffs[17] } "" } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VME_thing:inst69\|dff32:inst136\|lpm_ff:lpm_ff_component\|dffs\[17\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "650 8 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 650 information messages and 8 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 41 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Info: Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 14:05:09 2022 " "Info: Processing ended: Mon Jan 31 14:05:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Info: Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:26 " "Info: Total CPU time (on all processors): 00:02:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 458 s " "Info: Quartus II Full Compilation was successful. 0 errors, 458 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
