Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Tue Sep  5 21:43:38 2023
| Host              : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file RFSoC_Main_blk_wrapper_timing_summary_routed.rpt -pb RFSoC_Main_blk_wrapper_timing_summary_routed.pb -rpx RFSoC_Main_blk_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : RFSoC_Main_blk_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.28 07-24-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.355        0.000                      0                49931        0.010        0.000                      0                49931        3.400        0.000                       0                 10340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
RFADC0_CLK        {0.000 5.000}      10.000          100.000         
RFADC0_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC1_CLK        {0.000 5.000}      10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC2_CLK        {0.000 5.000}      10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC3_CLK        {0.000 5.000}      10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}      10.000          100.000         
RFDAC0_CLK        {0.000 5.000}      10.000          100.000         
RFDAC1_CLK        {0.000 5.000}      10.000          100.000         
clk_pl_0          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.355        0.000                      0                49835        0.010        0.000                      0                49835        3.400        0.000                       0                 10340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.639        0.000                      0                   96        0.185        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[10])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<10>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[11])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<11>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[12])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[13])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[14])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[15])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<15>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[16])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<16>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[17])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<17>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[18])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<18>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 5.627ns (59.250%)  route 3.870ns (40.750%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=5 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 11.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.467ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.423ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.664     1.890    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X46Y166        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.968 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[17]/Q
                         net (fo=33, routed)          0.853     2.821    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/C[17]
    DSP48E2_X9Y85        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.105     2.926 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     2.926    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_C_DATA.C_DATA<17>
    DSP48E2_X9Y85        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[29])
                                                      0.585     3.511 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.511    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y85        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.109     3.620 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_1_out/DSP_OUTPUT_INST/P[29]
                         net (fo=17, routed)          1.832     5.452    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/C[33]
    DSP48E2_X4Y108       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[33]_C_DATA[33])
                                                      0.105     5.557 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, routed)           0.000     5.557    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_C_DATA.C_DATA<33>
    DSP48E2_X4Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[33]_ALU_OUT[35])
                                                      0.585     6.142 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     6.142    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_ALU.ALU_OUT<35>
    DSP48E2_X4Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     6.251 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/p_0_out__11/DSP_OUTPUT_INST/P[35]
                         net (fo=1, routed)           0.345     6.596    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/B[1]
    DSP48E2_X4Y109       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     6.747 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.747    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X4Y109       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     6.820 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.820    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X4Y109       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[32])
                                                      0.609     7.429 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER_INST/V[32]
                         net (fo=1, routed)           0.000     7.429    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_MULTIPLIER.V<32>
    DSP48E2_X4Y109       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[32]_V_DATA[32])
                                                      0.046     7.475 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA_INST/V_DATA[32]
                         net (fo=1, routed)           0.000     7.475    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_M_DATA.V_DATA<32>
    DSP48E2_X4Y109       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[32]_ALU_OUT[47])
                                                      0.571     8.046 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.046    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y109       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.168 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     8.206    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/PCIN[47]
    DSP48E2_X4Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     8.752 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     8.752    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.874 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.888    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/PCIN[47]
    DSP48E2_X4Y111       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.434 f  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.434    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y111       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     9.543 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.297     9.840    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_full_product[13]__1_n_105
    SLICE_X30Y280        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     9.940 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16/O
                         net (fo=1, routed)           0.016     9.956    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_16_n_0
    SLICE_X30Y280        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.146 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.172    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_2_n_0
    SLICE_X30Y281        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076    10.248 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.449    10.697    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/C[8]
    DSP48E2_X5Y112       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    10.802 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    10.802    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X5Y112       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[19])
                                                      0.585    11.387 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000    11.387    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_ALU.ALU_OUT<19>
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.587    11.769    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/CLK
    DSP48E2_X5Y112       DSP_OUTPUT                                   r  RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.088    11.857    
                         clock uncertainty           -0.130    11.727    
    DSP48E2_X5Y112       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015    11.742    RFSoC_Main_blk_i/DAC_Controller_4/inst/rfdc_dds/phase_input_reg[13]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                         -11.387    
  -------------------------------------------------------------------
                         slack                                  0.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_4/inst/axi2fifo_0/s_axi_bid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.151%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.559ns (routing 0.423ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.467ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.559     1.741    RFSoC_Main_blk_i/DAC_Controller_4/inst/axi2fifo_0/s_axi_aclk
    SLICE_X30Y67         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_4/inst/axi2fifo_0/s_axi_bid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.799 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/axi2fifo_0/s_axi_bid_reg[6]/Q
                         net (fo=1, routed)           0.107     1.906    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/D[8]
    SLICE_X29Y65         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.773     1.999    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/aclk
    SLICE_X29Y65         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.165     1.834    
    SLICE_X29Y65         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.896    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/axi2com_0/s_axi_bid_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.061ns (34.857%)  route 0.114ns (65.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.558ns (routing 0.423ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.467ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.558     1.740    RFSoC_Main_blk_i/TimeController_0/inst/axi2com_0/s_axi_aclk
    SLICE_X30Y68         FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/axi2com_0/s_axi_bid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.801 r  RFSoC_Main_blk_i/TimeController_0/inst/axi2com_0/s_axi_bid_reg[9]/Q
                         net (fo=1, routed)           0.114     1.915    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[11]
    SLICE_X29Y69         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.783     2.009    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X29Y69         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.165     1.844    
    SLICE_X29Y69         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.904    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpdi_por_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.807ns (routing 0.423ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.467ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.807     1.989    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/s_axi_aclk
    SLICE_X117Y95        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y95        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.048 r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/rdata_reg[2]/Q
                         net (fo=1, routed)           0.068     2.116    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/rdata[2]
    SLICE_X117Y96        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpdi_por_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       2.053     2.279    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/s_axi_aclk
    SLICE_X117Y96        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpdi_por_reg[2]/C
                         clock pessimism             -0.237     2.042    
    SLICE_X117Y96        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.104    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpdi_por_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.081ns (44.262%)  route 0.102ns (55.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.807ns (routing 0.423ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.467ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.807     1.989    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/s_axi_aclk
    SLICE_X112Y122       FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.047 f  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/status_reg/Q
                         net (fo=5, routed)           0.078     2.125    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/status_reg_n_0
    SLICE_X111Y122       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     2.148 r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_3/O
                         net (fo=1, routed)           0.024     2.172    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/bgt_sm_state__1[4]
    SLICE_X111Y122       FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       2.052     2.278    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/s_axi_aclk
    SLICE_X111Y122       FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state_reg[4]/C
                         clock pessimism             -0.178     2.100    
    SLICE_X111Y122       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.160    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.574ns (routing 0.423ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.467ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.574     1.756    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X24Y59         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.814 r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/Q
                         net (fo=11, routed)          0.169     1.983    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awid[4]
    SLICE_X24Y63         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.796     2.022    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X24Y63         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[4]/C
                         clock pessimism             -0.111     1.911    
    SLICE_X24Y63         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.971    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.559ns (routing 0.423ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.467ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.559     1.741    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X27Y37         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.802 r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.111     1.913    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X26Y38         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.785     2.011    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y38         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.170     1.841    
    SLICE_X26Y38         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.901    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpdi_por_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.806ns (routing 0.423ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.467ns, distribution 1.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.806     1.988    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/s_axi_aclk
    SLICE_X117Y94        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y94        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.048 r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/rdata_reg[5]/Q
                         net (fo=1, routed)           0.069     2.117    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/rdata[5]
    SLICE_X117Y96        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpdi_por_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       2.053     2.279    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/s_axi_aclk
    SLICE_X117Y96        FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpdi_por_reg[5]/C
                         clock pessimism             -0.237     2.042    
    SLICE_X117Y96        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.104    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc0/drpdi_por_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_4/inst/axi2fifo_0/s_axi_bid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.555ns (routing 0.423ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.467ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.555     1.737    RFSoC_Main_blk_i/DAC_Controller_4/inst/axi2fifo_0/s_axi_aclk
    SLICE_X30Y73         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_4/inst/axi2fifo_0/s_axi_bid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.795 r  RFSoC_Main_blk_i/DAC_Controller_4/inst/axi2fifo_0/s_axi_bid_reg[2]/Q
                         net (fo=1, routed)           0.124     1.919    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/D[4]
    SLICE_X29Y69         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.783     2.009    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/aclk
    SLICE_X29Y69         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.165     1.844    
    SLICE_X29Y69         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.906    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.569ns (routing 0.423ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.467ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.569     1.751    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y18         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.809 r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[1]/Q
                         net (fo=2, routed)           0.070     1.879    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[1]
    SLICE_X29Y17         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.797     2.023    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y17         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[1]/C
                         clock pessimism             -0.219     1.804    
    SLICE_X29Y17         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.866    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_7/inst/axi2fifo_0/s_axi_bid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.566ns (routing 0.423ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.467ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.566     1.748    RFSoC_Main_blk_i/DAC_Controller_7/inst/axi2fifo_0/s_axi_aclk
    SLICE_X29Y63         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_7/inst/axi2fifo_0/s_axi_bid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.806 r  RFSoC_Main_blk_i/DAC_Controller_7/inst/axi2fifo_0/s_axi_bid_reg[0]/Q
                         net (fo=1, routed)           0.067     1.873    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/D[2]
    SLICE_X29Y62         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.785     2.011    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/aclk
    SLICE_X29Y62         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.214     1.797    
    SLICE_X29Y62         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.859    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.181ns (17.173%)  route 0.873ns (82.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 11.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.423ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.594     3.062    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y40         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.544    11.726    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y40         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.170    11.896    
                         clock uncertainty           -0.130    11.767    
    SLICE_X33Y40         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.701    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.181ns (17.173%)  route 0.873ns (82.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 11.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.423ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.594     3.062    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y40         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.544    11.726    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y40         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.170    11.896    
                         clock uncertainty           -0.130    11.767    
    SLICE_X33Y40         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.701    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.181ns (17.173%)  route 0.873ns (82.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 11.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.423ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.594     3.062    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y40         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.544    11.726    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y40         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.170    11.896    
                         clock uncertainty           -0.130    11.767    
    SLICE_X33Y40         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.701    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.181ns (17.173%)  route 0.873ns (82.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 11.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.423ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.594     3.062    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y40         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.544    11.726    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y40         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.170    11.896    
                         clock uncertainty           -0.130    11.767    
    SLICE_X33Y40         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.701    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.181ns (17.173%)  route 0.873ns (82.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 11.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.423ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.594     3.062    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y40         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.544    11.726    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y40         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.170    11.896    
                         clock uncertainty           -0.130    11.767    
    SLICE_X33Y40         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.701    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.062    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.181ns (17.238%)  route 0.869ns (82.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.423ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.590     3.058    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y46         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.557    11.739    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y46         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.217    11.956    
                         clock uncertainty           -0.130    11.827    
    SLICE_X32Y46         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.761    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.181ns (17.238%)  route 0.869ns (82.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.423ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.590     3.058    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y46         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.557    11.739    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y46         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.217    11.956    
                         clock uncertainty           -0.130    11.827    
    SLICE_X32Y46         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.761    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.181ns (17.238%)  route 0.869ns (82.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.423ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.590     3.058    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y46         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.557    11.739    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y46         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.217    11.956    
                         clock uncertainty           -0.130    11.827    
    SLICE_X32Y46         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.761    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.181ns (17.238%)  route 0.869ns (82.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.423ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.590     3.058    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y46         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.557    11.739    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y46         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.217    11.956    
                         clock uncertainty           -0.130    11.827    
    SLICE_X32Y46         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.761    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.181ns (17.255%)  route 0.868ns (82.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns = ( 11.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.467ns, distribution 1.315ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.423ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.782     2.008    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y42         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.089 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.279     2.368    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y43         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.468 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.589     3.057    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X32Y46         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.559    11.741    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X32Y46         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.217    11.958    
                         clock uncertainty           -0.130    11.829    
    SLICE_X32Y46         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.763    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  8.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.054ns (25.592%)  route 0.157ns (74.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.282ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.307    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.100     1.247    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.105     1.142    
    SLICE_X30Y49         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.122    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.054ns (25.592%)  route 0.157ns (74.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.282ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.105     1.307    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y49         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.100     1.247    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y49         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.105     1.142    
    SLICE_X30Y49         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.122    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.079ns (44.134%)  route 0.100ns (55.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.974ns (routing 0.252ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.282ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.974     1.094    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.133 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.030     1.163    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y30         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.040     1.203 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.273    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y30         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.099     1.246    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y30         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.141     1.105    
    SLICE_X29Y30         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.085    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.054ns (22.689%)  route 0.184ns (77.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.282ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.132     1.334    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y48         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.105     1.252    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y48         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.105     1.147    
    SLICE_X30Y48         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.127    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.054ns (22.689%)  route 0.184ns (77.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.282ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.132     1.334    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y48         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.105     1.252    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y48         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.105     1.147    
    SLICE_X30Y48         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.127    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.054ns (22.689%)  route 0.184ns (77.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.282ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.132     1.334    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y48         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.105     1.252    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y48         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.105     1.147    
    SLICE_X30Y48         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.127    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.054ns (22.689%)  route 0.184ns (77.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.282ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.132     1.334    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y48         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.105     1.252    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y48         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.105     1.147    
    SLICE_X30Y48         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.127    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.054ns (22.785%)  route 0.183ns (77.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.282ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.333    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y48         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.103     1.250    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y48         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.105     1.145    
    SLICE_X30Y48         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.125    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.054ns (22.785%)  route 0.183ns (77.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.282ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.333    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y48         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.103     1.250    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y48         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.105     1.145    
    SLICE_X30Y48         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.125    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.054ns (22.222%)  route 0.189ns (77.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.976ns (routing 0.252ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.282ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       0.976     1.096    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y50         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.188    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y49         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.202 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.137     1.339    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y49         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=12948, routed)       1.103     1.250    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y49         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.105     1.145    
    SLICE_X32Y49         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.125    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.214    





