CVC: Circuit Validation Check  Version 1.1.3
CVC: Log output to /home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/runs/RUN_2022.10.02_17.39.07/reports/signoff/DSM.rpt
CVC: Error output to /home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/runs/RUN_2022.10.02_17.39.07/reports/signoff/DSM.rpt.error.gz
CVC: Debug output to /home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/runs/RUN_2022.10.02_17.39.07/reports/signoff/DSM.rpt.debug.gz
CVC: Start: Sun Oct  2 17:39:41 2022

Using the following parameters for CVC (Circuit Validation Check) from /home/farag/open_design_environment/foundry/pdks/skywaters/sky130A/libs.tech/openlane/cvc/cvcrc
CVC_TOP = 'DSM'
CVC_NETLIST = '/home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/runs/RUN_2022.10.02_17.39.07/tmp/signoff/DSM.cdl'
CVC_MODE = 'DSM'
CVC_MODEL_FILE = '/home/farag/open_design_environment/foundry/pdks/skywaters/sky130A/libs.tech/openlane/cvc/models'
CVC_POWER_FILE = '/home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/runs/RUN_2022.10.02_17.39.07/tmp/signoff/DSM.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/runs/RUN_2022.10.02_17.39.07/reports/signoff/DSM.rpt'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
CVC_MODEL_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /home/farag/open_design_environment/tools/OpenLane-2022.09.08/designs/DSM/runs/RUN_2022.10.02_17.39.07/tmp/signoff/DSM.cdl

Cdl fixed data size 36300
Usage CDL: Time: 0  Memory: 7676  I/O: 8  Swap: 0
CVC: Counting and linking...
Fatal error:could not find subcircuit: XFILLER_9_137(sky130_ef_sc_hd__decap_12) in DSM

