#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul  1 18:27:57 2020
# Process ID: 17176
# Current directory: D:/Vivado/Lab5_Mcpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18276 D:\Vivado\Lab5_Mcpu\Lab5_Scpu.xpr
# Log file: D:/Vivado/Lab5_Mcpu/vivado.log
# Journal file: D:/Vivado/Lab5_Mcpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Lab5_Mcpu/Lab5_Scpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 754.895 ; gain = 150.770
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: minisys
WARNING: [Synth 8-2490] overwriting previous definition of module para [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module para [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module para [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module para [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v:22]
WARNING: [Synth 8-2611] redeclaration of ansi port debug_wb_pc is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:95]
WARNING: [Synth 8-2611] redeclaration of ansi port debug_wb_rf_wen is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:96]
WARNING: [Synth 8-2611] redeclaration of ansi port debug_wb_rf_wnum is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:97]
WARNING: [Synth 8-2611] redeclaration of ansi port debug_wb_rf_wdata is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:98]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 877.988 ; gain = 53.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'minisys' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [D:/Vivado/Lab5_Mcpu/.Xil/Vivado-17176-LAPTOP-8DPQ2NC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [D:/Vivado/Lab5_Mcpu/.Xil/Vivado-17176-LAPTOP-8DPQ2NC6/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'control32' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/control32.v:113]
INFO: [Synth 8-6155] done synthesizing module 'control32' (2#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-6157] synthesizing module 'executs32' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/executs32.v:22]
INFO: [Synth 8-6157] synthesizing module 'EXT' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/EXT.v:22]
INFO: [Synth 8-6155] done synthesizing module 'EXT' (3#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/EXT.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX_ALU_a' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_a.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_ALU_a' (4#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_a.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_ALU_b' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_b.v:23]
INFO: [Synth 8-226] default block is never used [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_b.v:33]
INFO: [Synth 8-6155] done synthesizing module 'MUX_ALU_b' (5#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_b.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ALU.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'executs32' (7#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/executs32.v:22]
INFO: [Synth 8-6157] synthesizing module 'ifetc32' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ifetc32.v:22]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PC' (8#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-6157] synthesizing module 'NPC' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/NPC.v:22]
INFO: [Synth 8-226] default block is never used [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/NPC.v:58]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (9#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/NPC.v:22]
WARNING: [Synth 8-350] instance 'npc_0' of module 'NPC' requires 8 connections, but only 7 given [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ifetc32.v:49]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [D:/Vivado/Lab5_Mcpu/.Xil/Vivado-17176-LAPTOP-8DPQ2NC6/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (10#1) [D:/Vivado/Lab5_Mcpu/.Xil/Vivado-17176-LAPTOP-8DPQ2NC6/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IR' (11#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifetc32' (12#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ifetc32.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX_RF_a3' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_a3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_RF_a3' (13#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_a3.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_RF_wd' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_wd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_RF_wd' (14#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_wd.v:23]
INFO: [Synth 8-6157] synthesizing module 'idecode32' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/idecode32.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/idecode32.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/idecode32.v:77]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (15#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idecode32' (16#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/idecode32.v:23]
INFO: [Synth 8-6157] synthesizing module 'dmemory32' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/dmemory32.v:22]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/Vivado/Lab5_Mcpu/.Xil/Vivado-17176-LAPTOP-8DPQ2NC6/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (17#1) [D:/Vivado/Lab5_Mcpu/.Xil/Vivado-17176-LAPTOP-8DPQ2NC6/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmemory32' (18#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/dmemory32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'minisys' (19#1) [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:23]
WARNING: [Synth 8-3331] design MUX_RF_wd has unconnected port clock
WARNING: [Synth 8-3331] design executs32 has unconnected port Reset
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[31]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[30]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[29]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[28]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[27]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[26]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[25]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[24]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[23]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[22]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[21]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[20]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[19]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[18]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[17]
WARNING: [Synth 8-3331] design executs32 has unconnected port Inst[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 925.738 ; gain = 101.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin npc_0:Reset to constant 0 [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ifetc32.v:49]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 925.738 ; gain = 101.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 925.738 ; gain = 101.059
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk.dcp' for cell 'cpuclk_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/prgrom/prgrom.dcp' for cell 'ifetc_0/ir_0/instmem'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/ram/ram.dcp' for cell 'dmemory_0/datamem'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_0/inst'
Finished Parsing XDC File [d:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk_board.xdc] for cell 'cpuclk_0/inst'
Parsing XDC File [d:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_0/inst'
Finished Parsing XDC File [d:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc] for cell 'cpuclk_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/minisys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/minisys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1255.750 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1255.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.988 ; gain = 509.309
56 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.988 ; gain = 509.309
set_property top mycpu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run impl_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mycpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mycpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
WARNING: [VRFC 10-3609] overwriting previous definition of module 'para' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v:22]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU_b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_wd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF_wd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_pc' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wen' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wnum' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wdata' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU_a
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unit_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/ram_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Scpu_test_without_bne/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e53b4268b9ee4796ab615f0eae5a4551 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mycpu_tb_behav xil_defaultlib.mycpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.MUX_ALU_a
Compiling module xil_defaultlib.MUX_ALU_b
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.executs32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ifetc32
Compiling module xil_defaultlib.MUX_RF_a3
Compiling module xil_defaultlib.MUX_RF_wd
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.idecode32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.mycpu_tb
WARNING: [XSIM 43-3373] "D:/Vivado/Lab5_Scpu_test_without_bne/mycpu_tb.v" Line 169. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot mycpu_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim/xsim.dir/mycpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul  1 19:20:43 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1398.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mycpu_tb_behav -key {Behavioral:sim_1:Functional:mycpu_tb} -tclbatch {mycpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mycpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mycpu_tb.soc_lite.ifetc_0.ir_0.instmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mycpu_tb.soc_lite.dmemory_0.datamem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
        [      0 ns] Test is running, debug_wb_pc = 0x00000000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.363 ; gain = 11.281
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mycpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1411.363 ; gain = 13.031
run all
==============================================================
Test begin!
        [   7004 ns] Test is running, debug_wb_pc = 0x00000004
--------------------------------------------------------------
[   7009 ns] Error!!!
    reference: PC = 0x00001358, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0x00000004, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 7109291 ps : File "D:/Vivado/Lab5_Scpu_test_without_bne/mycpu_tb.v" Line 198
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mycpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mycpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
WARNING: [VRFC 10-3609] overwriting previous definition of module 'para' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/para.v:22]
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU_b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_RF_wd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF_wd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module para
INFO: [VRFC 10-311] analyzing module idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_pc' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:95]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wen' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:96]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wnum' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:97]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'debug_wb_rf_wdata' is not allowed [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/minisys.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/MUX_ALU_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_ALU_a
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unit_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/ram_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Scpu_test_without_bne/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e53b4268b9ee4796ab615f0eae5a4551 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mycpu_tb_behav xil_defaultlib.mycpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.MUX_ALU_a
Compiling module xil_defaultlib.MUX_ALU_b
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.executs32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ifetc32
Compiling module xil_defaultlib.MUX_RF_a3
Compiling module xil_defaultlib.MUX_RF_wd
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.idecode32
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.mycpu_tb
WARNING: [XSIM 43-3373] "D:/Vivado/Lab5_Scpu_test_without_bne/mycpu_tb.v" Line 169. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot mycpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.168 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module mycpu_tb.soc_lite.ifetc_0.ir_0.instmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module mycpu_tb.soc_lite.dmemory_0.datamem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
        [      0 ns] Test is running, debug_wb_pc = 0x00000000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1676.168 ; gain = 0.000
run all
==============================================================
Test begin!
        [   7004 ns] Test is running, debug_wb_pc = 0x00000004
--------------------------------------------------------------
[   7009 ns] Error!!!
    reference: PC = 0x00001358, wb_rf_wnum = 0x0c, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0x00000004, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 7109291 ps : File "D:/Vivado/Lab5_Scpu_test_without_bne/mycpu_tb.v" Line 198
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/Lab5_Mcpu/Lab5_Scpu.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Wed Jul  1 23:18:13 2020] Launched synth_1...
Run output will be captured here: D:/Vivado/Lab5_Mcpu/Lab5_Scpu.runs/synth_1/runme.log
[Wed Jul  1 23:18:13 2020] Launched impl_1...
Run output will be captured here: D:/Vivado/Lab5_Mcpu/Lab5_Scpu.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.713 . Memory (MB): peak = 2124.902 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.715 . Memory (MB): peak = 2124.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2124.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2227.637 ; gain = 551.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  2 00:02:05 2020...
