#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 17 12:13:30 2024
# Process ID: 12080
# Current directory: E:/TRABAJO_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10980 E:\TRABAJO_FPGA\VHDL_Peaje.xpr
# Log file: E:/TRABAJO_FPGA/vivado.log
# Journal file: E:/TRABAJO_FPGA\vivado.jou
# Running On        :DESKTOP-28O1IPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
# CPU Frequency     :2808 MHz
# CPU Physical cores:6
# CPU Logical cores :6
# Host memory       :8431 MB
# Swap memory       :1342 MB
# Total Virtual     :9774 MB
# Available Virtual :3835 MB
#-----------------------------------------------------------
start_gui
open_project E:/TRABAJO_FPGA/VHDL_Peaje.xpr
update_compile_order -fileset sources_1
create_project project_1 E:/TRABAJO_FPGA/project_1 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
file mkdir E:/TRABAJO_FPGA/project_1/project_1.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open E:/TRABAJO_FPGA/project_1/project_1.srcs/sources_1/new/FSM.vhd w ]
add_files E:/TRABAJO_FPGA/project_1/project_1.srcs/sources_1/new/FSM.vhd
import_files -fileset constrs_1 -force -norecurse C:/Users/sed/Desktop/Nexys-4-DDR-Master.xdc
update_compile_order -fileset sources_1
current_project VHDL_Peaje
current_project project_1
synth_design -top FSM -part xc7a100tcsg324-1 -lint 
file mkdir E:/TRABAJO_FPGA/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/TRABAJO_FPGA/project_1/project_1.srcs/sim_1/new/FSM_TB.vhd w ]
add_files -fileset sim_1 E:/TRABAJO_FPGA/project_1/project_1.srcs/sim_1/new/FSM_TB.vhd
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
delete_fileset [ get_filesets sim_1 ]
export_ip_user_files -of_objects  [get_files E:/TRABAJO_FPGA/project_1/project_1.srcs/sim_1/new/FSM_TB.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/TRABAJO_FPGA/project_1/project_1.srcs/sim_1/new/FSM_TB.vhd
export_ip_user_files -of_objects  [get_files E:/TRABAJO_FPGA/project_1/project_1.srcs/sources_1/new/FSM.vhd] -no_script -reset -force -quiet
remove_files  E:/TRABAJO_FPGA/project_1/project_1.srcs/sources_1/new/FSM.vhd
close_project
