{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.575792,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.287213,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.524208,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.53735,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.278091,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.53735,
	"finish__timing__setup__tns": -0.580661,
	"finish__timing__setup__ws": -0.0518403,
	"finish__clock__skew__setup": 0.375351,
	"finish__clock__skew__hold": 0.375351,
	"finish__timing__drv__max_slew_limit": 0.305921,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.0793729,
	"finish__timing__drv__max_cap": 12,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 18,
	"finish__timing__drv__hold_violation_count": 114,
	"finish__power__internal__total": 0.0517304,
	"finish__power__switching__total": 0.0414547,
	"finish__power__leakage__total": 0.000706152,
	"finish__power__total": 0.0938913,
	"finish__design__io": 264,
	"finish__design__die__area": 57686.4,
	"finish__design__core__area": 56282.4,
	"finish__design__instance__count": 15890,
	"finish__design__instance__area": 32198.5,
	"finish__design__instance__count__stdcell": 15890,
	"finish__design__instance__area__stdcell": 32198.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.572088,
	"finish__design__instance__utilization__stdcell": 0.572088
}