$date
	Sun Nov 20 13:32:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module half_adder_tb $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module half_add $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#1000
1!
1#
#2000
1$
0#
#3000
0!
1"
1#
#4000
0"
0$
0#
