<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

Voltage COntrolled Delay Line (VCDL) is delay gate that can controlled using voltage input.

## How to test

just power up

## External hardware

FPGA or MCU
