ISim log file
Running: C:\Users\Steve Brown\Utah\Fall 2015\ECE 6710\Team Project\GIT\CPU\reg_alu_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Steve Brown/Utah/Fall 2015/ECE 6710/Team Project/GIT/CPU/reg_alu_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Steve Brown/Utah/Fall 2015/ECE 6710/Team Project/GIT/CPU/reg_alu.v" Line 26.  For instance uut/_alu/, width 16 of formal port rSrc is not equal to width 1 of actual signal alu_rSrc.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
BEGINNING SIMULATION...
Finished circuit initialization process.
SIMULATION FINISHED
Stopped at time : 110 ns : File "C:/Users/Steve Brown/Utah/Fall 2015/ECE 6710/Team Project/GIT/CPU/reg_alu_tb.v" Line 83
# restart
# run 1.00us
Simulator is doing circuit initialization process.
BEGINNING SIMULATION...
Finished circuit initialization process.
SIMULATION FINISHED
Stopped at time : 110 ns : File "C:/Users/Steve Brown/Utah/Fall 2015/ECE 6710/Team Project/GIT/CPU/reg_alu_tb.v" Line 83
