[14:26:17.303] <TB2>     INFO: *** Welcome to pxar ***
[14:26:17.303] <TB2>     INFO: *** Today: 2016/05/27
[14:26:17.310] <TB2>     INFO: *** Version: b2a7-dirty
[14:26:17.310] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C15.dat
[14:26:17.311] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:26:17.311] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//defaultMaskFile.dat
[14:26:17.311] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters_C15.dat
[14:26:17.388] <TB2>     INFO:         clk: 4
[14:26:17.388] <TB2>     INFO:         ctr: 4
[14:26:17.388] <TB2>     INFO:         sda: 19
[14:26:17.388] <TB2>     INFO:         tin: 9
[14:26:17.388] <TB2>     INFO:         level: 15
[14:26:17.388] <TB2>     INFO:         triggerdelay: 0
[14:26:17.388] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:26:17.388] <TB2>     INFO: Log level: DEBUG
[14:26:17.398] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:26:17.406] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:26:17.409] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:26:17.412] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:26:18.970] <TB2>     INFO: DUT info: 
[14:26:18.970] <TB2>     INFO: The DUT currently contains the following objects:
[14:26:18.971] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:26:18.971] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:26:18.971] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:26:18.971] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:26:18.971] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:26:18.971] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:26:18.972] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:26:18.973] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:26:18.981] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33226752
[14:26:18.981] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1b22f90
[14:26:18.981] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1a97770
[14:26:18.981] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9a09d94010
[14:26:18.981] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9a0ffff510
[14:26:18.981] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33292288 fPxarMemory = 0x7f9a09d94010
[14:26:18.985] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 385.9mA
[14:26:18.986] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[14:26:18.986] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[14:26:18.986] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:26:19.387] <TB2>     INFO: enter 'restricted' command line mode
[14:26:19.387] <TB2>     INFO: enter test to run
[14:26:19.387] <TB2>     INFO:   test: FPIXTest no parameter change
[14:26:19.387] <TB2>     INFO:   running: fpixtest
[14:26:19.387] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:26:19.390] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:26:19.390] <TB2>     INFO: ######################################################################
[14:26:19.390] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:26:19.390] <TB2>     INFO: ######################################################################
[14:26:19.394] <TB2>     INFO: ######################################################################
[14:26:19.394] <TB2>     INFO: PixTestPretest::doTest()
[14:26:19.394] <TB2>     INFO: ######################################################################
[14:26:19.396] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:19.396] <TB2>     INFO:    PixTestPretest::programROC() 
[14:26:19.396] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:37.416] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:26:37.416] <TB2>     INFO: IA differences per ROC:  19.3 20.1 20.1 20.1 17.7 20.1 18.5 20.9 18.5 18.5 20.1 16.9 18.5 19.3 20.9 20.1
[14:26:37.487] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:37.487] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:26:37.487] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:37.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 73.0312 mA
[14:26:37.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.1688 mA
[14:26:37.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.9688 mA
[14:26:37.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  73 Ia 24.1688 mA
[14:26:37.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.9688 mA
[14:26:38.097] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  73 Ia 23.3688 mA
[14:26:38.198] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  77 Ia 24.1688 mA
[14:26:38.300] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.9688 mA
[14:26:38.401] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  73 Ia 23.3688 mA
[14:26:38.501] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  77 Ia 24.1688 mA
[14:26:38.603] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.5688 mA
[14:26:38.703] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  87 Ia 24.9688 mA
[14:26:38.804] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 23.3688 mA
[14:26:38.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  86 Ia 24.1688 mA
[14:26:39.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.9688 mA
[14:26:39.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  73 Ia 24.1688 mA
[14:26:39.209] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.3688 mA
[14:26:39.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  82 Ia 24.1688 mA
[14:26:39.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.9688 mA
[14:26:39.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  73 Ia 24.1688 mA
[14:26:39.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.5688 mA
[14:26:39.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  87 Ia 25.7688 mA
[14:26:39.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  77 Ia 22.5688 mA
[14:26:39.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  86 Ia 24.9688 mA
[14:26:40.016] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  81 Ia 24.1688 mA
[14:26:40.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.3688 mA
[14:26:40.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  82 Ia 24.9688 mA
[14:26:40.319] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  77 Ia 23.3688 mA
[14:26:40.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 24.9688 mA
[14:26:40.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  76 Ia 23.3688 mA
[14:26:40.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 24.1688 mA
[14:26:40.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.9688 mA
[14:26:40.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  73 Ia 24.1688 mA
[14:26:40.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.7688 mA
[14:26:41.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  91 Ia 24.9688 mA
[14:26:41.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  86 Ia 24.1688 mA
[14:26:41.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.3688 mA
[14:26:41.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  82 Ia 24.1688 mA
[14:26:41.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.1688 mA
[14:26:41.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.9688 mA
[14:26:41.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  73 Ia 24.1688 mA
[14:26:41.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.1688 mA
[14:26:41.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  73
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  77
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  86
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  73
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  73
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[14:26:41.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[14:26:41.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  73
[14:26:41.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  86
[14:26:41.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[14:26:41.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[14:26:41.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  73
[14:26:41.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[14:26:43.593] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[14:26:43.593] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  18.5  19.3  19.3
[14:26:43.628] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:43.628] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:26:43.628] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:43.764] <TB2>     INFO: Expecting 231680 events.
[14:26:51.877] <TB2>     INFO: 231680 events read in total (7396ms).
[14:26:52.028] <TB2>     INFO: Test took 8397ms.
[14:26:52.231] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 108 and Delta(CalDel) = 65
[14:26:52.234] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 87 and Delta(CalDel) = 61
[14:26:52.238] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 109 and Delta(CalDel) = 58
[14:26:52.242] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 62
[14:26:52.245] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 60
[14:26:52.249] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:26:52.253] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 63
[14:26:52.257] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 106 and Delta(CalDel) = 62
[14:26:52.260] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:26:52.263] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 63
[14:26:52.267] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 102 and Delta(CalDel) = 62
[14:26:52.271] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 102 and Delta(CalDel) = 63
[14:26:52.275] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 80 and Delta(CalDel) = 60
[14:26:52.278] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 58
[14:26:52.282] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:26:52.287] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:26:52.330] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:26:52.364] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:52.364] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:26:52.364] <TB2>     INFO:    ----------------------------------------------------------------------
[14:26:52.503] <TB2>     INFO: Expecting 231680 events.
[14:27:00.629] <TB2>     INFO: 231680 events read in total (7411ms).
[14:27:00.633] <TB2>     INFO: Test took 8262ms.
[14:27:00.655] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[14:27:00.972] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[14:27:00.976] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[14:27:00.979] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[14:27:00.983] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[14:27:00.987] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[14:27:00.990] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[14:27:00.994] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[14:27:00.997] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[14:27:00.001] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[14:27:01.005] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[14:27:01.009] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31.5
[14:27:01.013] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[14:27:01.017] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[14:27:01.021] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[14:27:01.025] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[14:27:01.059] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:27:01.059] <TB2>     INFO: CalDel:      154   138   123   144   123   127   140   140   136   147   135   141   129   127   136   146
[14:27:01.059] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    52    51    51    51    51
[14:27:01.063] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C0.dat
[14:27:01.064] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C1.dat
[14:27:01.064] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C2.dat
[14:27:01.064] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C3.dat
[14:27:01.064] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C4.dat
[14:27:01.064] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C5.dat
[14:27:01.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C6.dat
[14:27:01.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C7.dat
[14:27:01.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C8.dat
[14:27:01.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C9.dat
[14:27:01.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C10.dat
[14:27:01.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C11.dat
[14:27:01.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C12.dat
[14:27:01.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C13.dat
[14:27:01.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C14.dat
[14:27:01.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters_C15.dat
[14:27:01.066] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:27:01.066] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:27:01.066] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[14:27:01.066] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:27:01.157] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:27:01.157] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:27:01.157] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:27:01.157] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:27:01.161] <TB2>     INFO: ######################################################################
[14:27:01.161] <TB2>     INFO: PixTestTiming::doTest()
[14:27:01.161] <TB2>     INFO: ######################################################################
[14:27:01.161] <TB2>     INFO:    ----------------------------------------------------------------------
[14:27:01.161] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:27:01.161] <TB2>     INFO:    ----------------------------------------------------------------------
[14:27:01.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:27:08.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:27:10.406] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:27:12.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:27:14.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:27:17.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:27:19.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:27:21.773] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:27:24.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:27:30.453] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:27:32.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:27:34.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:27:37.274] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:27:39.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:27:41.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:27:44.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:27:46.369] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:27:57.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:27:59.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:28:00.866] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:28:02.386] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:28:04.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:28:05.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:28:07.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:28:08.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:28:14.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:28:16.033] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:28:17.554] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:28:19.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:28:21.165] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:28:22.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:28:24.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:28:25.737] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:28:30.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:28:32.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:28:33.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:28:35.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:28:40.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:28:41.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:28:43.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:28:46.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:28:52.848] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:28:55.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:28:57.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:28:59.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:29:06.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:29:08.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:29:10.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:29:12.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:29:16.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:29:19.010] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:29:21.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:29:23.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:29:29.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:29:31.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:29:34.253] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:29:36.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:29:41.541] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:29:43.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:29:46.088] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:29:48.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:29:53.467] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:29:55.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:29:58.013] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:30:00.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:30:06.694] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:30:08.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:30:11.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:30:13.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:30:15.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:30:18.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:30:20.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:30:21.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:30:26.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:30:28.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:30:30.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:30:32.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:30:35.122] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:30:37.398] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:30:39.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:30:41.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:30:55.104] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:30:56.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:30:58.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:30:59.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:31:01.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:31:02.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:31:04.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:31:05.747] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:31:19.687] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:31:21.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:31:22.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:31:24.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:31:25.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:31:27.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:31:28.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:31:30.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:31:46.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:31:47.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:31:49.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:31:50.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:31:52.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:31:53.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:31:55.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:31:56.001] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:32:02.657] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:32:04.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:32:07.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:32:09.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:32:14.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:32:16.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:32:19.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:32:21.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:32:26.487] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:32:28.760] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:32:31.033] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:32:33.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:32:36.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:32:38.421] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:32:40.694] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:32:42.968] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:32:45.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:32:48.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:32:50.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:32:52.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:32:55.279] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:32:57.552] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:32:59.825] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:33:02.483] <TB2>     INFO: TBM Phase Settings: 232
[14:33:02.483] <TB2>     INFO: 400MHz Phase: 2
[14:33:02.484] <TB2>     INFO: 160MHz Phase: 7
[14:33:02.484] <TB2>     INFO: Functional Phase Area: 3
[14:33:02.487] <TB2>     INFO: Test took 361326 ms.
[14:33:02.487] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:33:02.487] <TB2>     INFO:    ----------------------------------------------------------------------
[14:33:02.487] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:33:02.487] <TB2>     INFO:    ----------------------------------------------------------------------
[14:33:02.487] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:33:03.628] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:33:05.525] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:33:07.420] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:33:09.316] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:33:11.212] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:33:13.107] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:33:14.002] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:33:18.779] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:33:20.299] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:33:21.819] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:33:23.339] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:33:24.861] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:33:26.382] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:33:27.903] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:33:29.426] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:33:30.948] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:33:32.467] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:33:33.988] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:33:36.261] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:33:38.534] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:33:40.808] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:33:43.082] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:33:45.355] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:33:46.875] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:33:48.395] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:33:49.915] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:33:52.188] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:33:54.462] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:33:56.735] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:33:59.009] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:34:01.282] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:34:02.802] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:34:04.323] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:34:05.843] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:34:08.118] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:34:10.392] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:34:12.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:34:14.940] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:34:17.214] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:34:18.738] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:34:20.259] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:34:21.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:34:24.051] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:34:26.325] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:34:28.599] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:34:30.872] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:34:33.145] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:34:34.665] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:34:36.184] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:34:37.706] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:34:39.979] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:34:42.252] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:34:44.525] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:34:46.799] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:34:49.072] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:34:50.592] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:34:52.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:34:53.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:34:55.151] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:34:56.671] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:34:58.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:34:59.726] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:35:01.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:35:03.148] <TB2>     INFO: ROC Delay Settings: 228
[14:35:03.148] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:35:03.148] <TB2>     INFO: ROC Port 0 Delay: 4
[14:35:03.148] <TB2>     INFO: ROC Port 1 Delay: 4
[14:35:03.148] <TB2>     INFO: Functional ROC Area: 5
[14:35:03.151] <TB2>     INFO: Test took 120664 ms.
[14:35:03.151] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:35:03.151] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:03.151] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:35:03.151] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:04.290] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[14:35:04.290] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 8000 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 
[14:35:04.290] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 8040 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 
[14:35:04.290] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:35:18.343] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:18.343] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:35:32.392] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:32.392] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:35:46.533] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:46.533] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:36:00.600] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:00.600] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:36:14.717] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:14.717] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:36:28.760] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:28.760] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:36:42.965] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:42.965] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:36:57.180] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:57.180] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:37:11.397] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:11.397] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:37:25.406] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:25.788] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:25.802] <TB2>     INFO: Decoding statistics:
[14:37:25.802] <TB2>     INFO:   General information:
[14:37:25.802] <TB2>     INFO: 	 16bit words read:         240000000
[14:37:25.802] <TB2>     INFO: 	 valid events total:       20000000
[14:37:25.802] <TB2>     INFO: 	 empty events:             20000000
[14:37:25.802] <TB2>     INFO: 	 valid events with pixels: 0
[14:37:25.802] <TB2>     INFO: 	 valid pixel hits:         0
[14:37:25.802] <TB2>     INFO:   Event errors: 	           0
[14:37:25.802] <TB2>     INFO: 	 start marker:             0
[14:37:25.802] <TB2>     INFO: 	 stop marker:              0
[14:37:25.802] <TB2>     INFO: 	 overflow:                 0
[14:37:25.802] <TB2>     INFO: 	 invalid 5bit words:       0
[14:37:25.802] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:37:25.802] <TB2>     INFO:   TBM errors: 		           0
[14:37:25.802] <TB2>     INFO: 	 flawed TBM headers:       0
[14:37:25.802] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:37:25.802] <TB2>     INFO: 	 event ID mismatches:      0
[14:37:25.802] <TB2>     INFO:   ROC errors: 		           0
[14:37:25.802] <TB2>     INFO: 	 missing ROC header(s):    0
[14:37:25.802] <TB2>     INFO: 	 misplaced readback start: 0
[14:37:25.802] <TB2>     INFO:   Pixel decoding errors:	   0
[14:37:25.802] <TB2>     INFO: 	 pixel data incomplete:    0
[14:37:25.802] <TB2>     INFO: 	 pixel address:            0
[14:37:25.802] <TB2>     INFO: 	 pulse height fill bit:    0
[14:37:25.802] <TB2>     INFO: 	 buffer corruption:        0
[14:37:25.802] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:25.802] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:37:25.802] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:25.802] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:25.802] <TB2>     INFO:    Read back bit status: 1
[14:37:25.802] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:25.802] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:25.802] <TB2>     INFO:    Timings are good!
[14:37:25.802] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:25.802] <TB2>     INFO: Test took 142651 ms.
[14:37:25.802] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:37:25.802] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:37:25.802] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:37:25.802] <TB2>     INFO: PixTestTiming::doTest took 624645 ms.
[14:37:25.802] <TB2>     INFO: PixTestTiming::doTest() done
[14:37:25.803] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:37:25.803] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:37:25.803] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:37:25.803] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:37:25.803] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:37:25.803] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:37:25.803] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:37:26.155] <TB2>     INFO: ######################################################################
[14:37:26.155] <TB2>     INFO: PixTestAlive::doTest()
[14:37:26.155] <TB2>     INFO: ######################################################################
[14:37:26.158] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:26.158] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:37:26.158] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:26.159] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:37:26.506] <TB2>     INFO: Expecting 41600 events.
[14:37:30.606] <TB2>     INFO: 41600 events read in total (3385ms).
[14:37:30.607] <TB2>     INFO: Test took 4448ms.
[14:37:30.614] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:30.614] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:37:30.614] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:37:30.991] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:37:30.991] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    2    0    0    0    0    0    0    0    0    0    1
[14:37:30.991] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    2    0    0    0    0    0    0    0    0    0    1
[14:37:30.995] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:30.995] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:37:30.995] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:30.997] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:37:31.344] <TB2>     INFO: Expecting 41600 events.
[14:37:34.350] <TB2>     INFO: 41600 events read in total (2291ms).
[14:37:34.351] <TB2>     INFO: Test took 3354ms.
[14:37:34.351] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:34.351] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:37:34.351] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:37:34.351] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:37:34.759] <TB2>     INFO: PixTestAlive::maskTest() done
[14:37:34.759] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:37:34.762] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:34.762] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:37:34.762] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:34.763] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:37:35.109] <TB2>     INFO: Expecting 41600 events.
[14:37:39.179] <TB2>     INFO: 41600 events read in total (3355ms).
[14:37:39.180] <TB2>     INFO: Test took 4417ms.
[14:37:39.190] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:39.190] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:37:39.190] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:37:39.563] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:37:39.563] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:37:39.563] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:37:39.563] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:37:39.572] <TB2>     INFO: ######################################################################
[14:37:39.572] <TB2>     INFO: PixTestTrim::doTest()
[14:37:39.572] <TB2>     INFO: ######################################################################
[14:37:39.575] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:39.575] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:37:39.575] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:39.656] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:37:39.656] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:37:39.673] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:39.673] <TB2>     INFO:     run 1 of 1
[14:37:39.673] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:40.022] <TB2>     INFO: Expecting 5025280 events.
[14:38:24.753] <TB2>     INFO: 1382176 events read in total (44016ms).
[14:39:08.487] <TB2>     INFO: 2748288 events read in total (87751ms).
[14:39:52.515] <TB2>     INFO: 4123264 events read in total (131779ms).
[14:40:21.693] <TB2>     INFO: 5025280 events read in total (160956ms).
[14:40:21.743] <TB2>     INFO: Test took 162070ms.
[14:40:21.811] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:21.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:23.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:24.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:26.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:27.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:29.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:30.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:32.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:33.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:34.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:36.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:37.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:39.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:40.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:42.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:43.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:44.888] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240963584
[14:40:44.892] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4416 minThrLimit = 94.4301 minThrNLimit = 122.118 -> result = 94.4416 -> 94
[14:40:44.893] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2798 minThrLimit = 88.2074 minThrNLimit = 113.802 -> result = 88.2798 -> 88
[14:40:44.893] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6632 minThrLimit = 99.6487 minThrNLimit = 126.023 -> result = 99.6632 -> 99
[14:40:44.894] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5779 minThrLimit = 91.5625 minThrNLimit = 119.102 -> result = 91.5779 -> 91
[14:40:44.894] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.358 minThrLimit = 100.357 minThrNLimit = 127.409 -> result = 100.358 -> 100
[14:40:44.895] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5329 minThrLimit = 98.5052 minThrNLimit = 119.086 -> result = 98.5329 -> 98
[14:40:44.895] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.119 minThrLimit = 90.1024 minThrNLimit = 114.104 -> result = 90.119 -> 90
[14:40:44.895] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2835 minThrLimit = 95.2812 minThrNLimit = 123.091 -> result = 95.2835 -> 95
[14:40:44.896] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5791 minThrLimit = 87.5721 minThrNLimit = 111.688 -> result = 87.5791 -> 87
[14:40:44.896] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.805 minThrLimit = 102.769 minThrNLimit = 125.846 -> result = 102.805 -> 102
[14:40:44.897] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5645 minThrLimit = 93.4484 minThrNLimit = 117.187 -> result = 93.5645 -> 93
[14:40:44.897] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0308 minThrLimit = 99.0205 minThrNLimit = 122.728 -> result = 99.0308 -> 99
[14:40:44.897] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8078 minThrLimit = 86.8034 minThrNLimit = 109.995 -> result = 86.8078 -> 86
[14:40:44.898] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5653 minThrLimit = 92.5653 minThrNLimit = 116.213 -> result = 92.5653 -> 92
[14:40:44.898] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5386 minThrLimit = 90.516 minThrNLimit = 120.808 -> result = 90.5386 -> 90
[14:40:44.899] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2619 minThrLimit = 86.1948 minThrNLimit = 116.949 -> result = 86.2619 -> 86
[14:40:44.899] <TB2>     INFO: ROC 0 VthrComp = 94
[14:40:44.899] <TB2>     INFO: ROC 1 VthrComp = 88
[14:40:44.899] <TB2>     INFO: ROC 2 VthrComp = 99
[14:40:44.899] <TB2>     INFO: ROC 3 VthrComp = 91
[14:40:44.899] <TB2>     INFO: ROC 4 VthrComp = 100
[14:40:44.899] <TB2>     INFO: ROC 5 VthrComp = 98
[14:40:44.899] <TB2>     INFO: ROC 6 VthrComp = 90
[14:40:44.899] <TB2>     INFO: ROC 7 VthrComp = 95
[14:40:44.899] <TB2>     INFO: ROC 8 VthrComp = 87
[14:40:44.900] <TB2>     INFO: ROC 9 VthrComp = 102
[14:40:44.900] <TB2>     INFO: ROC 10 VthrComp = 93
[14:40:44.900] <TB2>     INFO: ROC 11 VthrComp = 99
[14:40:44.900] <TB2>     INFO: ROC 12 VthrComp = 86
[14:40:44.900] <TB2>     INFO: ROC 13 VthrComp = 92
[14:40:44.900] <TB2>     INFO: ROC 14 VthrComp = 90
[14:40:44.900] <TB2>     INFO: ROC 15 VthrComp = 86
[14:40:44.901] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:40:44.901] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:40:44.916] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:44.916] <TB2>     INFO:     run 1 of 1
[14:40:44.916] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:45.259] <TB2>     INFO: Expecting 5025280 events.
[14:41:21.125] <TB2>     INFO: 881984 events read in total (35152ms).
[14:41:56.288] <TB2>     INFO: 1762880 events read in total (70315ms).
[14:42:31.481] <TB2>     INFO: 2643248 events read in total (105508ms).
[14:43:06.461] <TB2>     INFO: 3515584 events read in total (140488ms).
[14:43:42.043] <TB2>     INFO: 4384688 events read in total (176070ms).
[14:44:08.177] <TB2>     INFO: 5025280 events read in total (202204ms).
[14:44:08.256] <TB2>     INFO: Test took 203340ms.
[14:44:08.445] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:08.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:10.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:11.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:13.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:15.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:16.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:18.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:19.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:21.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:22.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:24.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:26.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:27.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:29.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:30.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:32.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:33.842] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284442624
[14:44:33.845] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.0443 for pixel 14/0 mean/min/max = 44.1868/33.1677/55.206
[14:44:33.845] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.7616 for pixel 11/1 mean/min/max = 44.3986/33.9857/54.8114
[14:44:33.846] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.6271 for pixel 12/78 mean/min/max = 44.3569/32.0078/56.7059
[14:44:33.846] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.6249 for pixel 18/9 mean/min/max = 45.0883/33.4967/56.6798
[14:44:33.847] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.0217 for pixel 0/20 mean/min/max = 43.7273/32.1498/55.3047
[14:44:33.847] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6634 for pixel 11/17 mean/min/max = 44.0818/32.4813/55.6823
[14:44:33.847] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.3238 for pixel 0/18 mean/min/max = 44.9971/33.587/56.4071
[14:44:33.847] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.3881 for pixel 2/79 mean/min/max = 43.917/32.0382/55.7957
[14:44:33.848] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.7098 for pixel 0/49 mean/min/max = 43.5307/32.3147/54.7467
[14:44:33.848] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.2741 for pixel 3/0 mean/min/max = 44.9306/32.5098/57.3514
[14:44:33.848] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.1175 for pixel 8/73 mean/min/max = 46.1326/33.1262/59.1391
[14:44:33.849] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.1884 for pixel 26/79 mean/min/max = 45.4759/30.7537/60.1981
[14:44:33.849] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.3849 for pixel 12/20 mean/min/max = 44.6009/32.5067/56.6951
[14:44:33.849] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.7152 for pixel 8/67 mean/min/max = 45.3541/33.9361/56.7722
[14:44:33.850] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8265 for pixel 43/1 mean/min/max = 44.3623/33.8921/54.8325
[14:44:33.850] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.5798 for pixel 1/16 mean/min/max = 42.8953/32.0313/53.7592
[14:44:33.850] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:44:33.982] <TB2>     INFO: Expecting 411648 events.
[14:44:41.684] <TB2>     INFO: 411648 events read in total (6987ms).
[14:44:41.691] <TB2>     INFO: Expecting 411648 events.
[14:44:49.356] <TB2>     INFO: 411648 events read in total (7003ms).
[14:44:49.365] <TB2>     INFO: Expecting 411648 events.
[14:44:56.997] <TB2>     INFO: 411648 events read in total (6972ms).
[14:44:57.010] <TB2>     INFO: Expecting 411648 events.
[14:45:04.656] <TB2>     INFO: 411648 events read in total (6989ms).
[14:45:04.671] <TB2>     INFO: Expecting 411648 events.
[14:45:12.278] <TB2>     INFO: 411648 events read in total (6956ms).
[14:45:12.295] <TB2>     INFO: Expecting 411648 events.
[14:45:19.886] <TB2>     INFO: 411648 events read in total (6937ms).
[14:45:19.906] <TB2>     INFO: Expecting 411648 events.
[14:45:27.500] <TB2>     INFO: 411648 events read in total (6941ms).
[14:45:27.523] <TB2>     INFO: Expecting 411648 events.
[14:45:35.127] <TB2>     INFO: 411648 events read in total (6956ms).
[14:45:35.153] <TB2>     INFO: Expecting 411648 events.
[14:45:42.760] <TB2>     INFO: 411648 events read in total (6963ms).
[14:45:42.787] <TB2>     INFO: Expecting 411648 events.
[14:45:50.453] <TB2>     INFO: 411648 events read in total (7018ms).
[14:45:50.483] <TB2>     INFO: Expecting 411648 events.
[14:45:58.091] <TB2>     INFO: 411648 events read in total (6968ms).
[14:45:58.124] <TB2>     INFO: Expecting 411648 events.
[14:46:05.704] <TB2>     INFO: 411648 events read in total (6944ms).
[14:46:05.738] <TB2>     INFO: Expecting 411648 events.
[14:46:13.329] <TB2>     INFO: 411648 events read in total (6950ms).
[14:46:13.367] <TB2>     INFO: Expecting 411648 events.
[14:46:20.961] <TB2>     INFO: 411648 events read in total (6956ms).
[14:46:21.001] <TB2>     INFO: Expecting 411648 events.
[14:46:28.627] <TB2>     INFO: 411648 events read in total (6995ms).
[14:46:28.672] <TB2>     INFO: Expecting 411648 events.
[14:46:36.328] <TB2>     INFO: 411648 events read in total (7032ms).
[14:46:36.374] <TB2>     INFO: Test took 122524ms.
[14:46:36.894] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9702 < 35 for itrim+1 = 108; old thr = 34.8681 ... break
[14:46:36.935] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5287 < 35 for itrim = 97; old thr = 33.8156 ... break
[14:46:36.979] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0602 < 35 for itrim = 112; old thr = 34.3116 ... break
[14:46:37.026] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.171 < 35 for itrim = 118; old thr = 34.5459 ... break
[14:46:37.064] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1701 < 35 for itrim = 106; old thr = 34.2887 ... break
[14:46:37.097] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0188 < 35 for itrim+1 = 102; old thr = 34.2796 ... break
[14:46:37.132] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.385 < 35 for itrim = 100; old thr = 34.41 ... break
[14:46:37.172] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3878 < 35 for itrim+1 = 99; old thr = 34.6804 ... break
[14:46:37.206] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.582 < 35 for itrim+1 = 93; old thr = 34.5921 ... break
[14:46:37.246] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6847 < 35 for itrim+1 = 108; old thr = 34.3376 ... break
[14:46:37.281] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4517 < 35 for itrim+1 = 112; old thr = 34.6357 ... break
[14:46:37.311] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.258 < 35 for itrim+1 = 104; old thr = 34.8579 ... break
[14:46:37.345] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2457 < 35 for itrim = 90; old thr = 34.1503 ... break
[14:46:37.386] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6835 < 35 for itrim+1 = 104; old thr = 34.9682 ... break
[14:46:37.441] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.419 < 35 for itrim+1 = 106; old thr = 34.7946 ... break
[14:46:37.492] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.387 < 35 for itrim+1 = 105; old thr = 34.701 ... break
[14:46:37.568] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:46:37.578] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:46:37.578] <TB2>     INFO:     run 1 of 1
[14:46:37.578] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:37.921] <TB2>     INFO: Expecting 5025280 events.
[14:47:13.496] <TB2>     INFO: 868408 events read in total (34860ms).
[14:47:48.361] <TB2>     INFO: 1736120 events read in total (69726ms).
[14:48:23.341] <TB2>     INFO: 2603808 events read in total (104706ms).
[14:48:58.184] <TB2>     INFO: 3463232 events read in total (139548ms).
[14:49:33.009] <TB2>     INFO: 4319912 events read in total (174374ms).
[14:50:02.033] <TB2>     INFO: 5025280 events read in total (203397ms).
[14:50:02.118] <TB2>     INFO: Test took 204540ms.
[14:50:02.307] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:02.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:04.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:05.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:07.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:08.797] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:10.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:12.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:13.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:15.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:16.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:18.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:19.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:21.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:23.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:24.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:26.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:27.821] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259420160
[14:50:27.822] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.484924 .. 49.896969
[14:50:27.897] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:50:27.907] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:50:27.907] <TB2>     INFO:     run 1 of 1
[14:50:27.907] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:28.251] <TB2>     INFO: Expecting 1996800 events.
[14:51:09.626] <TB2>     INFO: 1170640 events read in total (40660ms).
[14:51:38.623] <TB2>     INFO: 1996800 events read in total (69657ms).
[14:51:38.647] <TB2>     INFO: Test took 70741ms.
[14:51:38.688] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:38.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:39.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:40.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:41.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:42.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:43.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:44.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:46.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:47.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:48.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:49.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:50.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:51.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:52.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:53.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:54.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:55.520] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227794944
[14:51:55.603] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.969043 .. 44.549916
[14:51:55.685] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:51:55.697] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:51:55.697] <TB2>     INFO:     run 1 of 1
[14:51:55.697] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:56.049] <TB2>     INFO: Expecting 1664000 events.
[14:52:37.589] <TB2>     INFO: 1178168 events read in total (40826ms).
[14:52:54.387] <TB2>     INFO: 1664000 events read in total (57624ms).
[14:52:54.404] <TB2>     INFO: Test took 58707ms.
[14:52:54.437] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:54.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:55.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:56.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:57.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:58.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:59.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:00.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:01.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:02.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:03.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:04.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:05.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:06.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:07.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:08.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:09.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:10.446] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227794944
[14:53:10.530] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.990219 .. 40.852383
[14:53:10.604] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:53:10.614] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:10.614] <TB2>     INFO:     run 1 of 1
[14:53:10.614] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:10.957] <TB2>     INFO: Expecting 1397760 events.
[14:53:52.781] <TB2>     INFO: 1203016 events read in total (41109ms).
[14:53:59.853] <TB2>     INFO: 1397760 events read in total (48182ms).
[14:53:59.870] <TB2>     INFO: Test took 49256ms.
[14:53:59.900] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:59.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:00.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:01.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:02.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:03.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:04.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:05.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:06.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:07.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:08.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:09.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:10.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:11.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:11.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:12.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:13.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:14.831] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291434496
[14:54:14.911] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.288600 .. 40.852383
[14:54:14.986] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:54:14.996] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:54:14.996] <TB2>     INFO:     run 1 of 1
[14:54:14.996] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:15.339] <TB2>     INFO: Expecting 1297920 events.
[14:54:59.091] <TB2>     INFO: 1176176 events read in total (43037ms).
[14:55:03.728] <TB2>     INFO: 1297920 events read in total (47674ms).
[14:55:03.744] <TB2>     INFO: Test took 48749ms.
[14:55:03.775] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:03.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:04.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:05.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:06.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:07.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:08.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:09.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:10.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:11.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:12.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:13.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:13.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:14.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:15.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:16.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:17.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:18.624] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342642688
[14:55:18.710] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:55:18.710] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:55:18.720] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:55:18.720] <TB2>     INFO:     run 1 of 1
[14:55:18.720] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:19.065] <TB2>     INFO: Expecting 1364480 events.
[14:55:58.501] <TB2>     INFO: 1075456 events read in total (38720ms).
[14:56:09.117] <TB2>     INFO: 1364480 events read in total (49336ms).
[14:56:09.130] <TB2>     INFO: Test took 50410ms.
[14:56:09.164] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:09.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:10.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:11.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:12.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:13.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:14.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:15.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:16.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:17.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:18.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:19.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:20.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:21.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:22.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:23.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:24.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:25.338] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359460864
[14:56:25.370] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C0.dat
[14:56:25.370] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C1.dat
[14:56:25.370] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C2.dat
[14:56:25.370] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C3.dat
[14:56:25.370] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C4.dat
[14:56:25.370] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C5.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C6.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C7.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C8.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C9.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C10.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C11.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C12.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C13.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C14.dat
[14:56:25.371] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C15.dat
[14:56:25.372] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C0.dat
[14:56:25.379] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C1.dat
[14:56:25.386] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C2.dat
[14:56:25.394] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C3.dat
[14:56:25.401] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C4.dat
[14:56:25.408] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C5.dat
[14:56:25.415] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C6.dat
[14:56:25.422] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C7.dat
[14:56:25.429] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C8.dat
[14:56:25.436] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C9.dat
[14:56:25.443] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C10.dat
[14:56:25.450] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C11.dat
[14:56:25.457] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C12.dat
[14:56:25.464] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C13.dat
[14:56:25.472] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C14.dat
[14:56:25.479] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//trimParameters35_C15.dat
[14:56:25.486] <TB2>     INFO: PixTestTrim::trimTest() done
[14:56:25.486] <TB2>     INFO: vtrim:     108  97 112 118 106 102 100  99  93 108 112 104  90 104 106 105 
[14:56:25.486] <TB2>     INFO: vthrcomp:   94  88  99  91 100  98  90  95  87 102  93  99  86  92  90  86 
[14:56:25.486] <TB2>     INFO: vcal mean:  34.97  34.98  35.00  34.99  34.94  34.94  34.98  35.02  34.96  34.95  34.95  34.98  34.98  34.97  35.04  34.93 
[14:56:25.486] <TB2>     INFO: vcal RMS:    0.76   0.74   0.85   0.80   0.78   1.15   0.78   0.79   0.76   0.83   0.83   0.88   0.78   0.78   0.74   0.92 
[14:56:25.486] <TB2>     INFO: bits mean:   9.51   9.61   9.85   9.62   9.78  10.10   9.31   9.66   9.95   9.53   9.39   9.93   9.70   9.49   9.70  10.44 
[14:56:25.486] <TB2>     INFO: bits RMS:    2.63   2.42   2.64   2.48   2.68   2.51   2.66   2.80   2.55   2.71   2.61   2.59   2.60   2.44   2.42   2.37 
[14:56:25.496] <TB2>     INFO:    ----------------------------------------------------------------------
[14:56:25.496] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:56:25.496] <TB2>     INFO:    ----------------------------------------------------------------------
[14:56:25.499] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:56:25.499] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:56:25.510] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:25.510] <TB2>     INFO:     run 1 of 1
[14:56:25.510] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:25.854] <TB2>     INFO: Expecting 4160000 events.
[14:57:11.658] <TB2>     INFO: 1123815 events read in total (45089ms).
[14:57:57.400] <TB2>     INFO: 2237915 events read in total (90831ms).
[14:58:43.080] <TB2>     INFO: 3341605 events read in total (136511ms).
[14:59:15.397] <TB2>     INFO: 4160000 events read in total (168828ms).
[14:59:15.465] <TB2>     INFO: Test took 169955ms.
[14:59:15.601] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:15.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:17.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:19.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:21.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:23.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:25.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:27.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:28.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:30.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:32.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:34.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:36.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:38.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:40.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:42.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:43.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:45.800] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412631040
[14:59:45.801] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:59:45.881] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:59:45.881] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:59:45.892] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:45.892] <TB2>     INFO:     run 1 of 1
[14:59:45.892] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:46.239] <TB2>     INFO: Expecting 3577600 events.
[15:00:31.602] <TB2>     INFO: 1161560 events read in total (44648ms).
[15:01:18.288] <TB2>     INFO: 2309600 events read in total (91334ms).
[15:02:03.327] <TB2>     INFO: 3450220 events read in total (136374ms).
[15:02:08.854] <TB2>     INFO: 3577600 events read in total (141900ms).
[15:02:08.900] <TB2>     INFO: Test took 143008ms.
[15:02:09.010] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:09.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:10.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:12.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:14.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:16.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:17.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:19.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:21.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:23.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:24.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:26.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:28.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:29.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:31.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:33.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:35.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:37.162] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 445394944
[15:02:37.162] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:02:37.238] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:02:37.238] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:02:37.249] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:37.249] <TB2>     INFO:     run 1 of 1
[15:02:37.249] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:37.591] <TB2>     INFO: Expecting 3307200 events.
[15:03:27.625] <TB2>     INFO: 1213790 events read in total (49319ms).
[15:04:15.475] <TB2>     INFO: 2407740 events read in total (97169ms).
[15:04:50.659] <TB2>     INFO: 3307200 events read in total (132354ms).
[15:04:50.702] <TB2>     INFO: Test took 133454ms.
[15:04:50.794] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:50.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:52.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:54.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:55.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:57.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:59.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:00.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:02.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:04.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:05.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:07.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:09.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:10.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:12.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:13.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:15.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:17.326] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401534976
[15:05:17.327] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:05:17.400] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:05:17.400] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[15:05:17.410] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:05:17.410] <TB2>     INFO:     run 1 of 1
[15:05:17.411] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:17.753] <TB2>     INFO: Expecting 3307200 events.
[15:06:04.579] <TB2>     INFO: 1213335 events read in total (46111ms).
[15:06:51.316] <TB2>     INFO: 2406435 events read in total (92848ms).
[15:07:26.895] <TB2>     INFO: 3307200 events read in total (128428ms).
[15:07:26.939] <TB2>     INFO: Test took 129528ms.
[15:07:27.028] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:27.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:28.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:30.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:32.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:33.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:35.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:37.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:38.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:40.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:42.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:43.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:45.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:47.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:48.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:50.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:51.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:53.673] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404492288
[15:07:53.674] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:07:53.747] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:07:53.747] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[15:07:53.758] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:07:53.758] <TB2>     INFO:     run 1 of 1
[15:07:53.758] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:54.101] <TB2>     INFO: Expecting 3286400 events.
[15:08:41.055] <TB2>     INFO: 1217495 events read in total (46239ms).
[15:09:28.558] <TB2>     INFO: 2414770 events read in total (93742ms).
[15:10:04.784] <TB2>     INFO: 3286400 events read in total (129968ms).
[15:10:04.827] <TB2>     INFO: Test took 131069ms.
[15:10:04.912] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:05.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:06.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:08.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:10.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:11.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:13.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:14.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:16.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:18.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:19.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:21.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:23.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:24.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:26.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:27.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:29.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:31.334] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434765824
[15:10:31.335] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.16063, thr difference RMS: 1.46641
[15:10:31.335] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.66436, thr difference RMS: 1.27712
[15:10:31.335] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.69038, thr difference RMS: 1.65552
[15:10:31.336] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.10602, thr difference RMS: 1.42479
[15:10:31.336] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.66237, thr difference RMS: 1.5632
[15:10:31.336] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.12999, thr difference RMS: 1.90094
[15:10:31.336] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.69247, thr difference RMS: 1.39565
[15:10:31.336] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.47017, thr difference RMS: 1.43737
[15:10:31.337] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.7133, thr difference RMS: 1.33926
[15:10:31.337] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.99913, thr difference RMS: 1.50044
[15:10:31.337] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.42704, thr difference RMS: 1.60417
[15:10:31.337] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.1916, thr difference RMS: 1.43911
[15:10:31.337] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.36349, thr difference RMS: 1.32316
[15:10:31.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.89379, thr difference RMS: 1.48054
[15:10:31.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.83225, thr difference RMS: 1.24182
[15:10:31.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.99978, thr difference RMS: 1.15238
[15:10:31.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.06386, thr difference RMS: 1.45414
[15:10:31.338] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.69364, thr difference RMS: 1.29119
[15:10:31.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.60277, thr difference RMS: 1.62679
[15:10:31.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.02686, thr difference RMS: 1.43647
[15:10:31.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.60366, thr difference RMS: 1.5753
[15:10:31.339] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.10001, thr difference RMS: 1.86919
[15:10:31.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.67097, thr difference RMS: 1.38998
[15:10:31.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.41225, thr difference RMS: 1.45102
[15:10:31.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.73797, thr difference RMS: 1.31384
[15:10:31.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.01169, thr difference RMS: 1.51846
[15:10:31.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.37816, thr difference RMS: 1.60669
[15:10:31.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.3451, thr difference RMS: 1.4392
[15:10:31.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.41974, thr difference RMS: 1.3318
[15:10:31.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.81846, thr difference RMS: 1.48759
[15:10:31.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.80466, thr difference RMS: 1.23383
[15:10:31.341] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.91696, thr difference RMS: 1.1295
[15:10:31.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.04001, thr difference RMS: 1.45392
[15:10:31.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.88328, thr difference RMS: 1.24993
[15:10:31.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.57249, thr difference RMS: 1.6103
[15:10:31.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.09321, thr difference RMS: 1.41048
[15:10:31.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.55404, thr difference RMS: 1.56374
[15:10:31.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.20498, thr difference RMS: 1.86938
[15:10:31.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.76771, thr difference RMS: 1.3851
[15:10:31.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.4422, thr difference RMS: 1.45329
[15:10:31.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.7739, thr difference RMS: 1.30186
[15:10:31.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.10379, thr difference RMS: 1.50471
[15:10:31.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.38187, thr difference RMS: 1.60429
[15:10:31.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.5527, thr difference RMS: 1.49716
[15:10:31.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.53142, thr difference RMS: 1.30894
[15:10:31.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.8455, thr difference RMS: 1.46362
[15:10:31.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.91149, thr difference RMS: 1.24752
[15:10:31.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.94811, thr difference RMS: 1.12618
[15:10:31.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.0753, thr difference RMS: 1.46636
[15:10:31.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.99219, thr difference RMS: 1.24207
[15:10:31.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.52762, thr difference RMS: 1.5974
[15:10:31.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.11595, thr difference RMS: 1.43299
[15:10:31.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.51245, thr difference RMS: 1.52806
[15:10:31.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.22904, thr difference RMS: 1.8435
[15:10:31.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.88957, thr difference RMS: 1.37768
[15:10:31.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.49356, thr difference RMS: 1.45069
[15:10:31.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.84643, thr difference RMS: 1.30374
[15:10:31.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.1797, thr difference RMS: 1.49264
[15:10:31.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.46043, thr difference RMS: 1.5869
[15:10:31.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.5685, thr difference RMS: 1.54897
[15:10:31.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.58632, thr difference RMS: 1.3187
[15:10:31.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.726, thr difference RMS: 1.46741
[15:10:31.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.8912, thr difference RMS: 1.24679
[15:10:31.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.9571, thr difference RMS: 1.13221
[15:10:31.457] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:10:31.460] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1971 seconds
[15:10:31.460] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:10:32.163] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:10:32.164] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:10:32.167] <TB2>     INFO: ######################################################################
[15:10:32.167] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:10:32.167] <TB2>     INFO: ######################################################################
[15:10:32.167] <TB2>     INFO:    ----------------------------------------------------------------------
[15:10:32.167] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:10:32.167] <TB2>     INFO:    ----------------------------------------------------------------------
[15:10:32.168] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:10:32.179] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:10:32.179] <TB2>     INFO:     run 1 of 1
[15:10:32.179] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:32.522] <TB2>     INFO: Expecting 59072000 events.
[15:11:01.468] <TB2>     INFO: 1073400 events read in total (28231ms).
[15:11:29.424] <TB2>     INFO: 2142000 events read in total (56187ms).
[15:11:57.971] <TB2>     INFO: 3211400 events read in total (84734ms).
[15:12:26.280] <TB2>     INFO: 4282800 events read in total (113043ms).
[15:12:54.875] <TB2>     INFO: 5351200 events read in total (141638ms).
[15:13:23.436] <TB2>     INFO: 6420800 events read in total (170199ms).
[15:13:52.041] <TB2>     INFO: 7491800 events read in total (198804ms).
[15:14:20.745] <TB2>     INFO: 8559400 events read in total (227508ms).
[15:14:49.412] <TB2>     INFO: 9628600 events read in total (256175ms).
[15:15:18.015] <TB2>     INFO: 10701200 events read in total (284778ms).
[15:15:46.523] <TB2>     INFO: 11769800 events read in total (313286ms).
[15:16:15.102] <TB2>     INFO: 12840800 events read in total (341865ms).
[15:16:43.664] <TB2>     INFO: 13910800 events read in total (370427ms).
[15:17:12.220] <TB2>     INFO: 14979000 events read in total (398983ms).
[15:17:40.884] <TB2>     INFO: 16049200 events read in total (427647ms).
[15:18:09.545] <TB2>     INFO: 17120200 events read in total (456308ms).
[15:18:38.195] <TB2>     INFO: 18189000 events read in total (484958ms).
[15:19:06.837] <TB2>     INFO: 19260400 events read in total (513600ms).
[15:19:35.503] <TB2>     INFO: 20330200 events read in total (542266ms).
[15:20:04.199] <TB2>     INFO: 21398600 events read in total (570962ms).
[15:20:32.751] <TB2>     INFO: 22471200 events read in total (599514ms).
[15:21:01.398] <TB2>     INFO: 23539800 events read in total (628161ms).
[15:21:29.919] <TB2>     INFO: 24607800 events read in total (656682ms).
[15:21:58.502] <TB2>     INFO: 25678800 events read in total (685265ms).
[15:22:27.118] <TB2>     INFO: 26748600 events read in total (713881ms).
[15:22:55.743] <TB2>     INFO: 27817400 events read in total (742506ms).
[15:23:24.390] <TB2>     INFO: 28890400 events read in total (771153ms).
[15:23:52.954] <TB2>     INFO: 29958800 events read in total (799717ms).
[15:24:21.540] <TB2>     INFO: 31027000 events read in total (828303ms).
[15:24:50.113] <TB2>     INFO: 32099800 events read in total (856877ms).
[15:25:18.647] <TB2>     INFO: 33168800 events read in total (885410ms).
[15:25:47.185] <TB2>     INFO: 34239000 events read in total (913948ms).
[15:26:16.002] <TB2>     INFO: 35309600 events read in total (942765ms).
[15:26:44.582] <TB2>     INFO: 36377800 events read in total (971345ms).
[15:27:13.280] <TB2>     INFO: 37446600 events read in total (1000043ms).
[15:27:41.988] <TB2>     INFO: 38519000 events read in total (1028751ms).
[15:28:10.729] <TB2>     INFO: 39587000 events read in total (1057492ms).
[15:28:39.431] <TB2>     INFO: 40656000 events read in total (1086194ms).
[15:29:08.002] <TB2>     INFO: 41727600 events read in total (1114765ms).
[15:29:36.684] <TB2>     INFO: 42796000 events read in total (1143447ms).
[15:30:05.572] <TB2>     INFO: 43865000 events read in total (1172335ms).
[15:30:34.147] <TB2>     INFO: 44936400 events read in total (1200910ms).
[15:31:02.878] <TB2>     INFO: 46004600 events read in total (1229641ms).
[15:31:31.583] <TB2>     INFO: 47072600 events read in total (1258346ms).
[15:32:00.364] <TB2>     INFO: 48143800 events read in total (1287127ms).
[15:32:29.051] <TB2>     INFO: 49212600 events read in total (1315814ms).
[15:32:57.768] <TB2>     INFO: 50280200 events read in total (1344531ms).
[15:33:26.379] <TB2>     INFO: 51348000 events read in total (1373142ms).
[15:33:55.117] <TB2>     INFO: 52419000 events read in total (1401880ms).
[15:34:23.939] <TB2>     INFO: 53487600 events read in total (1430702ms).
[15:34:52.661] <TB2>     INFO: 54555000 events read in total (1459424ms).
[15:35:21.371] <TB2>     INFO: 55624200 events read in total (1488134ms).
[15:35:50.023] <TB2>     INFO: 56694800 events read in total (1516786ms).
[15:36:18.783] <TB2>     INFO: 57763200 events read in total (1545546ms).
[15:36:47.253] <TB2>     INFO: 58833800 events read in total (1574016ms).
[15:36:53.983] <TB2>     INFO: 59072000 events read in total (1580746ms).
[15:36:54.004] <TB2>     INFO: Test took 1581825ms.
[15:36:54.062] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:54.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:36:54.203] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:55.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:36:55.385] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:56.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:56.566] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:57.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:57.740] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:36:58.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:36:58.917] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:00.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:00.091] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:01.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:01.283] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:02.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:02.472] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:03.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:03.640] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:04.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:04.818] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:05.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:05.981] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:07.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:07.169] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:08.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:08.360] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:09.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:09.534] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:10.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:10.720] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:11.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:11.891] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:37:13.081] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 519823360
[15:37:13.116] <TB2>     INFO: PixTestScurves::scurves() done 
[15:37:13.116] <TB2>     INFO: Vcal mean:  35.06  35.07  35.10  35.06  35.09  35.07  35.02  35.11  35.09  35.09  35.07  35.03  35.10  35.08  35.15  35.04 
[15:37:13.116] <TB2>     INFO: Vcal RMS:    0.63   0.61   0.73   0.67   0.66   1.07   0.64   0.66   0.62   0.71   0.72   0.75   0.64   0.66   0.61   0.83 
[15:37:13.116] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:37:13.189] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:37:13.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:37:13.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:37:13.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:37:13.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:37:13.189] <TB2>     INFO: ######################################################################
[15:37:13.189] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:37:13.189] <TB2>     INFO: ######################################################################
[15:37:13.194] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:37:13.538] <TB2>     INFO: Expecting 41600 events.
[15:37:17.597] <TB2>     INFO: 41600 events read in total (3336ms).
[15:37:17.598] <TB2>     INFO: Test took 4404ms.
[15:37:17.606] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:17.606] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:37:17.606] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:37:17.610] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 33, 24] has eff 0/10
[15:37:17.610] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 33, 24]
[15:37:17.610] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 8, 79] has eff 0/10
[15:37:17.610] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 8, 79]
[15:37:17.612] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 0, 72] has eff 0/10
[15:37:17.612] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 0, 72]
[15:37:17.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:37:17.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:37:17.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:37:17.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:37:17.953] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:37:18.298] <TB2>     INFO: Expecting 41600 events.
[15:37:22.420] <TB2>     INFO: 41600 events read in total (3407ms).
[15:37:22.420] <TB2>     INFO: Test took 4466ms.
[15:37:22.428] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:22.428] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:37:22.428] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:37:22.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.596
[15:37:22.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[15:37:22.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.851
[15:37:22.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 160
[15:37:22.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.539
[15:37:22.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[15:37:22.433] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.412
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 188
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.128
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.586
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 176
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.516
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.432
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.103
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.006
[15:37:22.434] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.048
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 181
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.069
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 172
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.148
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 169
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.326
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.534
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.029
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:37:22.435] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:37:22.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:37:22.523] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:37:22.869] <TB2>     INFO: Expecting 41600 events.
[15:37:26.999] <TB2>     INFO: 41600 events read in total (3416ms).
[15:37:26.000] <TB2>     INFO: Test took 4477ms.
[15:37:27.008] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:27.008] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:37:27.008] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:37:27.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:37:27.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 11
[15:37:27.012] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.1646
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 87
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.9426
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [28 ,13] phvalue 60
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.3062
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 56
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.8691
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3125
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 78
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0525
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:37:27.013] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0692
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 69
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2009
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,8] phvalue 67
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7395
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 81
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0715
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 62
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7509
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 80
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.9713
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 55
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8344
[15:37:27.014] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 64
[15:37:27.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3162
[15:37:27.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 63
[15:37:27.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.5499
[15:37:27.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 71
[15:37:27.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.8135
[15:37:27.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 91
[15:37:27.016] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 0 0
[15:37:27.426] <TB2>     INFO: Expecting 2560 events.
[15:37:28.385] <TB2>     INFO: 2560 events read in total (244ms).
[15:37:28.385] <TB2>     INFO: Test took 1369ms.
[15:37:28.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:28.386] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 28, 13, 1 1
[15:37:28.893] <TB2>     INFO: Expecting 2560 events.
[15:37:29.851] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:29.851] <TB2>     INFO: Test took 1465ms.
[15:37:29.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:29.851] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 2 2
[15:37:30.377] <TB2>     INFO: Expecting 2560 events.
[15:37:31.334] <TB2>     INFO: 2560 events read in total (242ms).
[15:37:31.335] <TB2>     INFO: Test took 1484ms.
[15:37:31.335] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:31.336] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[15:37:31.843] <TB2>     INFO: Expecting 2560 events.
[15:37:32.799] <TB2>     INFO: 2560 events read in total (241ms).
[15:37:32.799] <TB2>     INFO: Test took 1463ms.
[15:37:32.799] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:32.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 4 4
[15:37:33.307] <TB2>     INFO: Expecting 2560 events.
[15:37:34.265] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:34.265] <TB2>     INFO: Test took 1465ms.
[15:37:34.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:34.265] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:37:34.775] <TB2>     INFO: Expecting 2560 events.
[15:37:35.734] <TB2>     INFO: 2560 events read in total (244ms).
[15:37:35.734] <TB2>     INFO: Test took 1469ms.
[15:37:35.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:35.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 6 6
[15:37:36.242] <TB2>     INFO: Expecting 2560 events.
[15:37:37.202] <TB2>     INFO: 2560 events read in total (245ms).
[15:37:37.202] <TB2>     INFO: Test took 1467ms.
[15:37:37.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:37.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 8, 7 7
[15:37:37.716] <TB2>     INFO: Expecting 2560 events.
[15:37:38.672] <TB2>     INFO: 2560 events read in total (241ms).
[15:37:38.673] <TB2>     INFO: Test took 1471ms.
[15:37:38.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:38.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 8 8
[15:37:39.180] <TB2>     INFO: Expecting 2560 events.
[15:37:40.139] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:40.139] <TB2>     INFO: Test took 1466ms.
[15:37:40.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:40.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 9 9
[15:37:40.647] <TB2>     INFO: Expecting 2560 events.
[15:37:41.605] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:41.606] <TB2>     INFO: Test took 1466ms.
[15:37:41.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:41.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[15:37:42.114] <TB2>     INFO: Expecting 2560 events.
[15:37:43.072] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:43.073] <TB2>     INFO: Test took 1467ms.
[15:37:43.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:43.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[15:37:43.583] <TB2>     INFO: Expecting 2560 events.
[15:37:44.541] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:44.541] <TB2>     INFO: Test took 1468ms.
[15:37:44.541] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:44.542] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[15:37:45.049] <TB2>     INFO: Expecting 2560 events.
[15:37:46.007] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:46.007] <TB2>     INFO: Test took 1465ms.
[15:37:46.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:46.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[15:37:46.515] <TB2>     INFO: Expecting 2560 events.
[15:37:47.473] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:47.473] <TB2>     INFO: Test took 1465ms.
[15:37:47.473] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:47.474] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 14 14
[15:37:47.982] <TB2>     INFO: Expecting 2560 events.
[15:37:48.939] <TB2>     INFO: 2560 events read in total (243ms).
[15:37:48.940] <TB2>     INFO: Test took 1466ms.
[15:37:48.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:48.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 15 15
[15:37:49.447] <TB2>     INFO: Expecting 2560 events.
[15:37:50.404] <TB2>     INFO: 2560 events read in total (242ms).
[15:37:50.405] <TB2>     INFO: Test took 1465ms.
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:37:50.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:37:50.409] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:37:50.915] <TB2>     INFO: Expecting 655360 events.
[15:38:02.779] <TB2>     INFO: 655360 events read in total (11149ms).
[15:38:02.791] <TB2>     INFO: Expecting 655360 events.
[15:38:14.357] <TB2>     INFO: 655360 events read in total (10993ms).
[15:38:14.372] <TB2>     INFO: Expecting 655360 events.
[15:38:25.991] <TB2>     INFO: 655360 events read in total (11052ms).
[15:38:26.011] <TB2>     INFO: Expecting 655360 events.
[15:38:37.686] <TB2>     INFO: 655360 events read in total (11116ms).
[15:38:37.709] <TB2>     INFO: Expecting 655360 events.
[15:38:49.401] <TB2>     INFO: 655360 events read in total (11131ms).
[15:38:49.429] <TB2>     INFO: Expecting 655360 events.
[15:39:01.009] <TB2>     INFO: 655360 events read in total (11026ms).
[15:39:01.043] <TB2>     INFO: Expecting 655360 events.
[15:39:12.445] <TB2>     INFO: 655360 events read in total (10874ms).
[15:39:12.483] <TB2>     INFO: Expecting 655360 events.
[15:39:24.108] <TB2>     INFO: 655360 events read in total (11080ms).
[15:39:24.149] <TB2>     INFO: Expecting 655360 events.
[15:39:35.795] <TB2>     INFO: 655360 events read in total (11105ms).
[15:39:35.841] <TB2>     INFO: Expecting 655360 events.
[15:39:47.480] <TB2>     INFO: 655360 events read in total (11110ms).
[15:39:47.530] <TB2>     INFO: Expecting 655360 events.
[15:39:59.163] <TB2>     INFO: 655360 events read in total (11101ms).
[15:39:59.220] <TB2>     INFO: Expecting 655360 events.
[15:40:10.913] <TB2>     INFO: 655360 events read in total (11166ms).
[15:40:10.973] <TB2>     INFO: Expecting 655360 events.
[15:40:22.632] <TB2>     INFO: 655360 events read in total (11132ms).
[15:40:22.694] <TB2>     INFO: Expecting 655360 events.
[15:40:34.345] <TB2>     INFO: 655360 events read in total (11125ms).
[15:40:34.411] <TB2>     INFO: Expecting 655360 events.
[15:40:46.048] <TB2>     INFO: 655360 events read in total (11111ms).
[15:40:46.120] <TB2>     INFO: Expecting 655360 events.
[15:40:57.732] <TB2>     INFO: 655360 events read in total (11086ms).
[15:40:57.811] <TB2>     INFO: Test took 187402ms.
[15:40:57.911] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:58.217] <TB2>     INFO: Expecting 655360 events.
[15:41:10.083] <TB2>     INFO: 655360 events read in total (11151ms).
[15:41:10.095] <TB2>     INFO: Expecting 655360 events.
[15:41:21.702] <TB2>     INFO: 655360 events read in total (11038ms).
[15:41:21.717] <TB2>     INFO: Expecting 655360 events.
[15:41:33.324] <TB2>     INFO: 655360 events read in total (11041ms).
[15:41:33.343] <TB2>     INFO: Expecting 655360 events.
[15:41:44.973] <TB2>     INFO: 655360 events read in total (11067ms).
[15:41:44.997] <TB2>     INFO: Expecting 655360 events.
[15:41:56.667] <TB2>     INFO: 655360 events read in total (11108ms).
[15:41:56.696] <TB2>     INFO: Expecting 655360 events.
[15:42:08.367] <TB2>     INFO: 655360 events read in total (11120ms).
[15:42:08.399] <TB2>     INFO: Expecting 655360 events.
[15:42:20.024] <TB2>     INFO: 655360 events read in total (11078ms).
[15:42:20.063] <TB2>     INFO: Expecting 655360 events.
[15:42:31.682] <TB2>     INFO: 655360 events read in total (11083ms).
[15:42:31.722] <TB2>     INFO: Expecting 655360 events.
[15:42:43.372] <TB2>     INFO: 655360 events read in total (11110ms).
[15:42:43.418] <TB2>     INFO: Expecting 655360 events.
[15:42:55.075] <TB2>     INFO: 655360 events read in total (11121ms).
[15:42:55.124] <TB2>     INFO: Expecting 655360 events.
[15:43:06.748] <TB2>     INFO: 655360 events read in total (11096ms).
[15:43:06.801] <TB2>     INFO: Expecting 655360 events.
[15:43:18.448] <TB2>     INFO: 655360 events read in total (11118ms).
[15:43:18.507] <TB2>     INFO: Expecting 655360 events.
[15:43:30.207] <TB2>     INFO: 655360 events read in total (11173ms).
[15:43:30.271] <TB2>     INFO: Expecting 655360 events.
[15:43:41.908] <TB2>     INFO: 655360 events read in total (11110ms).
[15:43:41.974] <TB2>     INFO: Expecting 655360 events.
[15:43:53.720] <TB2>     INFO: 655360 events read in total (11219ms).
[15:43:53.791] <TB2>     INFO: Expecting 655360 events.
[15:44:05.426] <TB2>     INFO: 655360 events read in total (11106ms).
[15:44:05.501] <TB2>     INFO: Test took 187590ms.
[15:44:05.674] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.674] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:44:05.674] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:44:05.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:44:05.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.676] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:44:05.676] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.676] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:44:05.676] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.676] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:44:05.676] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:44:05.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:44:05.677] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:44:05.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:44:05.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:44:05.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:44:05.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:44:05.679] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:44:05.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:44:05.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:44:05.681] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:44:05.681] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.687] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.694] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.701] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.708] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.715] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.722] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:44:05.728] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.735] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.742] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.749] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.756] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.763] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.770] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.777] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.784] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.791] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:44:05.798] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:44:05.805] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:44:05.812] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:44:05.819] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:44:05.827] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:44:05.858] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C0.dat
[15:44:05.858] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C1.dat
[15:44:05.858] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C2.dat
[15:44:05.858] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C3.dat
[15:44:05.859] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C4.dat
[15:44:05.859] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C5.dat
[15:44:05.859] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C6.dat
[15:44:05.859] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C7.dat
[15:44:05.859] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C8.dat
[15:44:05.859] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C9.dat
[15:44:05.859] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C10.dat
[15:44:05.859] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C11.dat
[15:44:05.860] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C12.dat
[15:44:05.860] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C13.dat
[15:44:05.860] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C14.dat
[15:44:05.860] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//dacParameters35_C15.dat
[15:44:06.207] <TB2>     INFO: Expecting 41600 events.
[15:44:10.048] <TB2>     INFO: 41600 events read in total (3127ms).
[15:44:10.048] <TB2>     INFO: Test took 4185ms.
[15:44:10.700] <TB2>     INFO: Expecting 41600 events.
[15:44:14.548] <TB2>     INFO: 41600 events read in total (3133ms).
[15:44:14.549] <TB2>     INFO: Test took 4193ms.
[15:44:15.213] <TB2>     INFO: Expecting 41600 events.
[15:44:19.051] <TB2>     INFO: 41600 events read in total (3123ms).
[15:44:19.052] <TB2>     INFO: Test took 4194ms.
[15:44:19.356] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:19.488] <TB2>     INFO: Expecting 2560 events.
[15:44:20.448] <TB2>     INFO: 2560 events read in total (245ms).
[15:44:20.449] <TB2>     INFO: Test took 1093ms.
[15:44:20.451] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:20.958] <TB2>     INFO: Expecting 2560 events.
[15:44:21.917] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:21.918] <TB2>     INFO: Test took 1467ms.
[15:44:21.920] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:22.426] <TB2>     INFO: Expecting 2560 events.
[15:44:23.386] <TB2>     INFO: 2560 events read in total (245ms).
[15:44:23.386] <TB2>     INFO: Test took 1466ms.
[15:44:23.389] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:23.895] <TB2>     INFO: Expecting 2560 events.
[15:44:24.854] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:24.855] <TB2>     INFO: Test took 1466ms.
[15:44:24.858] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:25.363] <TB2>     INFO: Expecting 2560 events.
[15:44:26.321] <TB2>     INFO: 2560 events read in total (243ms).
[15:44:26.322] <TB2>     INFO: Test took 1464ms.
[15:44:26.323] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:26.832] <TB2>     INFO: Expecting 2560 events.
[15:44:27.790] <TB2>     INFO: 2560 events read in total (242ms).
[15:44:27.790] <TB2>     INFO: Test took 1467ms.
[15:44:27.792] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:28.300] <TB2>     INFO: Expecting 2560 events.
[15:44:29.257] <TB2>     INFO: 2560 events read in total (243ms).
[15:44:29.257] <TB2>     INFO: Test took 1465ms.
[15:44:29.259] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:29.766] <TB2>     INFO: Expecting 2560 events.
[15:44:30.722] <TB2>     INFO: 2560 events read in total (241ms).
[15:44:30.722] <TB2>     INFO: Test took 1463ms.
[15:44:30.726] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:31.231] <TB2>     INFO: Expecting 2560 events.
[15:44:32.189] <TB2>     INFO: 2560 events read in total (243ms).
[15:44:32.189] <TB2>     INFO: Test took 1463ms.
[15:44:32.192] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:32.697] <TB2>     INFO: Expecting 2560 events.
[15:44:33.656] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:33.656] <TB2>     INFO: Test took 1464ms.
[15:44:33.658] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:34.165] <TB2>     INFO: Expecting 2560 events.
[15:44:35.125] <TB2>     INFO: 2560 events read in total (245ms).
[15:44:35.125] <TB2>     INFO: Test took 1467ms.
[15:44:35.127] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:35.634] <TB2>     INFO: Expecting 2560 events.
[15:44:36.592] <TB2>     INFO: 2560 events read in total (243ms).
[15:44:36.592] <TB2>     INFO: Test took 1465ms.
[15:44:36.595] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:37.101] <TB2>     INFO: Expecting 2560 events.
[15:44:38.058] <TB2>     INFO: 2560 events read in total (243ms).
[15:44:38.059] <TB2>     INFO: Test took 1464ms.
[15:44:38.061] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:38.567] <TB2>     INFO: Expecting 2560 events.
[15:44:39.523] <TB2>     INFO: 2560 events read in total (241ms).
[15:44:39.524] <TB2>     INFO: Test took 1463ms.
[15:44:39.526] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:40.033] <TB2>     INFO: Expecting 2560 events.
[15:44:40.992] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:40.992] <TB2>     INFO: Test took 1467ms.
[15:44:40.994] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:41.501] <TB2>     INFO: Expecting 2560 events.
[15:44:42.459] <TB2>     INFO: 2560 events read in total (243ms).
[15:44:42.460] <TB2>     INFO: Test took 1466ms.
[15:44:42.465] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:42.971] <TB2>     INFO: Expecting 2560 events.
[15:44:43.930] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:43.930] <TB2>     INFO: Test took 1465ms.
[15:44:43.933] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:44.439] <TB2>     INFO: Expecting 2560 events.
[15:44:45.399] <TB2>     INFO: 2560 events read in total (245ms).
[15:44:45.399] <TB2>     INFO: Test took 1467ms.
[15:44:45.403] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:45.908] <TB2>     INFO: Expecting 2560 events.
[15:44:46.867] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:46.867] <TB2>     INFO: Test took 1464ms.
[15:44:46.869] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:47.376] <TB2>     INFO: Expecting 2560 events.
[15:44:48.336] <TB2>     INFO: 2560 events read in total (245ms).
[15:44:48.337] <TB2>     INFO: Test took 1468ms.
[15:44:48.339] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:48.845] <TB2>     INFO: Expecting 2560 events.
[15:44:49.803] <TB2>     INFO: 2560 events read in total (243ms).
[15:44:49.804] <TB2>     INFO: Test took 1465ms.
[15:44:49.806] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:50.315] <TB2>     INFO: Expecting 2560 events.
[15:44:51.274] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:51.275] <TB2>     INFO: Test took 1469ms.
[15:44:51.278] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:51.783] <TB2>     INFO: Expecting 2560 events.
[15:44:52.742] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:52.742] <TB2>     INFO: Test took 1464ms.
[15:44:52.744] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:53.251] <TB2>     INFO: Expecting 2560 events.
[15:44:54.215] <TB2>     INFO: 2560 events read in total (249ms).
[15:44:54.216] <TB2>     INFO: Test took 1472ms.
[15:44:54.219] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:54.725] <TB2>     INFO: Expecting 2560 events.
[15:44:55.684] <TB2>     INFO: 2560 events read in total (244ms).
[15:44:55.684] <TB2>     INFO: Test took 1466ms.
[15:44:55.686] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:56.193] <TB2>     INFO: Expecting 2560 events.
[15:44:57.149] <TB2>     INFO: 2560 events read in total (241ms).
[15:44:57.150] <TB2>     INFO: Test took 1464ms.
[15:44:57.152] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:57.659] <TB2>     INFO: Expecting 2560 events.
[15:44:58.617] <TB2>     INFO: 2560 events read in total (243ms).
[15:44:58.617] <TB2>     INFO: Test took 1465ms.
[15:44:58.619] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:44:59.125] <TB2>     INFO: Expecting 2560 events.
[15:45:00.083] <TB2>     INFO: 2560 events read in total (243ms).
[15:45:00.084] <TB2>     INFO: Test took 1465ms.
[15:45:00.088] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:00.592] <TB2>     INFO: Expecting 2560 events.
[15:45:01.551] <TB2>     INFO: 2560 events read in total (243ms).
[15:45:01.552] <TB2>     INFO: Test took 1464ms.
[15:45:01.554] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:02.062] <TB2>     INFO: Expecting 2560 events.
[15:45:03.019] <TB2>     INFO: 2560 events read in total (242ms).
[15:45:03.020] <TB2>     INFO: Test took 1466ms.
[15:45:03.022] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:03.528] <TB2>     INFO: Expecting 2560 events.
[15:45:04.487] <TB2>     INFO: 2560 events read in total (244ms).
[15:45:04.488] <TB2>     INFO: Test took 1466ms.
[15:45:04.490] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:45:04.997] <TB2>     INFO: Expecting 2560 events.
[15:45:05.954] <TB2>     INFO: 2560 events read in total (242ms).
[15:45:05.955] <TB2>     INFO: Test took 1465ms.
[15:45:06.995] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:45:06.995] <TB2>     INFO: PH scale (per ROC):    80  73  72  78  75  67  82  83  80  77  73  78  73  76  80  80
[15:45:06.995] <TB2>     INFO: PH offset (per ROC):  162 190 194 162 173 176 175 176 165 184 173 191 185 184 176 158
[15:45:07.168] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:45:07.171] <TB2>     INFO: ######################################################################
[15:45:07.171] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:45:07.171] <TB2>     INFO: ######################################################################
[15:45:07.171] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:45:07.184] <TB2>     INFO: scanning low vcal = 10
[15:45:07.534] <TB2>     INFO: Expecting 41600 events.
[15:45:11.254] <TB2>     INFO: 41600 events read in total (3005ms).
[15:45:11.254] <TB2>     INFO: Test took 4070ms.
[15:45:11.257] <TB2>     INFO: scanning low vcal = 20
[15:45:11.762] <TB2>     INFO: Expecting 41600 events.
[15:45:15.473] <TB2>     INFO: 41600 events read in total (2995ms).
[15:45:15.473] <TB2>     INFO: Test took 4216ms.
[15:45:15.476] <TB2>     INFO: scanning low vcal = 30
[15:45:15.981] <TB2>     INFO: Expecting 41600 events.
[15:45:19.718] <TB2>     INFO: 41600 events read in total (3022ms).
[15:45:19.719] <TB2>     INFO: Test took 4242ms.
[15:45:19.721] <TB2>     INFO: scanning low vcal = 40
[15:45:20.224] <TB2>     INFO: Expecting 41600 events.
[15:45:24.464] <TB2>     INFO: 41600 events read in total (3525ms).
[15:45:24.466] <TB2>     INFO: Test took 4745ms.
[15:45:24.469] <TB2>     INFO: scanning low vcal = 50
[15:45:24.891] <TB2>     INFO: Expecting 41600 events.
[15:45:29.139] <TB2>     INFO: 41600 events read in total (3532ms).
[15:45:29.140] <TB2>     INFO: Test took 4671ms.
[15:45:29.144] <TB2>     INFO: scanning low vcal = 60
[15:45:29.567] <TB2>     INFO: Expecting 41600 events.
[15:45:33.823] <TB2>     INFO: 41600 events read in total (3542ms).
[15:45:33.823] <TB2>     INFO: Test took 4679ms.
[15:45:33.826] <TB2>     INFO: scanning low vcal = 70
[15:45:34.246] <TB2>     INFO: Expecting 41600 events.
[15:45:38.502] <TB2>     INFO: 41600 events read in total (3541ms).
[15:45:38.503] <TB2>     INFO: Test took 4677ms.
[15:45:38.506] <TB2>     INFO: scanning low vcal = 80
[15:45:38.931] <TB2>     INFO: Expecting 41600 events.
[15:45:43.194] <TB2>     INFO: 41600 events read in total (3548ms).
[15:45:43.196] <TB2>     INFO: Test took 4690ms.
[15:45:43.199] <TB2>     INFO: scanning low vcal = 90
[15:45:43.620] <TB2>     INFO: Expecting 41600 events.
[15:45:47.895] <TB2>     INFO: 41600 events read in total (3560ms).
[15:45:47.896] <TB2>     INFO: Test took 4697ms.
[15:45:47.900] <TB2>     INFO: scanning low vcal = 100
[15:45:48.333] <TB2>     INFO: Expecting 41600 events.
[15:45:52.717] <TB2>     INFO: 41600 events read in total (3669ms).
[15:45:52.717] <TB2>     INFO: Test took 4817ms.
[15:45:52.721] <TB2>     INFO: scanning low vcal = 110
[15:45:53.144] <TB2>     INFO: Expecting 41600 events.
[15:45:57.387] <TB2>     INFO: 41600 events read in total (3528ms).
[15:45:57.387] <TB2>     INFO: Test took 4666ms.
[15:45:57.390] <TB2>     INFO: scanning low vcal = 120
[15:45:57.813] <TB2>     INFO: Expecting 41600 events.
[15:46:02.057] <TB2>     INFO: 41600 events read in total (3529ms).
[15:46:02.058] <TB2>     INFO: Test took 4668ms.
[15:46:02.061] <TB2>     INFO: scanning low vcal = 130
[15:46:02.479] <TB2>     INFO: Expecting 41600 events.
[15:46:06.735] <TB2>     INFO: 41600 events read in total (3541ms).
[15:46:06.736] <TB2>     INFO: Test took 4675ms.
[15:46:06.739] <TB2>     INFO: scanning low vcal = 140
[15:46:07.158] <TB2>     INFO: Expecting 41600 events.
[15:46:11.416] <TB2>     INFO: 41600 events read in total (3543ms).
[15:46:11.416] <TB2>     INFO: Test took 4677ms.
[15:46:11.419] <TB2>     INFO: scanning low vcal = 150
[15:46:11.839] <TB2>     INFO: Expecting 41600 events.
[15:46:16.115] <TB2>     INFO: 41600 events read in total (3561ms).
[15:46:16.115] <TB2>     INFO: Test took 4696ms.
[15:46:16.118] <TB2>     INFO: scanning low vcal = 160
[15:46:16.540] <TB2>     INFO: Expecting 41600 events.
[15:46:20.827] <TB2>     INFO: 41600 events read in total (3572ms).
[15:46:20.828] <TB2>     INFO: Test took 4710ms.
[15:46:20.831] <TB2>     INFO: scanning low vcal = 170
[15:46:21.253] <TB2>     INFO: Expecting 41600 events.
[15:46:25.498] <TB2>     INFO: 41600 events read in total (3530ms).
[15:46:25.498] <TB2>     INFO: Test took 4667ms.
[15:46:25.503] <TB2>     INFO: scanning low vcal = 180
[15:46:25.924] <TB2>     INFO: Expecting 41600 events.
[15:46:30.185] <TB2>     INFO: 41600 events read in total (3546ms).
[15:46:30.186] <TB2>     INFO: Test took 4683ms.
[15:46:30.190] <TB2>     INFO: scanning low vcal = 190
[15:46:30.615] <TB2>     INFO: Expecting 41600 events.
[15:46:34.873] <TB2>     INFO: 41600 events read in total (3543ms).
[15:46:34.875] <TB2>     INFO: Test took 4685ms.
[15:46:34.878] <TB2>     INFO: scanning low vcal = 200
[15:46:35.297] <TB2>     INFO: Expecting 41600 events.
[15:46:39.551] <TB2>     INFO: 41600 events read in total (3538ms).
[15:46:39.551] <TB2>     INFO: Test took 4673ms.
[15:46:39.554] <TB2>     INFO: scanning low vcal = 210
[15:46:39.976] <TB2>     INFO: Expecting 41600 events.
[15:46:44.250] <TB2>     INFO: 41600 events read in total (3559ms).
[15:46:44.250] <TB2>     INFO: Test took 4696ms.
[15:46:44.253] <TB2>     INFO: scanning low vcal = 220
[15:46:44.676] <TB2>     INFO: Expecting 41600 events.
[15:46:48.956] <TB2>     INFO: 41600 events read in total (3565ms).
[15:46:48.957] <TB2>     INFO: Test took 4703ms.
[15:46:48.960] <TB2>     INFO: scanning low vcal = 230
[15:46:49.381] <TB2>     INFO: Expecting 41600 events.
[15:46:53.636] <TB2>     INFO: 41600 events read in total (3538ms).
[15:46:53.637] <TB2>     INFO: Test took 4677ms.
[15:46:53.640] <TB2>     INFO: scanning low vcal = 240
[15:46:54.059] <TB2>     INFO: Expecting 41600 events.
[15:46:58.300] <TB2>     INFO: 41600 events read in total (3527ms).
[15:46:58.300] <TB2>     INFO: Test took 4660ms.
[15:46:58.305] <TB2>     INFO: scanning low vcal = 250
[15:46:58.727] <TB2>     INFO: Expecting 41600 events.
[15:47:03.005] <TB2>     INFO: 41600 events read in total (3562ms).
[15:47:03.007] <TB2>     INFO: Test took 4702ms.
[15:47:03.011] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:47:03.432] <TB2>     INFO: Expecting 41600 events.
[15:47:07.690] <TB2>     INFO: 41600 events read in total (3544ms).
[15:47:07.691] <TB2>     INFO: Test took 4680ms.
[15:47:07.694] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:47:08.098] <TB2>     INFO: Expecting 41600 events.
[15:47:12.317] <TB2>     INFO: 41600 events read in total (3504ms).
[15:47:12.318] <TB2>     INFO: Test took 4624ms.
[15:47:12.322] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:47:12.747] <TB2>     INFO: Expecting 41600 events.
[15:47:16.964] <TB2>     INFO: 41600 events read in total (3502ms).
[15:47:16.965] <TB2>     INFO: Test took 4643ms.
[15:47:16.969] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:47:17.392] <TB2>     INFO: Expecting 41600 events.
[15:47:21.600] <TB2>     INFO: 41600 events read in total (3494ms).
[15:47:21.601] <TB2>     INFO: Test took 4632ms.
[15:47:21.605] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:47:22.029] <TB2>     INFO: Expecting 41600 events.
[15:47:26.239] <TB2>     INFO: 41600 events read in total (3496ms).
[15:47:26.240] <TB2>     INFO: Test took 4635ms.
[15:47:26.780] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:47:26.784] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:47:26.784] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:47:26.784] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:47:26.785] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:47:26.785] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:47:26.785] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:47:26.785] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:47:26.785] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:47:26.785] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:47:26.786] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:47:26.786] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:47:26.786] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:47:26.786] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:47:26.786] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:47:26.787] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:47:26.787] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:48:06.007] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:48:06.007] <TB2>     INFO: non-linearity mean:  0.962 0.960 0.959 0.961 0.964 0.957 0.966 0.966 0.963 0.955 0.963 0.963 0.956 0.956 0.961 0.956
[15:48:06.007] <TB2>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.006 0.006 0.006 0.005 0.006 0.008 0.006 0.005 0.007 0.006 0.004 0.006
[15:48:06.007] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:48:06.030] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:48:06.052] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:48:06.074] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:48:06.098] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:48:06.120] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:48:06.143] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:48:06.165] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:48:06.187] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:48:06.210] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:48:06.232] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:48:06.255] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:48:06.277] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:48:06.300] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:48:06.322] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:48:06.344] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-1-08_FPIXTest-17C-Nebraska-160527-1423_2016-05-27_14h23m_1464377007//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:48:06.367] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:48:06.367] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:48:06.375] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:48:06.375] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:48:06.378] <TB2>     INFO: ######################################################################
[15:48:06.378] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:48:06.378] <TB2>     INFO: ######################################################################
[15:48:06.380] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:48:06.396] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:48:06.396] <TB2>     INFO:     run 1 of 1
[15:48:06.396] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:48:06.744] <TB2>     INFO: Expecting 3120000 events.
[15:48:56.261] <TB2>     INFO: 1245520 events read in total (48802ms).
[15:49:44.186] <TB2>     INFO: 2485025 events read in total (96727ms).
[15:50:09.827] <TB2>     INFO: 3120000 events read in total (122369ms).
[15:50:09.870] <TB2>     INFO: Test took 123475ms.
[15:50:09.953] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:50:10.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:50:11.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:50:13.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:50:14.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:50:15.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:50:17.505] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:50:18.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:50:20.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:50:21.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:50:23.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:50:24.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:50:26.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:50:27.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:50:29.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:50:30.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:50:31.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:50:33.377] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 463650816
[15:50:33.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:50:33.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6762, RMS = 1.17376
[15:50:33.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:50:33.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:50:33.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8765, RMS = 1.2035
[15:50:33.411] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:50:33.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:50:33.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5912, RMS = 1.40995
[15:50:33.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:50:33.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:50:33.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0495, RMS = 2.28198
[15:50:33.412] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:50:33.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:50:33.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.737, RMS = 1.38897
[15:50:33.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:50:33.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:50:33.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1119, RMS = 1.38423
[15:50:33.414] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:50:33.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:50:33.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2983, RMS = 1.39356
[15:50:33.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:50:33.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:50:33.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.9987, RMS = 1.92193
[15:50:33.415] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:50:33.416] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:50:33.416] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3847, RMS = 1.83547
[15:50:33.416] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:50:33.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:50:33.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3168, RMS = 1.57665
[15:50:33.417] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:50:33.418] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:50:33.418] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8804, RMS = 1.34399
[15:50:33.418] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:50:33.418] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:50:33.418] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1902, RMS = 1.5738
[15:50:33.418] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:50:33.419] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:50:33.419] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6753, RMS = 2.31944
[15:50:33.419] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:50:33.419] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:50:33.419] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.9864, RMS = 2.83369
[15:50:33.419] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:50:33.420] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:50:33.420] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1239, RMS = 1.09584
[15:50:33.420] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:50:33.420] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:50:33.420] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9181, RMS = 1.7131
[15:50:33.420] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:50:33.421] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:50:33.421] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5445, RMS = 2.13843
[15:50:33.421] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:50:33.422] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:50:33.422] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5233, RMS = 2.00608
[15:50:33.422] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:50:33.423] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:50:33.423] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1186, RMS = 2.01691
[15:50:33.423] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:50:33.423] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:50:33.423] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3486, RMS = 2.02546
[15:50:33.423] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:50:33.424] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:50:33.424] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0628, RMS = 2.40036
[15:50:33.424] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:50:33.424] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:50:33.424] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9535, RMS = 2.61195
[15:50:33.424] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:50:33.425] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:50:33.425] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3042, RMS = 1.7013
[15:50:33.425] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:50:33.425] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:50:33.425] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3023, RMS = 1.41892
[15:50:33.425] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:50:33.426] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:50:33.426] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7901, RMS = 1.97064
[15:50:33.426] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:50:33.426] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:50:33.426] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8426, RMS = 1.93123
[15:50:33.426] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:50:33.427] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:50:33.427] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0812, RMS = 1.42157
[15:50:33.428] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:50:33.428] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:50:33.428] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0854, RMS = 1.66387
[15:50:33.428] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:50:33.429] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:50:33.429] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3341, RMS = 1.72964
[15:50:33.429] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:50:33.429] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:50:33.429] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0337, RMS = 2.08049
[15:50:33.429] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:50:33.430] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:50:33.430] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2801, RMS = 1.64304
[15:50:33.430] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:50:33.430] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:50:33.430] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4551, RMS = 1.76857
[15:50:33.430] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:50:33.434] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:50:33.434] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    1    0    1
[15:50:33.434] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:50:33.529] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:50:33.529] <TB2>     INFO: enter test to run
[15:50:33.529] <TB2>     INFO:   test:  no parameter change
[15:50:33.530] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[15:50:33.530] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:50:33.530] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:50:33.530] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:50:34.009] <TB2>    QUIET: Connection to board 141 closed.
[15:50:34.010] <TB2>     INFO: pXar: this is the end, my friend
[15:50:34.010] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
