<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_T_U_fc2620ed</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_T_U_fc2620ed'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_T_U_fc2620ed')">rsnoc_z_H_R_G_T2_T_U_fc2620ed</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod548.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod548.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod548.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod548.html#inst_tag_187492"  onclick="showContent('inst_tag_187492')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.It</a></td>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod548.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod548.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod548.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_T_U_fc2620ed'>
<hr>
<a name="inst_tag_187492"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_187492" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.It</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod548.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod548.html#Toggle" >  0.41</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod548.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.59</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.76</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"> 62.25</td>
<td class="s0 cl rt">  3.33</td>
<td class="s0 cl rt">  0.10</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.61</td>
<td class="wht cl rt"></td>
<td><a href="mod758.html#inst_tag_253025" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod625.html#inst_tag_198928" id="tag_urg_inst_198928">Icp</a></td>
<td class="s0 cl rt">  2.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1130.html#inst_tag_350612" id="tag_urg_inst_350612">Ipp</a></td>
<td class="s0 cl rt">  3.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136899" id="tag_urg_inst_136899">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_T_U_fc2620ed'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod548.html" >rsnoc_z_H_R_G_T2_T_U_fc2620ed</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       132173
 EXPRESSION (PreOne ? MyData : Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod548.html" >rsnoc_z_H_R_G_T2_T_U_fc2620ed</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">2.35  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1720</td>
<td class="rt">7</td>
<td class="rt">0.41  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">860</td>
<td class="rt">4</td>
<td class="rt">0.47  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">860</td>
<td class="rt">3</td>
<td class="rt">0.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">29</td>
<td class="rt">2</td>
<td class="rt">6.90  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">528</td>
<td class="rt">7</td>
<td class="rt">1.33  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">264</td>
<td class="rt">4</td>
<td class="rt">1.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">264</td>
<td class="rt">3</td>
<td class="rt">1.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">56</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1192</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">596</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">596</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Cmd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cmd_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>HitId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_408b[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_10[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_11[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_13[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_42be_9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6201[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6846_0[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6846_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b984_0[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b984_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_10[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_11[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_13[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_7[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ca1c_9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_caf0[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d9ff[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CmdIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PldIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PldIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PldVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreInfo[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PreOne</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_BaseAddr[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod548.html" >rsnoc_z_H_R_G_T2_T_U_fc2620ed</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">132173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
132173     		Pwr_Response_Idle
           		                 
132174     		&
           		 
132175     		Pwr_Stage1_Idle
           		               
132176     		&
           		 
132177     		Pwr_Stage2_Idle
           		               
132178     		&
           		 
132179     		Pwr_Stage3_Idle
           		               
132180     		&
           		 
132181     		Pwr_StrmExpandReq_Idle
           		                      
132182     		&	Pwr_StrmExpandRsp_Idle;
           		 	                       
132183     	rsnoc_z_H_R_G_G2_P_U_a8accfd0_A1022013110 Ip1(
           	                                              
132184     		.CmdBwd_CurIsWrite( )
           		                     
132185     	,	.CmdBwd_MatchId( )
           	 	                  
132186     	,	.CmdBwd_StrmLen1MSB( )
           	 	                      
132187     	,	.CmdBwd_StrmRatio( )
           	 	                    
132188     	,	.CmdBwd_StrmType( )
           	 	                   
132189     	,	.CmdBwd_StrmValid( )
           	 	                    
132190     	,	.CmdBwd_Vld( )
           	 	              
132191     	,	.CmdRx_CurIsWrite( Cmd1_CurIsWrite )
           	 	                                    
132192     	,	.CmdRx_MatchId( Cmd1_MatchId )
           	 	                              
132193     	,	.CmdRx_StrmLen1MSB( Cmd1_StrmLen1MSB )
           	 	                                      
132194     	,	.CmdRx_StrmRatio( Cmd1_StrmRatio )
           	 	                                  
132195     	,	.CmdRx_StrmType( Cmd1_StrmType )
           	 	                                
132196     	,	.CmdRx_StrmValid( Cmd1_StrmValid )
           	 	                                  
132197     	,	.CmdRx_Vld( Cmd1_Vld )
           	 	                      
132198     	,	.CmdTx_CurIsWrite( Cmd1P_CurIsWrite )
           	 	                                     
132199     	,	.CmdTx_MatchId( Cmd1P_MatchId )
           	 	                               
132200     	,	.CmdTx_StrmLen1MSB( Cmd1P_StrmLen1MSB )
           	 	                                       
132201     	,	.CmdTx_StrmRatio( Cmd1P_StrmRatio )
           	 	                                   
132202     	,	.CmdTx_StrmType( Cmd1P_StrmType )
           	 	                                 
132203     	,	.CmdTx_StrmValid( Cmd1P_StrmValid )
           	 	                                   
132204     	,	.CmdTx_Vld( Cmd1P_Vld )
           	 	                       
132205     	,	.CoutBwdVld( )
           	 	              
132206     	,	.Empty( Sys_Pwr_Idle )
           	 	                      
132207     	,	.Rx_Req_Addr( Gen2_Req_Addr )
           	 	                             
132208     	,	.Rx_Req_Be( Gen2_Req_Be )
           	 	                         
132209     	,	.Rx_Req_BurstType( Gen2_Req_BurstType )
           	 	                                       
132210     	,	.Rx_Req_Data( Gen2_Req_Data )
           	 	                             
132211     	,	.Rx_Req_Last( Gen2_Req_Last )
           	 	                             
132212     	,	.Rx_Req_Len1( Gen2_Req_Len1 )
           	 	                             
132213     	,	.Rx_Req_Lock( Gen2_Req_Lock )
           	 	                             
132214     	,	.Rx_Req_Opc( Gen2_Req_Opc )
           	 	                           
132215     	,	.Rx_Req_Rdy( Gen2_Req_Rdy )
           	 	                           
132216     	,	.Rx_Req_SeqId( Gen2_Req_SeqId )
           	 	                               
132217     	,	.Rx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
           	 	                                             
132218     	,	.Rx_Req_SeqUnique( Gen2_Req_SeqUnique )
           	 	                                       
132219     	,	.Rx_Req_User( Gen2_Req_User )
           	 	                             
132220     	,	.Rx_Req_Vld( Gen2_Req_Vld )
           	 	                           
132221     	,	.Sys_Clk( Sys_Clk )
           	 	                   
132222     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
132223     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
132224     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
132225     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
132226     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
132227     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
132228     	,	.Sys_Pwr_Idle( Pwr_Pipe1_Idle )
           	 	                               
132229     	,	.Sys_Pwr_WakeUp( Pwr_Pipe1_WakeUp )
           	 	                                   
132230     	,	.Tx_Req_Addr( Gen2P_Req_Addr )
           	 	                              
132231     	,	.Tx_Req_Be( Gen2P_Req_Be )
           	 	                          
132232     	,	.Tx_Req_BurstType( Gen2P_Req_BurstType )
           	 	                                        
132233     	,	.Tx_Req_Data( Gen2P_Req_Data )
           	 	                              
132234     	,	.Tx_Req_Last( Gen2P_Req_Last )
           	 	                              
132235     	,	.Tx_Req_Len1( Gen2P_Req_Len1 )
           	 	                              
132236     	,	.Tx_Req_Lock( Gen2P_Req_Lock )
           	 	                              
132237     	,	.Tx_Req_Opc( Gen2P_Req_Opc )
           	 	                            
132238     	,	.Tx_Req_Rdy( Gen2P_Req_Rdy )
           	 	                            
132239     	,	.Tx_Req_SeqId( Gen2P_Req_SeqId )
           	 	                                
132240     	,	.Tx_Req_SeqUnOrdered( Gen2P_Req_SeqUnOrdered )
           	 	                                              
132241     	,	.Tx_Req_SeqUnique( Gen2P_Req_SeqUnique )
           	 	                                        
132242     	,	.Tx_Req_User( Gen2P_Req_User )
           	 	                              
132243     	,	.Tx_Req_Vld( Gen2P_Req_Vld )
           	 	                            
132244     	);
           	  
132245     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
132246     		if ( ! Sys_Clk_RstN )
           		                     
132247     			u_ea1 <= #1.0 ( 1'b1 );
           			                       
132248     		else if ( Gen1_Req_Vld & Gen1_Req_Rdy )
           		                                       
132249     			u_ea1 <= #1.0 ( Gen1_Req_Last );
           			                                
132250     	rsnoc_z_H_R_G_G2_D_U_e4b15fa7 Id(
           	                                 
132251     		.CmdRx_StrmLen1MSB( Cmd0_StrmLen1MSB )
           		                                      
132252     	,	.CmdRx_StrmRatio( Cmd0_StrmRatio )
           	 	                                  
132253     	,	.CmdRx_StrmType( Cmd0_StrmType )
           	 	                                
132254     	,	.CmdRx_StrmValid( Cmd0_StrmValid )
           	 	                                  
132255     	,	.CmdRx_Vld( Cmd0_Vld )
           	 	                      
132256     	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
           	 	                                    
132257     	,	.CmdTx_MatchId( Cmd1_MatchId )
           	 	                              
132258     	,	.CmdTx_StrmLen1MSB( Cmd1_StrmLen1MSB )
           	 	                                      
132259     	,	.CmdTx_StrmRatio( Cmd1_StrmRatio )
           	 	                                  
132260     	,	.CmdTx_StrmType( Cmd1_StrmType )
           	 	                                
132261     	,	.CmdTx_StrmValid( Cmd1_StrmValid )
           	 	                                  
132262     	,	.CmdTx_Vld( Cmd1_Vld )
           	 	                      
132263     	,	.GenRx_Req_Addr( Gen1_Req_Addr )
           	 	                                
132264     	,	.GenRx_Req_Be( Gen1_Req_Be )
           	 	                            
132265     	,	.GenRx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                          
132266     	,	.GenRx_Req_Data( Gen1_Req_Data )
           	 	                                
132267     	,	.GenRx_Req_Last( Gen1_Req_Last )
           	 	                                
132268     	,	.GenRx_Req_Len1( Gen1_Req_Len1 )
           	 	                                
132269     	,	.GenRx_Req_Lock( Gen1_Req_Lock )
           	 	                                
132270     	,	.GenRx_Req_Opc( Gen1_Req_Opc )
           	 	                              
132271     	,	.GenRx_Req_Rdy( Gen1_Req_Rdy )
           	 	                              
132272     	,	.GenRx_Req_SeqId( Gen1_Req_SeqId )
           	 	                                  
132273     	,	.GenRx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                                
132274     	,	.GenRx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                          
132275     	,	.GenRx_Req_User( Gen1_Req_User )
           	 	                                
132276     	,	.GenRx_Req_Vld( Gen1_Req_Vld )
           	 	                              
132277     	,	.GenTx_Req_Addr( Gen2_Req_Addr )
           	 	                                
132278     	,	.GenTx_Req_Be( Gen2_Req_Be )
           	 	                            
132279     	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
           	 	                                          
132280     	,	.GenTx_Req_Data( Gen2_Req_Data )
           	 	                                
132281     	,	.GenTx_Req_Last( Gen2_Req_Last )
           	 	                                
132282     	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
           	 	                                
132283     	,	.GenTx_Req_Lock( Gen2_Req_Lock )
           	 	                                
132284     	,	.GenTx_Req_Opc( Gen2_Req_Opc )
           	 	                              
132285     	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
           	 	                              
132286     	,	.GenTx_Req_SeqId( Gen2_Req_SeqId )
           	 	                                  
132287     	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
           	 	                                                
132288     	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
           	 	                                          
132289     	,	.GenTx_Req_User( Gen2_Req_User )
           	 	                                
132290     	,	.GenTx_Req_Vld( Gen2_Req_Vld )
           	 	                              
132291     	,	.Sys_Clk( Sys_Clk )
           	 	                   
132292     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
132293     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
132294     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
132295     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
132296     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
132297     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
132298     	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
           	 	                                
132299     	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
           	 	                                    
132300     	,	.Translation_Found( Translation_0_Found )
           	 	                                         
132301     	,	.Translation_Key( Translation_0_Key )
           	 	                                     
132302     	,	.Translation_MatchId( Translation_0_MatchId )
           	 	                                             
132303     	);
           	  
132304     	rsnoc_z_T_C_S_C_L_R_D_z_F4t5 ud(
           	                                
132305     		.I( { 1'b0 , Translation_0_MatchId } | { 4 { ( ~ Translation_0_Found ) }  } ) , .O( u_166 )
           		                                                                                           
132306     	);
           	  
132307     	assign uAper_Width_caseSel = { u_166 [4] , u_166 [3] , u_166 [2] , u_166 [1] } ;
           	                                                                                
132308     	always @( uAper_Width_caseSel ) begin
           	                                     
132309     		case ( uAper_Width_caseSel )
           		                            
132310     			4'b0001 : Aper_Width = 4'b0010 ;
           			                                
132311     			4'b0010 : Aper_Width = 4'b0010 ;
           			                                
132312     			4'b0100 : Aper_Width = 4'b0010 ;
           			                                
132313     			4'b1000 : Aper_Width = 4'b0100 ;
           			                                
132314     			4'b0    : Aper_Width = 4'b0010 ;
           			                                
132315     			default : Aper_Width = 4'b0 ;
           			                             
132316     		endcase
           		       
132317     	end
           	   
132318     	assign uAper_MaxLen1W_caseSel = { u_166 [4] , u_166 [3] , u_166 [2] , u_166 [1] } ;
           	                                                                                   
132319     	always @( uAper_MaxLen1W_caseSel ) begin
           	                                        
132320     		case ( uAper_MaxLen1W_caseSel )
           		                               
132321     			4'b0001 : Aper_MaxLen1W = 8'b00001111 ;
           			                                       
132322     			4'b0010 : Aper_MaxLen1W = 8'b00001111 ;
           			                                       
132323     			4'b0100 : Aper_MaxLen1W = 8'b00001111 ;
           			                                       
132324     			4'b1000 : Aper_MaxLen1W = 8'b00000111 ;
           			                                       
132325     			4'b0    : Aper_MaxLen1W = 8'b00001111 ;
           			                                       
132326     			default : Aper_MaxLen1W = 8'b0 ;
           			                                
132327     		endcase
           		       
132328     	end
           	   
132329     	assign uAper_StrmType_caseSel = { u_166 [4] , u_166 [3] , u_166 [2] , u_166 [1] } ;
           	                                                                                   
132330     	always @( uAper_StrmType_caseSel ) begin
           	                                        
132331     		case ( uAper_StrmType_caseSel )
           		                               
132332     			4'b0001 : Aper_StrmType = 1'b0 ;
           			                                
132333     			4'b0010 : Aper_StrmType = 1'b0 ;
           			                                
132334     			4'b0100 : Aper_StrmType = 1'b0 ;
           			                                
132335     			4'b1000 : Aper_StrmType = 1'b1 ;
           			                                
132336     			4'b0    : Aper_StrmType = 1'b0 ;
           			                                
132337     			default : Aper_StrmType = 1'b0 ;
           			                                
132338     		endcase
           		       
132339     	end
           	   
132340     	assign uAper_StrmRatio_caseSel = { u_166 [4] , u_166 [3] , u_166 [2] , u_166 [1] } ;
           	                                                                                    
132341     	always @( uAper_StrmRatio_caseSel ) begin
           	                                         
132342     		case ( uAper_StrmRatio_caseSel )
           		                                
132343     			4'b0001 : Aper_StrmRatio = 9'b0 ;
           			                                 
132344     			4'b0010 : Aper_StrmRatio = 9'b0 ;
           			                                 
132345     			4'b0100 : Aper_StrmRatio = 9'b0 ;
           			                                 
132346     			4'b1000 : Aper_StrmRatio = 9'b000000010 ;
           			                                         
132347     			4'b0    : Aper_StrmRatio = 9'b0 ;
           			                                 
132348     			default : Aper_StrmRatio = 9'b0 ;
           			                                 
132349     		endcase
           		       
132350     	end
           	   
132351     	rsnoc_z_H_R_G_G2_Se_Requ_aae9b333_W4 Isereq(
           	                                            
132352     		.CmdRx( Strm0Cmd )
           		                  
132353     	,	.CmdTx( Strm2Cmd )
           	 	                  
132354     	,	.Len1MSB( Len1MSB )
           	 	                   
132355     	,	.Rx_Req_Addr( Gen0_Req_Addr )
           	 	                             
132356     	,	.Rx_Req_Be( Gen0_Req_Be )
           	 	                         
132357     	,	.Rx_Req_BurstType( Gen0_Req_BurstType )
           	 	                                       
132358     	,	.Rx_Req_Data( Gen0_Req_Data )
           	 	                             
132359     	,	.Rx_Req_Last( Gen0_Req_Last )
           	 	                             
132360     	,	.Rx_Req_Len1( Gen0_Req_Len1 )
           	 	                             
132361     	,	.Rx_Req_Lock( Gen0_Req_Lock )
           	 	                             
132362     	,	.Rx_Req_Opc( Gen0_Req_Opc )
           	 	                           
132363     	,	.Rx_Req_Rdy( Gen0_Req_Rdy )
           	 	                           
132364     	,	.Rx_Req_SeqId( Gen0_Req_SeqId )
           	 	                               
132365     	,	.Rx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
           	 	                                             
132366     	,	.Rx_Req_SeqUnique( Gen0_Req_SeqUnique )
           	 	                                       
132367     	,	.Rx_Req_User( Gen0_Req_User )
           	 	                             
132368     	,	.Rx_Req_Vld( Gen0_Req_Vld )
           	 	                           
132369     	,	.StrmRatio( Strm1_Ratio & { 2 { Strm1_Type }  } )
           	 	                                                 
132370     	,	.Sys_Clk( Sys_Clk )
           	 	                   
132371     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
132372     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
132373     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
132374     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
132375     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
132376     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
132377     	,	.Sys_Pwr_Idle( Pwr_StrmExpandReq_Idle )
           	 	                                       
132378     	,	.Sys_Pwr_WakeUp( Pwr_StrmExpandReq_WakeUp )
           	 	                                           
132379     	,	.Tx_Req_Addr( Gen1_Req_Addr )
           	 	                             
132380     	,	.Tx_Req_Be( Gen1_Req_Be )
           	 	                         
132381     	,	.Tx_Req_BurstType( Gen1_Req_BurstType )
           	 	                                       
132382     	,	.Tx_Req_Data( Gen1_Req_Data )
           	 	                             
132383     	,	.Tx_Req_Last( Gen1_Req_Last )
           	 	                             
132384     	,	.Tx_Req_Len1( Gen1_Req_Len1 )
           	 	                             
132385     	,	.Tx_Req_Lock( Gen1_Req_Lock )
           	 	                             
132386     	,	.Tx_Req_Opc( Gen1_Req_Opc )
           	 	                           
132387     	,	.Tx_Req_Rdy( Gen1_Req_Rdy )
           	 	                           
132388     	,	.Tx_Req_SeqId( Gen1_Req_SeqId )
           	 	                               
132389     	,	.Tx_Req_SeqUnOrdered( Gen1_Req_SeqUnOrdered )
           	 	                                             
132390     	,	.Tx_Req_SeqUnique( Gen1_Req_SeqUnique )
           	 	                                       
132391     	,	.Tx_Req_User( Gen1_Req_User )
           	 	                             
132392     	,	.Tx_Req_Vld( Gen1_Req_Vld )
           	 	                           
132393     	);
           	  
132394     	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
           	                                     
132395     	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
           	                                       
132396     	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
           	                                     
132397     	assign GenLcl_Rsp_SeqId = Gen0_Rsp_SeqId;
           	                                         
132398     	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
           	                                                       
132399     	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
           	                                           
132400     	rsnoc_z_H_R_G_U_Q_U_78b5daf1ff uu78b5daf1ff(
           	                                            
132401     		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
132402     	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
132403     	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
132404     	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
132405     	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
132406     	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
132407     	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
132408     	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
132409     	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
132410     	,	.GenLcl_Req_SeqId( GenLcl_Req_SeqId )
           	 	                                     
132411     	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
132412     	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
132413     	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
132414     	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
132415     	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
132416     	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
132417     	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
           	 	                                 
132418     	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
132419     	,	.GenLcl_Rsp_SeqId( GenLcl_Rsp_SeqId )
           	 	                                     
132420     	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
132421     	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
132422     	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
132423     	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
132424     	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
132425     	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
132426     	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
132427     	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
132428     	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
132429     	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
132430     	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
132431     	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
132432     	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
132433     	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
132434     	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
132435     	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
132436     	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
132437     	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
132438     	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
132439     	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
132440     	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
132441     	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
132442     	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
132443     	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
132444     	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
132445     	,	.Sys_Clk( Sys_Clk )
           	 	                   
132446     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
132447     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
132448     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
132449     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
132450     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
132451     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
132452     	,	.Sys_Pwr_Idle( u_Idle )
           	 	                       
132453     	,	.Sys_Pwr_WakeUp( u_WakeUp )
           	 	                           
132454     	);
           	  
132455     	assign ReqPending = u_48f4 & Gen0_Req_Vld;
           	                                          
132456     	assign ReqRdPending = ReqPending & ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
           	                                                                                                                
132457     	assign RdPendCntInc = ReqRdPending & Gen0_Req_Rdy;
           	                                                  
132458     	assign RdPendCntDec =
           	                     
132459     				GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy
           				                                                 
132460     		&	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
           		 	                                                                                   
132461     	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
           	                                                 
132462     	assign u_76e9 = RdPendCnt + 4'b0001;
           	                                    
132463     	assign u_2ee2 = RdPendCnt - 4'b0001;
           	                                    
132464     	assign ReqWrPending = ReqPending & ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
           	                                                                                       
132465     	assign WrPendCntInc = ReqWrPending & Gen0_Req_Rdy;
           	                                                  
132466     	assign WrPendCntDec = GenLcl_Rsp_Last & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy & ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
           	                                                                                                                                  
132467     	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
           	                                                 
132468     	assign u_d67 = WrPendCnt + 4'b0001;
           	                                   
132469     	assign u_ac2f = WrPendCnt - 4'b0001;
           	                                    
132470     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
132471     		if ( ! Sys_Clk_RstN )
           		                     
132472     			u_48f4 <= #1.0 ( 1'b1 );
           			                        
132473     		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		                                       
132474     			u_48f4 <= #1.0 ( Gen0_Req_Last );
           			                                 
132475     	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc & RdPendCntDec , RdPendCntInc & ~ RdPendCntDec } ;
           	                                                                                                   
132476     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
132477     		if ( ! Sys_Clk_RstN )
           		                     
132478     			RdPendCnt <= #1.0 ( 4'b0 );
           			                           
132479     		else if ( RdPendCntEn )
           		                       
132480     			RdPendCnt <= #1.0 ( RdPendCntNext );
           			                                    
132481     	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
           	                                                                         
132482     		case ( uRdPendCntNext_caseSel )
           		                               
132483     			2'b01   : RdPendCntNext = u_76e9 ;
           			                                  
132484     			2'b10   : RdPendCntNext = u_2ee2 ;
           			                                  
132485     			2'b0    : RdPendCntNext = RdPendCnt ;
           			                                     
132486     			default : RdPendCntNext = 4'b0 ;
           			                                
132487     		endcase
           		       
132488     	end
           	   
132489     	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc & WrPendCntDec , WrPendCntInc & ~ WrPendCntDec } ;
           	                                                                                                   
132490     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
132491     		if ( ! Sys_Clk_RstN )
           		                     
132492     			WrPendCnt <= #1.0 ( 4'b0 );
           			                           
132493     		else if ( WrPendCntEn )
           		                       
132494     			WrPendCnt <= #1.0 ( WrPendCntNext );
           			                                    
132495     	always @( WrPendCnt or uWrPendCntNext_caseSel or u_ac2f or u_d67 ) begin
           	                                                                        
132496     		case ( uWrPendCntNext_caseSel )
           		                               
132497     			2'b01   : WrPendCntNext = u_d67 ;
           			                                 
132498     			2'b10   : WrPendCntNext = u_ac2f ;
           			                                  
132499     			2'b0    : WrPendCntNext = WrPendCnt ;
           			                                     
132500     			default : WrPendCntNext = 4'b0 ;
           			                                
132501     		endcase
           		       
132502     	end
           	   
132503     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
132504     		if ( ! Sys_Clk_RstN )
           		                     
132505     			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
132506     		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & WrPendCntNext == 4'b0 & ~ ReqPending );
           		    	                                                                                        
132507     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
132508     		if ( ! Sys_Clk_RstN )
           		                     
132509     			NoRdPendingTrans <= #1.0 ( 1'b1 );
           			                                  
132510     		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 4'b0 & ~ ReqRdPending );
           		    	                                                                    
132511     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
132512     		if ( ! Sys_Clk_RstN )
           		                     
132513     			NoWrPendingTrans <= #1.0 ( 1'b1 );
           			                                  
132514     		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 4'b0 & ~ ReqWrPending );
           		    	                                                                    
132515     	assign RxEcc_Rdy = Rx1_Rdy;
           	                           
132516     	assign Rx_Rdy = RxEcc_Rdy;
           	                          
132517     	assign WakeUp_Gen = Gen_Req_Vld;
           	                                
132518     	assign Sys_Pwr_WakeUp = WakeUp_Gen;
           	                                   
132519     	assign Tx2Data = Tx1_Data [37:0];
           	                                 
132520     	assign TxEcc_Data =
           	                   
132521     		{			{	Tx1_Data [107]
           		 			 	              
132522     			,	Tx1_Data [106:93]
           			 	                 
132523     			,	Tx1_Data [92:89]
           			 	                
132524     			,	Tx1_Data [88:87]
           			 	                
132525     			,	Tx1_Data [86:80]
           			 	                
132526     			,	Tx1_Data [79:49]
           			 	                
132527     			,	Tx1_Data [48:41]
           			 	                
132528     			,	Tx1_Data [40:38]
           			 	                
132529     			}
           			 
132530     		,
           		 
132531     		Tx2Data
           		       
132532     		};
           		  
132533     	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
           	                                                             
132534     	assign TxEcc_Head = Tx1_Head;
           	                             
132535     	assign Tx_Head = TxEcc_Head;
           	                            
132536     	assign TxEcc_Tail = Tx1_Tail;
           	                             
132537     	assign Tx_Tail = TxEcc_Tail;
           	                            
132538     	assign TxEcc_Vld = Tx1_Vld;
           	                           
132539     	assign Tx_Vld = TxEcc_Vld;
           	                          
132540     	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
           	                                        
132541     	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
           	                                             
132542     	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
           	                                                       
132543     	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
           	                                                      
132544     	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
           	                                                   
132545     	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
           	                                                       
132546     	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
           	                                                  
132547     	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
           	                                                     
132548     	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
           	                                                           
132549     	assign Dbg_Rx_Data_Last = Rx1_Data [37];
           	                                        
132550     	assign Dbg_Rx_Data_Err = Rx1_Data [36];
           	                                       
132551     	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
           	                                             
132552     	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
           	                                                 
132553     	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
           	                                            
132554     	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
           	                                                
132555     	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
           	                                             
132556     	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
           	                                                  
132557     	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
           	                                             
132558     	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
           	                                                  
132559     	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
           	                                            
132560     	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
           	                                          
132561     	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
           	                                        
132562     	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
           	                                          
132563     	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
           	                                          
132564     	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
           	                                          
132565     	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
           	                                         
132566     	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
           	                                              
132567     	assign Dbg_Tx_Data_Last = Tx_Data [37];
           	                                       
132568     	assign Dbg_Tx_Data_Err = Tx_Data [36];
           	                                      
132569     	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
           	                                            
132570     	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
           	                                                
132571     	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
           	                                           
132572     	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
           	                                               
132573     	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
           	                                            
132574     	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
           	                                                 
132575     	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
           	                                            
132576     	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
           	                                                 
132577     	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
           	                                           
132578     	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
           	                                         
132579     	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
           	                                       
132580     	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
           	                                         
132581     	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
           	                                         
132582     	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
           	                                         
132583     	assign GenReqXfer = GenLcl_Req_Vld & GenLcl_Req_Rdy;
           	                                                    
132584     	assign GenReqIsPre = GenLcl_Req_Vld & GenLcl_Req_Opc == 3'b110;
           	                                                               
132585     	assign GenReqIsAbort = GenReqIsPre & ~ GenLcl_Req_Lock;
           	                                                       
132586     		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           		                                                   
132587     			if ( ! Sys_Clk_RstN )
           			                     
132588     				GenReqHead <= #1.0 ( 1'b1 );
           				                            
132589     			else if ( GenReqXfer )
           			                      
132590     				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           				                                       
132591     	// synopsys translate_off
           	                         
132592     	// synthesis translate_off
           	                          
132593     	always @( posedge Sys_Clk )
           	                           
132594     		if ( Sys_Clk == 1'b1 )
           		                      
132595     			if (	~ ( ~ Sys_Clk_RstN )
           			    	                    
132596     			&
           			 
132597     			1'b1
           			    
132598     			&	( GenLcl_Req_Vld & GenReqHead & ~ GenReqIsAbort & GenLcl_Req_SeqUnOrdered ) !== 1'b0
           			 	                                                                                    
132599     			) begin
           			       
132600     				dontStop = 0;
           				             
132601     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
132602     				if (!dontStop) begin
           				                    
132603     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted." );
           					                                                                                                                                                                                 
132604     					$stop;
           					      
132605     				end
           				   
132606     			end
           			   
132607     	// synthesis translate_on
           	                         
132608     	// synopsys translate_on
           	                        
132609     	// synopsys translate_off
           	                         
132610     	// synthesis translate_off
           	                          
132611     	always @( posedge Sys_Clk )
           	                           
132612     		if ( Sys_Clk == 1'b1 )
           		                      
132613     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b1111 & RdPendCntInc & ~ RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
132614     				dontStop = 0;
           				             
132615     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
132616     				if (!dontStop) begin
           				                    
132617     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt overflow." );
           					                                                                                                                
132618     					$stop;
           					      
132619     				end
           				   
132620     			end
           			   
132621     	// synthesis translate_on
           	                         
132622     	// synopsys translate_on
           	                        
132623     	// synopsys translate_off
           	                         
132624     	// synthesis translate_off
           	                          
132625     	always @( posedge Sys_Clk )
           	                           
132626     		if ( Sys_Clk == 1'b1 )
           		                      
132627     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( RdPendCnt == 4'b0 & ~ RdPendCntInc & RdPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
132628     				dontStop = 0;
           				             
132629     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
132630     				if (!dontStop) begin
           				                    
132631     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter RdPendCnt underflow." );
           					                                                                                                                 
132632     					$stop;
           					      
132633     				end
           				   
132634     			end
           			   
132635     	// synthesis translate_on
           	                         
132636     	// synopsys translate_on
           	                        
132637     	// synopsys translate_off
           	                         
132638     	// synthesis translate_off
           	                          
132639     	always @( posedge Sys_Clk )
           	                           
132640     		if ( Sys_Clk == 1'b1 )
           		                      
132641     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b1111 & WrPendCntInc & ~ WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                            
132642     				dontStop = 0;
           				             
132643     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
132644     				if (!dontStop) begin
           				                    
132645     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt overflow." );
           					                                                                                                                
132646     					$stop;
           					      
132647     				end
           				   
132648     			end
           			   
132649     	// synthesis translate_on
           	                         
132650     	// synopsys translate_on
           	                        
132651     	// synopsys translate_off
           	                         
132652     	// synthesis translate_off
           	                          
132653     	always @( posedge Sys_Clk )
           	                           
132654     		if ( Sys_Clk == 1'b1 )
           		                      
132655     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( WrPendCnt == 4'b0 & ~ WrPendCntInc & WrPendCntDec ) !== 1'b0 ) begin
           			                                                                                                         
132656     				dontStop = 0;
           				             
132657     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
132658     				if (!dontStop) begin
           				                    
132659     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter WrPendCnt underflow." );
           					                                                                                                                 
132660     					$stop;
           					      
132661     				end
           				   
132662     			end
           			   
132663     	// synthesis translate_on
           	                         
132664     	// synopsys translate_on
           	                        
132665     	// synopsys translate_off
           	                         
132666     	// synthesis translate_off
           	                          
132667     	rsnoc_z_H_R_N_G_Ht_Rc_U_U_fb7e8c4f Igc(
           	                                       
132668     		.Clk( Sys_Clk )
           		               
132669     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
132670     	,	.Clk_En( Sys_Clk_En )
           	 	                     
132671     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
132672     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
132673     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
132674     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
132675     	,	.Gen_Req_Addr( Gen_Req_Addr )
           	 	                             
132676     	,	.Gen_Req_Be( Gen_Req_Be )
           	 	                         
132677     	,	.Gen_Req_BurstType( Gen_Req_BurstType )
           	 	                                       
132678     	,	.Gen_Req_Data( Gen_Req_Data )
           	 	                             
132679     	,	.Gen_Req_Last( Gen_Req_Last )
           	 	                             
132680     	,	.Gen_Req_Len1( Gen_Req_Len1 )
           	 	                             
132681     	,	.Gen_Req_Lock( Gen_Req_Lock )
           	 	                             
132682     	,	.Gen_Req_Opc( Gen_Req_Opc )
           	 	                           
132683     	,	.Gen_Req_Rdy( Gen_Req_Rdy )
           	 	                           
132684     	,	.Gen_Req_SeqId( Gen_Req_SeqId )
           	 	                               
132685     	,	.Gen_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                             
132686     	,	.Gen_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                       
132687     	,	.Gen_Req_User( Gen_Req_User )
           	 	                             
132688     	,	.Gen_Req_Vld( Gen_Req_Vld )
           	 	                           
132689     	);
           	  
132690     	// synthesis translate_on
           	                         
132691     	// synopsys translate_on
           	                        
132692     endmodule
                    
132693     
           
132694     
           
132695     
           
132696     // FlexNoC version    : 4.7.0
                                        
132697     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
132698     // Exported Structure : /Specification.Architecture.Structure
                                                                        
132699     // ExportOption       : /verilog
                                           
132700     
           
132701     `timescale 1ps/1ps
                             
132702     module rsnoc_z_T_C_S_C_L_R_S_Lf_5 ( Found , I , O );
                                                               
132703     	output       Found ;
           	                    
132704     	input  [4:0] I     ;
           	                    
132705     	output [4:0] O     ;
           	                    
132706     	wire  u_2    ;
           	              
132707     	wire  u_214c ;
           	              
132708     	wire  u_d73  ;
           	              
132709     	wire  u_ddb1 ;
           	              
132710     	wire  u_ff71 ;
           	              
132711     	assign u_d73 = I [0];
           	                     
132712     	assign u_214c = u_d73 | I [1];
           	                              
132713     	assign u_ddb1 = I [2];
           	                      
132714     	assign u_ff71 = u_214c | u_ddb1 | I [3];
           	                                        
132715     	assign Found = u_ff71 | I [4];
           	                              
132716     	assign u_2 = ~ u_214c;
           	                      
132717     	assign O =
           	          
132718     		{		~ u_ff71 & I [4]
           		 		                
132719     		,		u_2 & ~ u_ddb1 & I [3]
           		 		                      
132720     		,	u_2 & I [2]
           		 	           
132721     		,		~ u_d73 & I [1]
           		 		               
132722     		,	I [0]
           		 	     
132723     		};
           		  
132724     endmodule
                    
132725     
           
132726     `timescale 1ps/1ps
                             
132727     module rsnoc_z_H_R_G_G2_Tt_U_95bd6839 ( IdInfo_0_AddrMask , IdInfo_0_Id , Translation_0_Found , Translation_0_Key , Translation_0_MatchId );
                                                                                                                                                       
132728     	output [31:0] IdInfo_0_AddrMask     ;
           	                                     
132729     	input  [2:0]  IdInfo_0_Id           ;
           	                                     
132730     	output        Translation_0_Found   ;
           	                                     
132731     	input  [29:0] Translation_0_Key     ;
           	                                     
132732     	output [2:0]  Translation_0_MatchId ;
           	                                     
132733     	reg  [29:0] u_3607      ;
           	                         
132734     	wire [4:0]  u_7e0b      ;
           	                         
132735     	wire        CnMatch_0_0 ;
           	                         
132736     	wire        CnMatch_0_1 ;
           	                         
132737     	wire        CnMatch_0_2 ;
           	                         
132738     	wire        CnMatch_0_3 ;
           	                         
132739     	wire        CnMatch_0_4 ;
           	                         
132740     	wire [4:0]  SnMatch_0   ;
           	                         
132741     	assign IdInfo_0_AddrMask = { u_3607 , 2'b11 };
           	                                              
132742     	always @( IdInfo_0_Id ) begin
           	                             
132743     		case ( IdInfo_0_Id )
           		                    
132744     			3'b100  : u_3607 = 30'b011111111111111111111111111111 ;
           			                                                       
132745     			3'b011  : u_3607 = 30'b000000111111111111111111111111 ;
           			                                                       
132746     			3'b010  : u_3607 = 30'b000000111111111111111111111111 ;
           			                                                       
132747     			3'b001  : u_3607 = 30'b000000111111111111111111111111 ;
           			                                                       
132748     			3'b0    : u_3607 = 30'b000000111111111111111111111111 ;
           			                                                       
132749     			default : u_3607 = 30'b0 ;
           			                          
132750     		endcase
           		       
132751     	end
           	   
132752     	assign CnMatch_0_4 = ( Translation_0_Key & 30'b100000000000000000000000000000 ) == 30'b000000000000000000000000000000;
           	                                                                                                                      
132753     	assign CnMatch_0_3 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100011000000000000000000000000;
           	                                                                                                                      
132754     	assign CnMatch_0_2 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100010000000000000000000000000;
           	                                                                                                                      
132755     	assign CnMatch_0_1 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100001000000000000000000000000;
           	                                                                                                                      
132756     	assign CnMatch_0_0 = ( Translation_0_Key & 30'b111111000000000000000000000000 ) == 30'b100000000000000000000000000000;
           	                                                                                                                      
132757     	assign SnMatch_0 = { CnMatch_0_4 , CnMatch_0_3 , CnMatch_0_2 , CnMatch_0_1 , CnMatch_0_0 };
           	                                                                                           
132758     	rsnoc_z_T_C_S_C_L_R_S_Lf_5 uslf( .Found( Translation_0_Found ) , .I( SnMatch_0 ) , .O( u_7e0b ) );
           	                                                                                                  
132759     	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_7e0b ) , .O( Translation_0_MatchId ) );
           	                                                                           
132760     endmodule
                    
132761     
           
132762     
           
132763     
           
132764     // FlexNoC version    : 4.7.0
                                        
132765     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
132766     // Exported Structure : /Specification.Architecture.Structure
                                                                        
132767     // ExportOption       : /verilog
                                           
132768     
           
132769     `timescale 1ps/1ps
                             
132770     module rsnoc_z_S_R_U_Cm_U_e3d1b193 (
                                               
132771     	In_Clk
           	      
132772     ,	In_RstN
            	       
132773     ,	In_Tm
            	     
132774     ,	In_root_Clk
            	           
132775     ,	root_Clk
            	        
132776     ,	root_Clk_ClkS
            	             
132777     ,	root_Clk_En
            	           
132778     ,	root_Clk_EnS
            	            
132779     ,	root_Clk_RetRstN
            	                
132780     ,	root_Clk_RstN
            	             
132781     ,	root_Clk_Tm
            	           
132782     ,	root_Pwr_Idle
            	             
132783     ,	root_Pwr_WakeUp
            	               
132784     );
             
132785     	input   In_Clk           ;
           	                          
132786     	input   In_RstN          ;
           	                          
132787     	input   In_Tm            ;
           	                          
132788     	input   In_root_Clk      ;
           	                          
132789     	output  root_Clk         ;
           	                          
132790     	output  root_Clk_ClkS    ;
           	                          
132791     	output  root_Clk_En      ;
           	                          
132792     	output  root_Clk_EnS     ;
           	                          
132793     	output  root_Clk_RetRstN ;
           	                          
132794     	output  root_Clk_RstN    ;
           	                          
132795     	output  root_Clk_Tm      ;
           	                          
132796     	input   root_Pwr_Idle    ;
           	                          
132797     	input   root_Pwr_WakeUp  ;
           	                          
132798     	ClockManager_interconnect_synch_regime_Cm133 IClockManager_interconnect_synch_regime_Cm133(
           	                                                                                           
132799     		.In_Clk( In_Clk )
           		                 
132800     	,	.In_RstN( In_RstN )
           	 	                   
132801     	,	.In_Tm( In_Tm )
           	 	               
132802     	,	.In_root_Clk( In_root_Clk )
           	 	                           
132803     	,	.root_Clk( root_Clk )
           	 	                     
132804     	,	.root_En( root_Clk_En )
           	 	                       
132805     	,	.root_RstN( root_Clk_RstN )
           	 	                           
132806     	,	.root_Tm( root_Clk_Tm )
           	 	                       
132807     	);
           	  
132808     	assign root_Clk_ClkS = root_Clk;
           	                                
132809     	assign root_Clk_EnS = root_Clk_En;
           	                                  
132810     	assign root_Clk_RetRstN = root_Clk_RstN;
           	                                        
132811     endmodule
                    
132812     
           
132813     
           
132814     
           
132815     // FlexNoC version    : 4.7.0
                                        
132816     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
132817     // Exported Structure : /Specification.Architecture.Structure
                                                                        
132818     // ExportOption       : /verilog
                                           
132819     
           
132820     `timescale 1ps/1ps
                             
132821     module rsnoc_z_S_R_U_Cm_U_83ff00b5 (
                                               
132822     	In_Clk
           	      
132823     ,	In_RstN
            	       
132824     ,	In_Tm
            	     
132825     ,	In_root_Clk
            	           
132826     ,	root_Clk
            	        
132827     ,	root_Clk_ClkS
            	             
132828     ,	root_Clk_En
            	           
132829     ,	root_Clk_EnS
            	            
132830     ,	root_Clk_RetRstN
            	                
132831     ,	root_Clk_RstN
            	             
132832     ,	root_Clk_Tm
            	           
132833     ,	root_Pwr_Idle
            	             
132834     ,	root_Pwr_WakeUp
            	               
132835     );
             
132836     	input   In_Clk           ;
           	                          
132837     	input   In_RstN          ;
           	                          
132838     	input   In_Tm            ;
           	                          
132839     	input   In_root_Clk      ;
           	                          
132840     	output  root_Clk         ;
           	                          
132841     	output  root_Clk_ClkS    ;
           	                          
132842     	output  root_Clk_En      ;
           	                          
132843     	output  root_Clk_EnS     ;
           	                          
132844     	output  root_Clk_RetRstN ;
           	                          
132845     	output  root_Clk_RstN    ;
           	                          
132846     	output  root_Clk_Tm      ;
           	                          
132847     	input   root_Pwr_Idle    ;
           	                          
132848     	input   root_Pwr_WakeUp  ;
           	                          
132849     	ClockManager_interconnect_synch_regime_Cm266 IClockManager_interconnect_synch_regime_Cm266(
           	                                                                                           
132850     		.In_Clk( In_Clk )
           		                 
132851     	,	.In_RstN( In_RstN )
           	 	                   
132852     	,	.In_Tm( In_Tm )
           	 	               
132853     	,	.In_root_Clk( In_root_Clk )
           	 	                           
132854     	,	.root_Clk( root_Clk )
           	 	                     
132855     	,	.root_En( root_Clk_En )
           	 	                       
132856     	,	.root_RstN( root_Clk_RstN )
           	 	                           
132857     	,	.root_Tm( root_Clk_Tm )
           	 	                       
132858     	);
           	  
132859     	assign root_Clk_ClkS = root_Clk;
           	                                
132860     	assign root_Clk_EnS = root_Clk_En;
           	                                  
132861     	assign root_Clk_RetRstN = root_Clk_RstN;
           	                                        
132862     endmodule
                    
132863     
           
132864     
           
132865     
           
132866     // FlexNoC version    : 4.7.0
                                        
132867     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
132868     // Exported Structure : /Specification.Architecture.Structure
                                                                        
132869     // ExportOption       : /verilog
                                           
132870     
           
132871     `timescale 1ps/1ps
                             
132872     module rsnoc_z_S_R_U_Cm_U_398317f8 (
                                               
132873     	In_Clk
           	      
132874     ,	In_RstN
            	       
132875     ,	In_Tm
            	     
132876     ,	root_Clk
            	        
132877     ,	root_Clk_ClkS
            	             
132878     ,	root_Clk_En
            	           
132879     ,	root_Clk_EnS
            	            
132880     ,	root_Clk_RetRstN
            	                
132881     ,	root_Clk_RstN
            	             
132882     ,	root_Clk_Tm
            	           
132883     ,	root_Pwr_Idle
            	             
132884     ,	root_Pwr_WakeUp
            	               
132885     );
             
132886     	input   In_Clk           ;
           	                          
132887     	input   In_RstN          ;
           	                          
132888     	input   In_Tm            ;
           	                          
132889     	output  root_Clk         ;
           	                          
132890     	output  root_Clk_ClkS    ;
           	                          
132891     	output  root_Clk_En      ;
           	                          
132892     	output  root_Clk_EnS     ;
           	                          
132893     	output  root_Clk_RetRstN ;
           	                          
132894     	output  root_Clk_RstN    ;
           	                          
132895     	output  root_Clk_Tm      ;
           	                          
132896     	input   root_Pwr_Idle    ;
           	                          
132897     	input   root_Pwr_WakeUp  ;
           	                          
132898     	ClockManager_interconnect_synch_regime_Cm533 IClockManager_interconnect_synch_regime_Cm533(
           	                                                                                           
132899     		.In_Clk( In_Clk )
           		                 
132900     	,	.In_RstN( In_RstN )
           	 	                   
132901     	,	.In_Tm( In_Tm )
           	 	               
132902     	,	.root_Clk( root_Clk )
           	 	                     
132903     	,	.root_En( root_Clk_En )
           	 	                       
132904     	,	.root_RstN( root_Clk_RstN )
           	 	                           
132905     	,	.root_Tm( root_Clk_Tm )
           	 	                       
132906     	);
           	  
132907     	assign root_Clk_ClkS = root_Clk;
           	                                
132908     	assign root_Clk_EnS = root_Clk_En;
           	                                  
132909     	assign root_Clk_RetRstN = root_Clk_RstN;
           	                                        
132910     endmodule
                    
132911     
           
132912     
           
132913     
           
132914     // FlexNoC version    : 4.7.0
                                        
132915     // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
132916     // Exported Structure : /Specification.Architecture.Structure
                                                                        
132917     // ExportOption       : /verilog
                                           
132918     
           
132919     `timescale 1ps/1ps
                             
132920     module rsnoc_z_H_R_G_G2_A_U_7970d468 (
                                                 
132921     	CmdRx_CurIsWrite
           	                
132922     ,	CmdRx_MatchId
            	             
132923     ,	CmdRx_StrmLen1MSB
            	                 
132924     ,	CmdRx_StrmRatio
            	               
132925     ,	CmdRx_StrmType
            	              
132926     ,	CmdRx_StrmValid
            	               
132927     ,	CmdRx_Vld
            	         
132928     ,	CmdTx_ApertureId
            	                
132929     ,	CmdTx_CxtId
            	           
132930     ,	CmdTx_MatchId
            	             
132931     ,	CmdTx_StrmLen1MSB
            	                 
132932     ,	CmdTx_StrmValid
            	               
132933     ,	CmdTx_Vld
            	         
132934     ,	Cxt_Id
            	      
132935     ,	Cxt_IdR
            	       
132936     ,	Cxt_OrdPtr
            	          
132937     ,	Cxt_StrmLen1wOrAddrw
            	                    
132938     ,	Cxt_StrmRatio
            	             
132939     ,	Cxt_StrmType
            	            
132940     ,	Cxt_Update_BufId
            	                
132941     ,	Cxt_Update_PktCnt1
            	                  
132942     ,	Cxt_Used
            	        
132943     ,	Cxt_Write
            	         
132944     ,	CxtEmpty
            	        
132945     ,	CxtOpen
            	       
132946     ,	DbgStall
            	        
132947     ,	GenRx_Req_Addr
            	              
132948     ,	GenRx_Req_Be
            	            
132949     ,	GenRx_Req_BurstType
            	                   
132950     ,	GenRx_Req_Data
            	              
132951     ,	GenRx_Req_Last
            	              
132952     ,	GenRx_Req_Len1
            	              
132953     ,	GenRx_Req_Lock
            	              
132954     ,	GenRx_Req_Opc
            	             
132955     ,	GenRx_Req_Rdy
            	             
132956     ,	GenRx_Req_SeqId
            	               
132957     ,	GenRx_Req_SeqUnOrdered
            	                      
132958     ,	GenRx_Req_SeqUnique
            	                   
132959     ,	GenRx_Req_User
            	              
132960     ,	GenRx_Req_Vld
            	             
132961     ,	GenTx_Req_Addr
            	              
132962     ,	GenTx_Req_Be
            	            
132963     ,	GenTx_Req_BurstType
            	                   
132964     ,	GenTx_Req_Data
            	              
132965     ,	GenTx_Req_Last
            	              
132966     ,	GenTx_Req_Len1
            	              
132967     ,	GenTx_Req_Lock
            	              
132968     ,	GenTx_Req_Opc
            	             
132969     ,	GenTx_Req_Rdy
            	             
132970     ,	GenTx_Req_SeqId
            	               
132971     ,	GenTx_Req_SeqUnOrdered
            	                      
132972     ,	GenTx_Req_SeqUnique
            	                   
132973     ,	GenTx_Req_User
            	              
132974     ,	GenTx_Req_Vld
            	             
132975     ,	IdInfo_AddrMask
            	               
132976     ,	IdInfo_Id
            	         
132977     ,	NextIsWrite
            	           
132978     ,	Rsp_CxtId
            	         
132979     ,	Rsp_ErrCode
            	           
132980     ,	Rsp_GenLast
            	           
132981     ,	Rsp_GenNext
            	           
132982     ,	Rsp_HeadVld
            	           
132983     ,	Rsp_IsErr
            	         
132984     ,	Rsp_IsWr
            	        
132985     ,	Rsp_LastFrag
            	            
132986     ,	Rsp_Opc
            	       
132987     ,	Rsp_OrdPtr
            	          
132988     ,	Rsp_PktLast
            	           
132989     ,	Rsp_PktNext
            	           
132990     ,	RspDlyCxtId
            	           
132991     ,	RspDlyLastNext
            	              
132992     ,	Shortage
            	        
132993     ,	Stall_Ordering_Id
            	                 
132994     ,	Stall_Ordering_On
            	                 
132995     ,	Sys_Clk
            	       
132996     ,	Sys_Clk_ClkS
            	            
132997     ,	Sys_Clk_En
            	          
132998     ,	Sys_Clk_EnS
            	           
132999     ,	Sys_Clk_RetRstN
            	               
133000     ,	Sys_Clk_RstN
            	            
133001     ,	Sys_Clk_Tm
            	          
133002     ,	Sys_Pwr_Idle
            	            
133003     ,	Sys_Pwr_WakeUp
            	              
133004     );
             
133005     	input         CmdRx_CurIsWrite       ;
           	                                      
133006     	input  [2:0]  CmdRx_MatchId          ;
           	                                      
133007     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
133008     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
133009     	input         CmdRx_StrmType         ;
           	                                      
133010     	input         CmdRx_StrmValid        ;
           	                                      
133011     	input         CmdRx_Vld              ;
           	                                      
133012     	output [8:0]  CmdTx_ApertureId       ;
           	                                      
133013     	output [2:0]  CmdTx_CxtId            ;
           	                                      
133014     	output [2:0]  CmdTx_MatchId          ;
           	                                      
133015     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
133016     	output        CmdTx_StrmValid        ;
           	                                      
133017     	output        CmdTx_Vld              ;
           	                                      
133018     	output [2:0]  Cxt_Id                 ;
           	                                      
133019     	output [2:0]  Cxt_IdR                ;
           	                                      
133020     	output [3:0]  Cxt_OrdPtr             ;
           	                                      
133021     	output [1:0]  Cxt_StrmLen1wOrAddrw   ;
           	                                      
133022     	output [1:0]  Cxt_StrmRatio          ;
           	                                      
133023     	output        Cxt_StrmType           ;
           	                                      
133024     	output        Cxt_Update_BufId       ;
           	                                      
133025     	output        Cxt_Update_PktCnt1     ;
           	                                      
133026     	output [7:0]  Cxt_Used               ;
           	                                      
133027     	output        Cxt_Write              ;
           	                                      
133028     	input         CxtEmpty               ;
           	                                      
133029     	output        CxtOpen                ;
           	                                      
133030     	output [2:0]  DbgStall               ;
           	                                      
133031     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
133032     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
133033     	input         GenRx_Req_BurstType    ;
           	                                      
133034     	input  [31:0] GenRx_Req_Data         ;
           	                                      
133035     	input         GenRx_Req_Last         ;
           	                                      
133036     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
133037     	input         GenRx_Req_Lock         ;
           	                                      
133038     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
133039     	output        GenRx_Req_Rdy          ;
           	                                      
133040     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
133041     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
133042     	input         GenRx_Req_SeqUnique    ;
           	                                      
133043     	input  [7:0]  GenRx_Req_User         ;
           	                                      
133044     	input         GenRx_Req_Vld          ;
           	                                      
133045     	output [31:0] GenTx_Req_Addr         ;
           	                                      
133046     	output [3:0]  GenTx_Req_Be           ;
           	                                      
133047     	output        GenTx_Req_BurstType    ;
           	                                      
133048     	output [31:0] GenTx_Req_Data         ;
           	                                      
133049     	output        GenTx_Req_Last         ;
           	                                      
133050     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
133051     	output        GenTx_Req_Lock         ;
           	                                      
133052     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
133053     	input         GenTx_Req_Rdy          ;
           	                                      
133054     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
133055     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
133056     	output        GenTx_Req_SeqUnique    ;
           	                                      
133057     	output [7:0]  GenTx_Req_User         ;
           	                                      
133058     	output        GenTx_Req_Vld          ;
           	                                      
133059     	input  [31:0] IdInfo_AddrMask        ;
           	                                      
133060     	output [2:0]  IdInfo_Id              ;
           	                                      
133061     	input         NextIsWrite            ;
           	                                      
133062     	input  [2:0]  Rsp_CxtId              ;
           	                                      
133063     	input  [2:0]  Rsp_ErrCode            ;
           	                                      
133064     	input         Rsp_GenLast            ;
           	                                      
133065     	input         Rsp_GenNext            ;
           	                                      
133066     	input         Rsp_HeadVld            ;
           	                                      
133067     	input         Rsp_IsErr              ;
           	                                      
133068     	input         Rsp_IsWr               ;
           	                                      
133069     	input         Rsp_LastFrag           ;
           	                                      
133070     	input  [3:0]  Rsp_Opc                ;
           	                                      
133071     	input  [3:0]  Rsp_OrdPtr             ;
           	                                      
133072     	input         Rsp_PktLast            ;
           	                                      
133073     	input         Rsp_PktNext            ;
           	                                      
133074     	input  [2:0]  RspDlyCxtId            ;
           	                                      
133075     	input         RspDlyLastNext         ;
           	                                      
133076     	output        Shortage               ;
           	                                      
133077     	output [3:0]  Stall_Ordering_Id      ;
           	                                      
133078     	output        Stall_Ordering_On      ;
           	                                      
133079     	input         Sys_Clk                ;
           	                                      
133080     	input         Sys_Clk_ClkS           ;
           	                                      
133081     	input         Sys_Clk_En             ;
           	                                      
133082     	input         Sys_Clk_EnS            ;
           	                                      
133083     	input         Sys_Clk_RetRstN        ;
           	                                      
133084     	input         Sys_Clk_RstN           ;
           	                                      
133085     	input         Sys_Clk_Tm             ;
           	                                      
133086     	output        Sys_Pwr_Idle           ;
           	                                      
133087     	output        Sys_Pwr_WakeUp         ;
           	                                      
133088     	wire        u_110                             ;
           	                                               
133089     	reg  [3:0]  u_1263                            ;
           	                                               
133090     	reg  [4:0]  u_12ab                            ;
           	                                               
133091     	wire [4:0]  u_13                              ;
           	                                               
133092     	reg         u_14a                             ;
           	                                               
133093     	wire        u_1ed6                            ;
           	                                               
133094     	reg  [3:0]  u_2275                            ;
           	                                               
133095     	wire [31:0] u_2393                            ;
           	                                               
133096     	reg  [3:0]  u_251f                            ;
           	                                               
133097     	wire        u_25bf                            ;
           	                                               
133098     	wire        u_28a9                            ;
           	                                               
133099     	wire        u_294f                            ;
           	                                               
133100     	wire [2:0]  u_2fd                             ;
           	                                               
133101     	reg  [3:0]  u_3507                            ;
           	                                               
133102     	reg         u_41b0                            ;
           	                                               
133103     	wire        u_4e29                            ;
           	                                               
133104     	wire        u_52b6                            ;
           	                                               
133105     	wire        u_56ac                            ;
           	                                               
133106     	reg  [3:0]  u_5718                            ;
           	                                               
133107     	wire [2:0]  u_5c97                            ;
           	                                               
133108     	wire        u_5e97                            ;
           	                                               
133109     	reg         u_5ed                             ;
           	                                               
133110     	wire        u_6405                            ;
           	                                               
133111     	wire        u_6c64                            ;
           	                                               
133112     	reg  [3:0]  u_6cd9                            ;
           	                                               
133113     	reg  [3:0]  u_7162                            ;
           	                                               
133114     	reg  [4:0]  u_7586                            ;
           	                                               
133115     	wire        u_79c7                            ;
           	                                               
133116     	wire        u_7d22                            ;
           	                                               
133117     	wire        u_7d49                            ;
           	                                               
133118     	wire        u_8264                            ;
           	                                               
133119     	wire [31:0] u_828c                            ;
           	                                               
133120     	reg  [4:0]  u_83d6                            ;
           	                                               
133121     	reg  [4:0]  u_8c59                            ;
           	                                               
133122     	wire        u_90eb                            ;
           	                                               
133123     	reg  [1:0]  u_9508                            ;
           	                                               
133124     	reg  [4:0]  u_96cc                            ;
           	                                               
133125     	wire        u_a05e                            ;
           	                                               
133126     	wire        u_aa84                            ;
           	                                               
133127     	wire [7:0]  u_ab1f                            ;
           	                                               
133128     	wire        u_afb9                            ;
           	                                               
133129     	reg  [4:0]  u_b04c                            ;
           	                                               
133130     	reg  [3:0]  u_b09e                            ;
           	                                               
133131     	wire [3:0]  u_b175                            ;
           	                                               
133132     	reg  [4:0]  u_b1cc                            ;
           	                                               
133133     	wire        u_b302                            ;
           	                                               
133134     	wire        u_b310                            ;
           	                                               
133135     	wire        u_bcd8                            ;
           	                                               
133136     	wire [4:0]  u_c4ee                            ;
           	                                               
133137     	reg  [3:0]  u_c6b5                            ;
           	                                               
133138     	wire        u_da1f                            ;
           	                                               
133139     	wire        u_dd5                             ;
           	                                               
133140     	wire        u_e212                            ;
           	                                               
133141     	wire        u_e27c                            ;
           	                                               
133142     	wire [7:0]  u_e36                             ;
           	                                               
133143     	wire [7:0]  u_e390                            ;
           	                                               
133144     	wire        u_e82a                            ;
           	                                               
133145     	wire        u_f42d                            ;
           	                                               
133146     	wire        u_f650                            ;
           	                                               
133147     	reg  [4:0]  u_fdab                            ;
           	                                               
133148     	wire [7:0]  u_ff3e                            ;
           	                                               
133149     	wire [6:0]  upreStrm_AddrLsb                  ;
           	                                               
133150     	wire [7:0]  upreStrm_Len1W                    ;
           	                                               
133151     	wire [6:0]  Addr                              ;
           	                                               
133152     	reg  [8:0]  Aper_PathId                       ;
           	                                               
133153     	wire        CurPrivateNextIsWrite             ;
           	                                               
133154     	wire [7:0]  CxtId                             ;
           	                                               
133155     	wire [7:0]  CxtUsed                           ;
           	                                               
133156     	wire        GenRxReqIsSeqUniqueOrSeqUnOrdered ;
           	                                               
133157     	wire        Go_CxtAlloc                       ;
           	                                               
133158     	wire        Go_Ord                            ;
           	                                               
133159     	wire        GoPkt                             ;
           	                                               
133160     	wire [7:0]  Len1W                             ;
           	                                               
133161     	wire [2:0]  New_OrdId                         ;
           	                                               
133162     	wire [7:0]  New_OrdIdDec                      ;
           	                                               
133163     	wire [3:0]  NextPndCnt_0                      ;
           	                                               
133164     	wire [3:0]  NextPndCnt_1                      ;
           	                                               
133165     	wire [3:0]  NextPndCnt_2                      ;
           	                                               
133166     	wire [3:0]  NextPndCnt_3                      ;
           	                                               
133167     	wire [3:0]  NextPndCnt_4                      ;
           	                                               
133168     	wire [3:0]  NextPndCnt_5                      ;
           	                                               
133169     	wire [3:0]  NextPndCnt_6                      ;
           	                                               
133170     	wire [3:0]  NextPndCnt_7                      ;
           	                                               
133171     	wire        NextTx                            ;
           	                                               
133172     	wire [7:0]  Ord_Free                          ;
           	                                               
133173     	wire [7:0]  Ord_FreeCxt                       ;
           	                                               
133174     	wire [4:0]  Ord_Key                           ;
           	                                               
133175     	wire        Ord_KeyMatch                      ;
           	                                               
133176     	wire [7:0]  Ord_KeyMatchId                    ;
           	                                               
133177     	wire [7:0]  Ord_Used                          ;
           	                                               
133178     	wire [3:0]  Ord_Val                           ;
           	                                               
133179     	wire [7:0]  Ord_ValMatchId                    ;
           	                                               
133180     	wire [4:0]  OrdCam_0_Key                      ;
           	                                               
133181     	reg  [3:0]  OrdCam_0_PndCnt                   ;
           	                                               
133182     	wire [3:0]  OrdCam_0_Val                      ;
           	                                               
133183     	wire [4:0]  OrdCam_1_Key                      ;
           	                                               
133184     	reg  [3:0]  OrdCam_1_PndCnt                   ;
           	                                               
133185     	wire [3:0]  OrdCam_1_Val                      ;
           	                                               
133186     	wire [4:0]  OrdCam_2_Key                      ;
           	                                               
133187     	reg  [3:0]  OrdCam_2_PndCnt                   ;
           	                                               
133188     	wire [3:0]  OrdCam_2_Val                      ;
           	                                               
133189     	wire [4:0]  OrdCam_3_Key                      ;
           	                                               
133190     	reg  [3:0]  OrdCam_3_PndCnt                   ;
           	                                               
133191     	wire [3:0]  OrdCam_3_Val                      ;
           	                                               
133192     	wire [4:0]  OrdCam_4_Key                      ;
           	                                               
133193     	reg  [3:0]  OrdCam_4_PndCnt                   ;
           	                                               
133194     	wire [3:0]  OrdCam_4_Val                      ;
           	                                               
133195     	wire [4:0]  OrdCam_5_Key                      ;
           	                                               
133196     	reg  [3:0]  OrdCam_5_PndCnt                   ;
           	                                               
133197     	wire [3:0]  OrdCam_5_Val                      ;
           	                                               
133198     	wire [4:0]  OrdCam_6_Key                      ;
           	                                               
133199     	reg  [3:0]  OrdCam_6_PndCnt                   ;
           	                                               
133200     	wire [3:0]  OrdCam_6_Val                      ;
           	                                               
133201     	wire [4:0]  OrdCam_7_Key                      ;
           	                                               
133202     	reg  [3:0]  OrdCam_7_PndCnt                   ;
           	                                               
133203     	wire [3:0]  OrdCam_7_Val                      ;
           	                                               
133204     	wire [7:0]  OrdKeyEn                          ;
           	                                               
133205     	wire        OrdKeyMatchId_0                   ;
           	                                               
133206     	wire        OrdKeyMatchId_1                   ;
           	                                               
133207     	wire        OrdKeyMatchId_2                   ;
           	                                               
133208     	wire        OrdKeyMatchId_3                   ;
           	                                               
133209     	wire        OrdKeyMatchId_4                   ;
           	                                               
133210     	wire        OrdKeyMatchId_5                   ;
           	                                               
133211     	wire        OrdKeyMatchId_6                   ;
           	                                               
133212     	wire        OrdKeyMatchId_7                   ;
           	                                               
133213     	wire [4:0]  OrdKeyMatchIdMask                 ;
           	                                               
133214     	wire [7:0]  OrdValEn                          ;
           	                                               
133215     	wire        OrdValMatchId_0                   ;
           	                                               
133216     	wire        OrdValMatchId_1                   ;
           	                                               
133217     	wire        OrdValMatchId_2                   ;
           	                                               
133218     	wire        OrdValMatchId_3                   ;
           	                                               
133219     	wire        OrdValMatchId_4                   ;
           	                                               
133220     	wire        OrdValMatchId_5                   ;
           	                                               
133221     	wire        OrdValMatchId_6                   ;
           	                                               
133222     	wire        OrdValMatchId_7                   ;
           	                                               
133223     	wire [3:0]  PathZ                             ;
           	                                               
133224     	wire        PrvBusy                           ;
           	                                               
133225     	wire        Pwr_CxtAlloc_Idle                 ;
           	                                               
133226     	wire        Pwr_CxtAlloc_WakeUp               ;
           	                                               
133227     	wire        Rdy_CxtAlloc                      ;
           	                                               
133228     	wire        Rdy_Ord                           ;
           	                                               
133229     	reg  [3:0]  Ret_OrdId                         ;
           	                                               
133230     	wire        RxAbort                           ;
           	                                               
133231     	wire        RxPre                             ;
           	                                               
133232     	wire        Vld_CxtAlloc                      ;
           	                                               
133233     	wire        Vld_Ord                           ;
           	                                               
133234     	reg  [2:0]  Cxt_IdR                           ;
           	                                               
133235     	reg  [1:0]  Cxt_StrmLen1wOrAddrw              ;
           	                                               
133236     	reg  [2:0]  DbgStall                          ;
           	                                               
133237     	reg         dontStop                          ;
           	                                               
133238     	wire [3:0]  uAper_PathId_caseSel              ;
           	                                               
133239     	assign CmdTx_ApertureId = { Aper_PathId };
           	                                          
133240     	rsnoc_z_T_C_S_C_L_R_D_z_F3t5 ud14( .I( CmdRx_MatchId ) , .O( u_13 ) );
           	                                                                      
133241     	assign uAper_PathId_caseSel = { u_13 [4] , u_13 [3] , u_13 [2] , u_13 [1] } ;
           	                                                                             
133242     	always @( uAper_PathId_caseSel ) begin
           	                                      
133243     		case ( uAper_PathId_caseSel )
           		                             
133244     			4'b0001 : Aper_PathId = 9'b011111001 ;
           			                                      
133245     			4'b0010 : Aper_PathId = 9'b011111010 ;
           			                                      
133246     			4'b0100 : Aper_PathId = 9'b011111011 ;
           			                                      
133247     			4'b1000 : Aper_PathId = 9'b011110100 ;
           			                                      
133248     			4'b0    : Aper_PathId = 9'b011111000 ;
           			                                      
133249     			default : Aper_PathId = 9'b0 ;
           			                              
133250     		endcase
           		       
133251     	end
           	   
133252     	assign RxPre = GenRx_Req_Opc == 3'b110;
           	                                       
133253     	assign Go_CxtAlloc = Rdy_CxtAlloc;
           	                                  
133254     	assign GenRxReqIsSeqUniqueOrSeqUnOrdered = GenRx_Req_SeqUnique | GenRx_Req_SeqUnOrdered;
           	                                                                                        
133255     	assign Ord_Val = { PathZ };
           	                           
133256     	assign Cxt_OrdPtr =
           	                   
133257     			( Ord_KeyMatch ? { 1'b0 , u_2fd } : { 1'b0 , New_OrdId } ) | { 4 { GenRxReqIsSeqUniqueOrSeqUnOrdered }  };
           			               <font color = "red">-1-</font>  
           			               <font color = "red">==></font>  
           			               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_187492">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_T_U_fc2620ed">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
