// Seed: 509077932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_3 = id_2 * id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output tri id_2,
    input wor id_3
);
  assign id_1 = id_3;
  supply0 id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = "" ? 1 : 1 == id_3;
  assign id_2 = 1;
  assign id_2 = id_0 !=? 1'd0 ? id_0 : 1;
endmodule
