CAPI=2:
# Copyright lowRISC contributors (OpenTitan project).
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
name: "lowrisc:dv:top_darjeeling_chip_verilator_sim:0.1"
description: "Darjeeling toplevel for simulation with Verilator"
virtual:
  - lowrisc:dv:chip_verilator_sim

filesets:
  files_sim_verilator:
    depend:
      - lowrisc:dv_dpi_c:uartdpi
      - lowrisc:dv_dpi_sv:uartdpi
      - lowrisc:dv_dpi_c:gpiodpi
      - lowrisc:dv_dpi_sv:gpiodpi
      - lowrisc:dv_dpi_c:jtagdpi
      - lowrisc:dv_dpi_sv:jtagdpi
      - lowrisc:dv_dpi_c:dmidpi
      - lowrisc:dv_dpi_sv:dmidpi
      - lowrisc:dv_dpi_c:spidpi
      - lowrisc:dv_dpi_sv:spidpi
      - lowrisc:dv_verilator:memutil_verilator
      - lowrisc:dv_verilator:simutil_verilator
      - lowrisc:dv:sim_sram
      - lowrisc:dv:sw_test_status
      - lowrisc:dv:dv_test_status
      - lowrisc:systems:chip_darjeeling_verilator
    files:
      - chip_sim_tb.sv: { file_type: systemVerilogSource }
      - chip_sim_tb.cc: { file_type: cppSource }

parameters:
  RVFI:
    datatype: bool
    paramtype: vlogdefine
    description: Enable the RISC-V Verification Interface and instruction tracing
  VERILATOR_MEM_BASE:
    datatype: int
    paramtype: vlogdefine
    description: Main memory mem base.
  VERILATOR_TEST_STATUS_ADDR:
    datatype: int
    paramtype: vlogdefine
    description: Verilator specific address to write to, to report the test status. This value should be at a word offset in the unmapped address space.
  rom0init:
    datatype : file
    description : Application to load into Base ROM (in Verilog hex format)
    paramtype : cmdlinearg
  rom1init:
    datatype : file
    description : Application to load into Second ROM (in Verilog hex format)
    paramtype : cmdlinearg
  otpinit:
    datatype : file
    description : Image to load into the OTP (in Verilog hex format)
    paramtype : cmdlinearg
  ctnraminit:
    datatype : file
    description : Application to load into CTN RAM (in Verilog hex format)
    paramtype : cmdlinearg
  DMIDirectTAP:
    datatype: bool
    paramtype: vlogdefine
    default: true
    description: Replace JTAG TAP with an OpenOCD direct connection
  UART_LOG_uart0:
    datatype: str
    paramtype: plusarg
    description: Write a log of output from uart0 to the given log file. Use "-" for stdout.
  RV_CORE_IBEX_SIM_SRAM:
    datatype: bool
    paramtype: vlogdefine
    description: Disconnect the TL data output of rv_core_ibex so that we can attach the simulation SRAM.

targets:
  default: &default_target
    filesets:
      - files_sim_verilator
    toplevel: chip_sim_tb

  sim:
    parameters:
      - RVFI=true
      - VERILATOR_MEM_BASE=0x10000000
      - VERILATOR_TEST_STATUS_ADDR=0x211f0440
      - rom0init
      - rom1init
      - otpinit
      - ctnraminit
      - DMIDirectTAP
      - RV_CORE_IBEX_SIM_SRAM=true
    default_tool: verilator
    filesets:
      - files_sim_verilator
    toplevel: chip_sim_tb
    tools:
      verilator:
        mode: cc
        verilator_options:
          # Disabling tracing reduces compile times but doesn't have a
          # huge influence on runtime performance.
          - '--trace'
          - '--trace-fst' # this requires -DVM_TRACE_FMT_FST in CFLAGS below!
          # Remove FST options for VCD trace
          - '--trace-structs'
          - '--trace-params'
          - '--trace-max-array 1024'
          - '--unroll-count 512'
          # TODO: Variable expansion depends on edalize internals. Find better solution.
          #       (Applies to LDFLAGS expansion below as well)
          - '-CFLAGS "$(CFLAGS_FOR_BUILD) -std=c++17 -Wall -DVM_TRACE_FMT_FST -DVL_USER_STOP -DTOPLEVEL_NAME=chip_sim_tb"'
          - '-LDFLAGS "$(LDFLAGS_FOR_BUILD) -pthread -lutil -lelf"'
          - '-Wall'
          # Execute simulation with four threads by default, which works best
          # with four physical CPU cores.
          # Users can override this setting by appending e.g.
          # --verilator_options '--threads 2'
          # to the end of the fusesoc invocation when compiling the simulation.
          - '--threads 4'
          # XXX: Cleanup all warnings and remove this option
          # (or make it more fine-grained at least)
          - '-Wno-fatal'

  lint:
    <<: *default_target
    default_tool: verilator
    tools:
      verilator:
        mode: lint-only
        verilator_options:
          - "-Wall"
