
---------- Begin Simulation Statistics ----------
host_inst_rate                                 132871                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322680                       # Number of bytes of host memory used
host_seconds                                   150.52                       # Real time elapsed on the host
host_tick_rate                              675710056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.101709                       # Number of seconds simulated
sim_ticks                                101709275000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4714934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 91667.025018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 90175.348542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1851354                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   262495859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.607343                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2863580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            283549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 232655104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580030                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 122935.533177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 125274.913303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   71831846713                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  68184128713                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23380.011938                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50857.137797                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.291753                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            185375                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14115                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4334069713                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    717848500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6282249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 96966.025901                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 96289.938698                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2834364                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    334327706213                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.548830                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3447885                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             323578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 300839233213                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497323                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999767                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000267                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.761212                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.272933                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6282249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 96966.025901                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 96289.938698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2834364                       # number of overall hits
system.cpu.dcache.overall_miss_latency   334327706213                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.548830                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3447885                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            323578                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 300839233213                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497323                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599030                       # number of replacements
system.cpu.dcache.sampled_refs                2600054                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.624746                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3358628                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500955685000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13560420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65185.039370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        62980                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13560293                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8278500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               107621.373016                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13560420                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65185.039370                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        62980                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13560293                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8278500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.183872                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.142397                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13560420                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65185.039370                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        62980                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13560293                       # number of overall hits
system.cpu.icache.overall_miss_latency        8278500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7872500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.142397                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13560293                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 69853.193332                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     85742210247                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1227463                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70947.271340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 74248.104309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        12164                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            557716500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.392559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7861                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2454                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       401459500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.270012                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5407                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       164987.065333                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  153691.056049                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1269068                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           216312726500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.508143                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1311089                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     47149                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      194255966000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.489869                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1263938                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    126754.962808                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 111503.252272                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         66451416007                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    58455691507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.714111                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600182                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        164426.584025                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   153352.654716                       # average overall mshr miss latency
system.l2.demand_hits                         1281232                       # number of demand (read+write) hits
system.l2.demand_miss_latency            216870443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.507253                       # miss rate for demand accesses
system.l2.demand_misses                       1318950                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      49603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       194657425500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.488175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1269345                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.584515                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.210923                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9576.697804                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3455.762292                       # Average occupied blocks per context
system.l2.overall_accesses                    2600182                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       164426.584025                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  112303.243080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1281232                       # number of overall hits
system.l2.overall_miss_latency           216870443000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.507253                       # miss rate for overall accesses
system.l2.overall_misses                      1318950                       # number of overall misses
system.l2.overall_mshr_hits                     49603                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      280399635747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.960244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2496808                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.944417                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1159237                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        75081                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2323732                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1268046                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       980603                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2485480                       # number of replacements
system.l2.sampled_refs                        2496360                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13032.460097                       # Cycle average of tags in use
system.l2.total_refs                          1782678                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501498755000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508587                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                123782295                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1444961                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1579578                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       152423                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1628842                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1698258                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25036                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       589677                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     62863398                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.162026                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.921093                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     59656905     94.90%     94.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1313865      2.09%     96.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       612410      0.97%     97.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       225091      0.36%     98.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       271063      0.43%     98.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        37315      0.06%     98.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       116207      0.18%     99.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40865      0.07%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       589677      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     62863398                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       152414                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7482781                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.963621                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.963621                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     51179680                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        43731                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25765644                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7371637                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4218457                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1246240                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        93623                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4821261                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4706094                       # DTB hits
system.switch_cpus_1.dtb.data_misses           115167                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3846178                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3733162                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           113016                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        975083                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            972932                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2151                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1698258                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3542470                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7962635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       130055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26437068                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        697516                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021325                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3542470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1469997                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.331973                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     64109638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.412373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.637660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       59689485     93.11%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          63965      0.10%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         649705      1.01%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          81661      0.13%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         716761      1.12%     95.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         126829      0.20%     95.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         319484      0.50%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         283367      0.44%     96.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2178381      3.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     64109638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15526616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205057                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              258036                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.169524                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6318454                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           975083                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8240731                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12056947                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.802599                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6614002                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.151400                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12173502                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       153003                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      41497681                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6144873                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2198214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1718343                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17686008                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5343371                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       933745                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13500253                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        43474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       206540                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1246240                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       693302                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1279044                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        50398                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         7819                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3138325                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       924535                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         7819                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        23083                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       129920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.125571                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.125571                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4948481     34.28%     34.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.28% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1411911      9.78%     44.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       151568      1.05%     45.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37526      0.26%     45.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1260907      8.74%     54.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5528405     38.30%     92.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1095178      7.59%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14433999                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       368357                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.025520                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          293      0.08%      0.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          511      0.14%      0.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.22% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       106993     29.05%     29.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       194848     52.90%     82.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        65695     17.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     64109638                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.225146                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.653566                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     54359776     84.79%     84.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7135871     11.13%     95.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1514461      2.36%     98.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       413022      0.64%     98.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       481470      0.75%     99.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       137135      0.21%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        57544      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         9551      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          808      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     64109638                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.181249                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17427972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14433999                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7424865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       390887                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7255523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3542482                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3542470                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       852326                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       270192                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6144873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1718343                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               79636254                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     48212034                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       140654                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7954816                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2716647                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        80514                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35815920                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23829220                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16297318                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3777734                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1246240                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2918813                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8957306                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5007607                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                379556                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
