// Seed: 3610982658
module module_0;
  assign id_1 = 1 ^ id_1;
  initial id_2 = id_1;
  wor  id_4;
  wand id_5;
  assign id_4 = -1 ^ ~id_5;
  assign id_1 = -1;
  wire id_6;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_11 = -1'b0;
  assign id_4  = 1;
  wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.type_9 = 0;
endmodule
