$date
	Sun Jul 27 10:01:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_4to1_tristate $end
$var wire 1 ! Y $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$var reg 1 % I3 $end
$var reg 1 & S0 $end
$var reg 1 ' S1 $end
$scope module uut $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var wire 1 % I3 $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var wire 4 ( enable [3:0] $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
1"
z!
$end
#10
1&
#20
0&
1'
#30
1!
b1111 (
1&
#40
