{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 00:13:28 2023 " "Info: Processing started: Wed Aug 23 00:13:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oneonezero_mealy -c oneonezero_mealy " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off oneonezero_mealy -c oneonezero_mealy" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y oneonezero_mealy.v(4) " "Info (10281): Verilog HDL Declaration information at oneonezero_mealy.v(4): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneonezero_mealy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file oneonezero_mealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneonezero_mealy " "Info: Found entity 1: oneonezero_mealy" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "oneonezero_mealy " "Info: Elaborating entity \"oneonezero_mealy\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "oneonezero_mealy.v(9) " "Warning (10270): Verilog HDL Case Statement warning at oneonezero_mealy.v(9): incomplete case statement has no default case item" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y oneonezero_mealy.v(8) " "Warning (10240): Verilog HDL Always Construct warning at oneonezero_mealy.v(8): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z oneonezero_mealy.v(8) " "Warning (10240): Verilog HDL Always Construct warning at oneonezero_mealy.v(8): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z oneonezero_mealy.v(8) " "Info (10041): Inferred latch for \"z\" at oneonezero_mealy.v(8)" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] oneonezero_mealy.v(8) " "Info (10041): Inferred latch for \"Y\[1\]\" at oneonezero_mealy.v(8)" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] oneonezero_mealy.v(8) " "Info (10041): Inferred latch for \"Y\[2\]\" at oneonezero_mealy.v(8)" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "z\$latch " "Warning: Latch z\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal y\[2\]~reg0" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[1\]\$latch " "Warning: Latch Y\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal y\[1\]~reg0" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Y\[2\]\$latch " "Warning: Latch Y\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal y\[1\]~reg0" {  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "oneonezero_mealy.v" "" { Text "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.v" 8 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.map.smsg " "Info: Generated suppressed messages file F:/Verilog Codes/exp5/oneonezero_mealy/oneonezero_mealy.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 00:13:29 2023 " "Info: Processing ended: Wed Aug 23 00:13:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
