Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:11:02 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 97 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 140 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                  992        0.218        0.000                      0                  992        3.000        0.000                       0                   440  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.544        0.000                      0                  992        0.218        0.000                      0                  992        3.000        0.000                       0                   440  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.750ns (42.744%)  route 3.684ns (57.256%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  incr5/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    incr5/out_reg[23]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  incr5/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    incr5/out_reg[27]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.407 r  incr5/out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     7.407    fsm5/out[29]
    SLICE_X45Y64         FDRE                                         r  fsm5/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y64         FDRE                                         r  fsm5/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.729ns (42.557%)  route 3.684ns (57.443%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  incr5/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    incr5/out_reg[23]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  incr5/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    incr5/out_reg[27]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.386 r  incr5/out_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     7.386    fsm5/out[31]
    SLICE_X45Y64         FDRE                                         r  fsm5/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y64         FDRE                                         r  fsm5/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.655ns (41.886%)  route 3.684ns (58.114%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  incr5/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    incr5/out_reg[23]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  incr5/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    incr5/out_reg[27]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.312 r  incr5/out_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     7.312    fsm5/out[30]
    SLICE_X45Y64         FDRE                                         r  fsm5/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y64         FDRE                                         r  fsm5/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 2.639ns (41.739%)  route 3.684ns (58.261%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  incr5/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    incr5/out_reg[23]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  incr5/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    incr5/out_reg[27]_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.296 r  incr5/out_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     7.296    fsm5/out[28]
    SLICE_X45Y64         FDRE                                         r  fsm5/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y64         FDRE                                         r  fsm5/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 2.636ns (41.712%)  route 3.684ns (58.288%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  incr5/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    incr5/out_reg[23]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.293 r  incr5/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.293    fsm5/out[25]
    SLICE_X45Y63         FDRE                                         r  fsm5/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y63         FDRE                                         r  fsm5/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.293    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.615ns (41.517%)  route 3.684ns (58.483%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  incr5/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    incr5/out_reg[23]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.272 r  incr5/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.272    fsm5/out[27]
    SLICE_X45Y63         FDRE                                         r  fsm5/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y63         FDRE                                         r  fsm5/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 2.541ns (40.822%)  route 3.684ns (59.178%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  incr5/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    incr5/out_reg[23]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.198 r  incr5/out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.198    fsm5/out[26]
    SLICE_X45Y63         FDRE                                         r  fsm5/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y63         FDRE                                         r  fsm5/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.525ns (40.669%)  route 3.684ns (59.331%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  incr5/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    incr5/out_reg[23]_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.182 r  incr5/out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.182    fsm5/out[24]
    SLICE_X45Y63         FDRE                                         r  fsm5/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y63         FDRE                                         r  fsm5/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 2.522ns (40.641%)  route 3.684ns (59.359%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.389 r  incr5/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.389    incr5/out_reg[3]_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  incr5/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    incr5/out_reg[7]_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  incr5/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.617    incr5/out_reg[11]_i_1_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  incr5/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    incr5/out_reg[15]_i_1_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  incr5/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    incr5/out_reg[19]_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  incr5/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.179    fsm5/out[21]
    SLICE_X45Y62         FDRE                                         r  fsm5/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X45Y62         FDRE                                         r  fsm5/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y62         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm5/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 fsm5/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.049ns (33.274%)  route 4.109ns (66.726%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.973     0.973    fsm5/clk
    SLICE_X45Y58         FDRE                                         r  fsm5/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm5/out_reg[5]/Q
                         net (fo=3, routed)           0.991     2.420    fsm5/fsm5_out[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I1_O)        0.124     2.544 f  fsm5/z_addr0[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.421     2.965    fsm5/z_addr0[3]_INST_0_i_12_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.089 f  fsm5/z_addr0[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.433     3.522    fsm5/z_addr0[3]_INST_0_i_6_n_0
    SLICE_X44Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.646 f  fsm5/z_addr0[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.832     4.478    fsm5/z_addr0[3]_INST_0_i_2_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.602 f  fsm5/out[31]_i_6__4/O
                         net (fo=3, routed)           0.321     4.923    fsm11/out_reg[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.047 f  fsm11/out[31]_i_5__4/O
                         net (fo=64, routed)          0.685     5.733    fsm5/out_reg[1]_1
    SLICE_X45Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.857 r  fsm5/out[3]_i_9__2/O
                         net (fo=1, routed)           0.000     5.857    incr5/S[0]
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.404 r  incr5/out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.425     6.829    fsm5/out[2]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.302     7.131 r  fsm5/out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.131    fsm5/out[2]_i_1_n_0
    SLICE_X44Y58         FDRE                                         r  fsm5/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=439, unset)          0.924     7.924    fsm5/clk
    SLICE_X44Y58         FDRE                                         r  fsm5/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)        0.031     7.920    fsm5/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  0.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 j1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.183%)  route 0.150ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    j1/clk
    SLICE_X46Y57         FDRE                                         r  j1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j1/done_reg/Q
                         net (fo=2, routed)           0.150     0.724    fsm9/j1_done
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.769 r  fsm9/out[0]_i_1__16/O
                         net (fo=1, routed)           0.000     0.769    fsm9/out[0]_i_1__16_n_0
    SLICE_X46Y58         FDRE                                         r  fsm9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    fsm9/clk
    SLICE_X46Y58         FDRE                                         r  fsm9/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    j1/clk
    SLICE_X43Y55         FDRE                                         r  j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[0]/Q
                         net (fo=6, routed)           0.178     0.729    j1/Q[0]
    SLICE_X43Y55         LUT3 (Prop_lut3_I1_O)        0.042     0.771 r  j1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.771    j1/j1_in[1]
    SLICE_X43Y55         FDRE                                         r  j1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    j1/clk
    SLICE_X43Y55         FDRE                                         r  j1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.107     0.539    j1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 j2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    j2/clk
    SLICE_X41Y57         FDRE                                         r  j2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j2/out_reg[0]/Q
                         net (fo=6, routed)           0.179     0.730    j2/j2_out[0]
    SLICE_X41Y57         LUT2 (Prop_lut2_I1_O)        0.042     0.772 r  j2/out[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.772    j2/out[1]_i_1__3_n_0
    SLICE_X41Y57         FDRE                                         r  j2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    j2/clk
    SLICE_X41Y57         FDRE                                         r  j2/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.107     0.539    j2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i3/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i3/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    i3/clk
    SLICE_X39Y55         FDRE                                         r  i3/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i3/out_reg[2]/Q
                         net (fo=4, routed)           0.180     0.732    i3/Q[2]
    SLICE_X39Y55         LUT5 (Prop_lut5_I0_O)        0.042     0.774 r  i3/out[3]_i_2__6/O
                         net (fo=1, routed)           0.000     0.774    i3/i3_in[3]
    SLICE_X39Y55         FDRE                                         r  i3/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    i3/clk
    SLICE_X39Y55         FDRE                                         r  i3/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.107     0.539    i3/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    j1/clk
    SLICE_X43Y55         FDRE                                         r  j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j1/out_reg[0]/Q
                         net (fo=6, routed)           0.180     0.731    j1/Q[0]
    SLICE_X43Y55         LUT5 (Prop_lut5_I2_O)        0.043     0.774 r  j1/out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.774    j1/j1_in[3]
    SLICE_X43Y55         FDRE                                         r  j1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    j1/clk
    SLICE_X43Y55         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.107     0.539    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 j2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    j2/clk
    SLICE_X41Y57         FDRE                                         r  j2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j2/out_reg[0]/Q
                         net (fo=6, routed)           0.181     0.732    j2/j2_out[0]
    SLICE_X41Y57         LUT4 (Prop_lut4_I3_O)        0.043     0.775 r  j2/out[3]_i_3__12/O
                         net (fo=1, routed)           0.000     0.775    j2/out[3]_i_3__12_n_0
    SLICE_X41Y57         FDRE                                         r  j2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    j2/clk
    SLICE_X41Y57         FDRE                                         r  j2/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.107     0.539    j2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.701%)  route 0.185ns (50.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    i0/clk
    SLICE_X44Y53         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=4, routed)           0.185     0.736    i0/i0_out[2]
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.042     0.778 r  i0/out[3]_i_3__14/O
                         net (fo=1, routed)           0.000     0.778    i0/out[3]_i_3__14_n_0
    SLICE_X44Y53         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    i0/clk
    SLICE_X44Y53         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    i1/clk
    SLICE_X42Y57         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i1/out_reg[0]/Q
                         net (fo=6, routed)           0.186     0.760    i1/i1_out[0]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.043     0.803 r  i1/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.803    i1/out[1]_i_1__2_n_0
    SLICE_X42Y57         FDRE                                         r  i1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    i1/clk
    SLICE_X42Y57         FDRE                                         r  i1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.131     0.563    i1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    i1/clk
    SLICE_X42Y57         FDRE                                         r  i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i1/out_reg[0]/Q
                         net (fo=6, routed)           0.186     0.760    i1/i1_out[0]
    SLICE_X42Y57         LUT4 (Prop_lut4_I2_O)        0.043     0.803 r  i1/out[3]_i_3__11/O
                         net (fo=1, routed)           0.000     0.803    i1/out[3]_i_3__11_n_0
    SLICE_X42Y57         FDRE                                         r  i1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    i1/clk
    SLICE_X42Y57         FDRE                                         r  i1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.131     0.563    i1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fsm7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.410     0.410    fsm7/clk
    SLICE_X38Y58         FDRE                                         r  fsm7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm7/out_reg[0]/Q
                         net (fo=8, routed)           0.175     0.749    fsm7/fsm7_out[0]
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.045     0.794 r  fsm7/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    fsm7/out[0]_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  fsm7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=439, unset)          0.432     0.432    fsm7/clk
    SLICE_X38Y58         FDRE                                         r  fsm7/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.120     0.552    fsm7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y44  A_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y46  A_i_j0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y46  A_i_j0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y47  A_i_j0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y47  A_i_j0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y47  A_i_j0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y47  A_i_j0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y48  A_i_j0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y48  A_i_j0/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y48  A_i_j0/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y44  A_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y46  A_i_j0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y46  A_i_j0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  A_i_j0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  A_i_j0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  A_i_j0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  A_i_j0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y48  A_i_j0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y48  A_i_j0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y48  A_i_j0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y44  A_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y46  A_i_j0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y46  A_i_j0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  A_i_j0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  A_i_j0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  A_i_j0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y47  A_i_j0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y48  A_i_j0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y48  A_i_j0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y48  A_i_j0/out_reg[18]/C



