

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Dec 23 20:00:25 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordiccar2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 2.580 us | 2.580 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cordiccart2pol_label0  |      240|      240|        15|          -|          -|    16|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 19 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 4 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y_read = call float @_ssdm_op_Read.ap_auto.float(float %y) nounwind" [cordiccart2pol.cpp:8]   --->   Operation 34 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind" [cordiccart2pol.cpp:8]   --->   Operation 35 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp oge float %x_read, 0.000000e+00" [cordiccart2pol.cpp:16]   --->   Operation 36 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ole float %y_read, 0.000000e+00" [cordiccart2pol.cpp:24]   --->   Operation 37 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 38 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp oge float %x_read, 0.000000e+00" [cordiccart2pol.cpp:16]   --->   Operation 38 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ole float %y_read, 0.000000e+00" [cordiccart2pol.cpp:24]   --->   Operation 39 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.39>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !7"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %y) nounwind, !map !13"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %r) nounwind, !map !17"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %theta) nounwind, !map !23"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @cordiccart2pol_str) nounwind"   --->   Operation 44 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast float %x_read to i32" [cordiccart2pol.cpp:16]   --->   Operation 45 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln16, i32 23, i32 30)" [cordiccart2pol.cpp:16]   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16 to i23" [cordiccart2pol.cpp:16]   --->   Operation 47 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.55ns)   --->   "%icmp_ln16 = icmp ne i8 %tmp, -1" [cordiccart2pol.cpp:16]   --->   Operation 48 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (2.44ns)   --->   "%icmp_ln16_1 = icmp eq i23 %trunc_ln16, 0" [cordiccart2pol.cpp:16]   --->   Operation 49 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%or_ln16 = or i1 %icmp_ln16_1, %icmp_ln16" [cordiccart2pol.cpp:16]   --->   Operation 50 'or' 'or_ln16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln16 = and i1 %or_ln16, %tmp_1" [cordiccart2pol.cpp:16]   --->   Operation 51 'and' 'and_ln16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast float %y_read to i32" [cordiccart2pol.cpp:24]   --->   Operation 52 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln24, i32 23, i32 30)" [cordiccart2pol.cpp:24]   --->   Operation 53 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %bitcast_ln24 to i23" [cordiccart2pol.cpp:24]   --->   Operation 54 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln24 = icmp ne i8 %tmp_5, -1" [cordiccart2pol.cpp:24]   --->   Operation 55 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (2.44ns)   --->   "%icmp_ln24_1 = icmp eq i23 %trunc_ln24, 0" [cordiccart2pol.cpp:24]   --->   Operation 56 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%or_ln24 = or i1 %icmp_ln24_1, %icmp_ln24" [cordiccart2pol.cpp:24]   --->   Operation 57 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%and_ln24 = and i1 %or_ln24, %tmp_6" [cordiccart2pol.cpp:24]   --->   Operation 58 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_1)   --->   "%xor_ln33 = xor i32 %bitcast_ln16, -2147483648" [cordiccart2pol.cpp:33]   --->   Operation 59 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_1)   --->   "%currenty = bitcast i32 %xor_ln33 to float" [cordiccart2pol.cpp:33]   --->   Operation 60 'bitcast' 'currenty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%xor_ln26 = xor i32 %bitcast_ln24, -2147483648" [cordiccart2pol.cpp:26]   --->   Operation 61 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%currentx = bitcast i32 %xor_ln26 to float" [cordiccart2pol.cpp:26]   --->   Operation 62 'bitcast' 'currentx' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%select_ln16 = select i1 %and_ln16, float %x_read, float %currentx" [cordiccart2pol.cpp:16]   --->   Operation 63 'select' 'select_ln16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln24_1 = or i1 %and_ln16, %and_ln24" [cordiccart2pol.cpp:24]   --->   Operation 64 'or' 'or_ln24_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %or_ln24_1, float %select_ln16, float %y_read" [cordiccart2pol.cpp:24]   --->   Operation 65 'select' 'select_ln24' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_1)   --->   "%select_ln16_1 = select i1 %and_ln16, float %y_read, float %x_read" [cordiccart2pol.cpp:16]   --->   Operation 66 'select' 'select_ln16_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln24_1 = select i1 %or_ln24_1, float %select_ln16_1, float %currenty" [cordiccart2pol.cpp:24]   --->   Operation 67 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln16_2 = select i1 %and_ln16, float 0.000000e+00, float 0x3FF921FB60000000" [cordiccart2pol.cpp:16]   --->   Operation 68 'select' 'select_ln16_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %or_ln24_1, float %select_ln16_2, float 0xBFF921FB60000000" [cordiccart2pol.cpp:24]   --->   Operation 69 'select' 'select_ln24_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader" [cordiccart2pol.cpp:39]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%temp_cos = phi float [ %currentx_1, %0 ], [ %select_ln24, %_ifconv ]"   --->   Operation 71 'phi' 'temp_cos' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%currenty_2 = phi float [ %currenty_1, %0 ], [ %select_ln24_1, %_ifconv ]"   --->   Operation 72 'phi' 'currenty_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%theta1_2 = phi float [ %theta1, %0 ], [ %select_ln24_2, %_ifconv ]"   --->   Operation 73 'phi' 'theta1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %0 ], [ 0, %_ifconv ]"   --->   Operation 74 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.36ns)   --->   "%icmp_ln39 = icmp eq i5 %i_0, -16" [cordiccart2pol.cpp:39]   --->   Operation 75 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cordiccart2pol.cpp:39]   --->   Operation 77 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %1, label %0" [cordiccart2pol.cpp:39]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp olt float %currenty_2, 0.000000e+00" [cordiccart2pol.cpp:41]   --->   Operation 79 'fcmp' 'tmp_10' <Predicate = (!icmp_ln39)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %i_0 to i64" [cordiccart2pol.cpp:42]   --->   Operation 80 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%Kvalues_addr = getelementptr inbounds [16 x float]* @Kvalues, i64 0, i64 %zext_ln42" [cordiccart2pol.cpp:42]   --->   Operation 81 'getelementptr' 'Kvalues_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%factor = load float* %Kvalues_addr, align 4" [cordiccart2pol.cpp:42]   --->   Operation 82 'load' 'factor' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%angles_addr = getelementptr inbounds [16 x float]* @angles, i64 0, i64 %zext_ln42" [cordiccart2pol.cpp:49]   --->   Operation 83 'getelementptr' 'angles_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%angles_load = load float* %angles_addr, align 4" [cordiccart2pol.cpp:49]   --->   Operation 84 'load' 'angles_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 85 [16/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 85 'fdiv' 'tmp_4' <Predicate = (icmp_ln39)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast float %currenty_2 to i32" [cordiccart2pol.cpp:41]   --->   Operation 86 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln41, i32 23, i32 30)" [cordiccart2pol.cpp:41]   --->   Operation 87 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %bitcast_ln41 to i23" [cordiccart2pol.cpp:41]   --->   Operation 88 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp ne i8 %tmp_9, -1" [cordiccart2pol.cpp:41]   --->   Operation 89 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln41_1 = icmp eq i23 %trunc_ln41, 0" [cordiccart2pol.cpp:41]   --->   Operation 90 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp olt float %currenty_2, 0.000000e+00" [cordiccart2pol.cpp:41]   --->   Operation 91 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%factor = load float* %Kvalues_addr, align 4" [cordiccart2pol.cpp:42]   --->   Operation 92 'load' 'factor' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%angles_load = load float* %angles_addr, align 4" [cordiccart2pol.cpp:49]   --->   Operation 93 'load' 'angles_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 6.68>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln41 = or i1 %icmp_ln41_1, %icmp_ln41" [cordiccart2pol.cpp:41]   --->   Operation 94 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%and_ln41 = and i1 %or_ln41, %tmp_10" [cordiccart2pol.cpp:41]   --->   Operation 95 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %and_ln41, float 1.000000e+00, float -1.000000e+00" [cordiccart2pol.cpp:46]   --->   Operation 96 'select' 'select_ln46' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %currenty_2, %select_ln46" [cordiccart2pol.cpp:46]   --->   Operation 97 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %temp_cos, %select_ln46" [cordiccart2pol.cpp:47]   --->   Operation 98 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %select_ln46, %angles_load" [cordiccart2pol.cpp:49]   --->   Operation 99 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 100 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %currenty_2, %select_ln46" [cordiccart2pol.cpp:46]   --->   Operation 100 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %temp_cos, %select_ln46" [cordiccart2pol.cpp:47]   --->   Operation 101 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %select_ln46, %angles_load" [cordiccart2pol.cpp:49]   --->   Operation 102 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 103 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %currenty_2, %select_ln46" [cordiccart2pol.cpp:46]   --->   Operation 103 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %temp_cos, %select_ln46" [cordiccart2pol.cpp:47]   --->   Operation 104 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %select_ln46, %angles_load" [cordiccart2pol.cpp:49]   --->   Operation 105 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 106 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %currenty_2, %select_ln46" [cordiccart2pol.cpp:46]   --->   Operation 106 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %temp_cos, %select_ln46" [cordiccart2pol.cpp:47]   --->   Operation 107 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %select_ln46, %angles_load" [cordiccart2pol.cpp:49]   --->   Operation 108 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 109 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_7, %factor" [cordiccart2pol.cpp:46]   --->   Operation 109 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %tmp_s, %factor" [cordiccart2pol.cpp:47]   --->   Operation 110 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [5/5] (7.25ns)   --->   "%theta1 = fadd float %theta1_2, %tmp_3" [cordiccart2pol.cpp:49]   --->   Operation 111 'fadd' 'theta1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 112 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_7, %factor" [cordiccart2pol.cpp:46]   --->   Operation 112 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %tmp_s, %factor" [cordiccart2pol.cpp:47]   --->   Operation 113 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [4/5] (7.25ns)   --->   "%theta1 = fadd float %theta1_2, %tmp_3" [cordiccart2pol.cpp:49]   --->   Operation 114 'fadd' 'theta1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 115 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_7, %factor" [cordiccart2pol.cpp:46]   --->   Operation 115 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %tmp_s, %factor" [cordiccart2pol.cpp:47]   --->   Operation 116 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [3/5] (7.25ns)   --->   "%theta1 = fadd float %theta1_2, %tmp_3" [cordiccart2pol.cpp:49]   --->   Operation 117 'fadd' 'theta1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 118 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_7, %factor" [cordiccart2pol.cpp:46]   --->   Operation 118 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %tmp_s, %factor" [cordiccart2pol.cpp:47]   --->   Operation 119 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [2/5] (7.25ns)   --->   "%theta1 = fadd float %theta1_2, %tmp_3" [cordiccart2pol.cpp:49]   --->   Operation 120 'fadd' 'theta1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 121 [5/5] (7.25ns)   --->   "%currentx_1 = fsub float %temp_cos, %tmp_8" [cordiccart2pol.cpp:46]   --->   Operation 121 'fsub' 'currentx_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [5/5] (7.25ns)   --->   "%currenty_1 = fadd float %tmp_2, %currenty_2" [cordiccart2pol.cpp:47]   --->   Operation 122 'fadd' 'currenty_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/5] (7.25ns)   --->   "%theta1 = fadd float %theta1_2, %tmp_3" [cordiccart2pol.cpp:49]   --->   Operation 123 'fadd' 'theta1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 124 [4/5] (7.25ns)   --->   "%currentx_1 = fsub float %temp_cos, %tmp_8" [cordiccart2pol.cpp:46]   --->   Operation 124 'fsub' 'currentx_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [4/5] (7.25ns)   --->   "%currenty_1 = fadd float %tmp_2, %currenty_2" [cordiccart2pol.cpp:47]   --->   Operation 125 'fadd' 'currenty_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 126 [3/5] (7.25ns)   --->   "%currentx_1 = fsub float %temp_cos, %tmp_8" [cordiccart2pol.cpp:46]   --->   Operation 126 'fsub' 'currentx_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [3/5] (7.25ns)   --->   "%currenty_1 = fadd float %tmp_2, %currenty_2" [cordiccart2pol.cpp:47]   --->   Operation 127 'fadd' 'currenty_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 128 [2/5] (7.25ns)   --->   "%currentx_1 = fsub float %temp_cos, %tmp_8" [cordiccart2pol.cpp:46]   --->   Operation 128 'fsub' 'currentx_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [2/5] (7.25ns)   --->   "%currenty_1 = fadd float %tmp_2, %currenty_2" [cordiccart2pol.cpp:47]   --->   Operation 129 'fadd' 'currenty_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str) nounwind" [cordiccart2pol.cpp:40]   --->   Operation 130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/5] (7.25ns)   --->   "%currentx_1 = fsub float %temp_cos, %tmp_8" [cordiccart2pol.cpp:46]   --->   Operation 131 'fsub' 'currentx_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/5] (7.25ns)   --->   "%currenty_1 = fadd float %tmp_2, %currenty_2" [cordiccart2pol.cpp:47]   --->   Operation 132 'fadd' 'currenty_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader" [cordiccart2pol.cpp:39]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 6.07>
ST_19 : Operation 134 [15/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 134 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 5> <Delay = 6.07>
ST_20 : Operation 135 [14/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 135 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 6> <Delay = 6.07>
ST_21 : Operation 136 [13/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 136 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 7> <Delay = 6.07>
ST_22 : Operation 137 [12/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 137 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 6.07>
ST_23 : Operation 138 [11/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 138 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 6.07>
ST_24 : Operation 139 [10/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 139 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast float %theta1_2 to i32" [cordiccart2pol.cpp:54]   --->   Operation 140 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.99ns)   --->   "%xor_ln54 = xor i32 %bitcast_ln54, -2147483648" [cordiccart2pol.cpp:54]   --->   Operation 141 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i32 %xor_ln54 to float" [cordiccart2pol.cpp:54]   --->   Operation 142 'bitcast' 'bitcast_ln54_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %theta, float %bitcast_ln54_1) nounwind" [cordiccart2pol.cpp:54]   --->   Operation 143 'write' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 6.07>
ST_25 : Operation 144 [9/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 144 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 6.07>
ST_26 : Operation 145 [8/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 145 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 6.07>
ST_27 : Operation 146 [7/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 146 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 6.07>
ST_28 : Operation 147 [6/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 147 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 6.07>
ST_29 : Operation 148 [5/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 148 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 6.07>
ST_30 : Operation 149 [4/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 149 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 6.07>
ST_31 : Operation 150 [3/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 150 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 17> <Delay = 6.07>
ST_32 : Operation 151 [2/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 151 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 6.07>
ST_33 : Operation 152 [1/16] (6.07ns)   --->   "%tmp_4 = fdiv float %temp_cos, 0x3FFA592140000000" [cordiccart2pol.cpp:53]   --->   Operation 152 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %r, float %tmp_4) nounwind" [cordiccart2pol.cpp:53]   --->   Operation 153 'write' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [cordiccart2pol.cpp:55]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.43ns
The critical path consists of the following:
	wire read on port 'y' (cordiccart2pol.cpp:8) [14]  (0 ns)
	'fcmp' operation ('tmp_6', cordiccart2pol.cpp:24) [30]  (5.43 ns)

 <State 2>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', cordiccart2pol.cpp:16) [22]  (5.43 ns)

 <State 3>: 5.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln16_1', cordiccart2pol.cpp:16) [20]  (2.45 ns)
	'or' operation ('or_ln16', cordiccart2pol.cpp:16) [21]  (0 ns)
	'and' operation ('and_ln16', cordiccart2pol.cpp:16) [23]  (0.978 ns)
	'or' operation ('or_ln24_1', cordiccart2pol.cpp:24) [37]  (0.978 ns)
	'select' operation ('select_ln24', cordiccart2pol.cpp:24) [38]  (0.993 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'phi' operation ('currentx') with incoming values : ('select_ln24', cordiccart2pol.cpp:24) ('currentx', cordiccart2pol.cpp:46) [45]  (0 ns)
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 5>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', cordiccart2pol.cpp:41) [61]  (5.43 ns)

 <State 6>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln41', cordiccart2pol.cpp:41) [60]  (0 ns)
	'and' operation ('and_ln41', cordiccart2pol.cpp:41) [62]  (0 ns)
	'select' operation ('select_ln46', cordiccart2pol.cpp:46) [66]  (0.978 ns)
	'fmul' operation ('tmp_7', cordiccart2pol.cpp:46) [67]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cordiccart2pol.cpp:46) [67]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cordiccart2pol.cpp:46) [67]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cordiccart2pol.cpp:46) [67]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('theta1', cordiccart2pol.cpp:49) [76]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('theta1', cordiccart2pol.cpp:49) [76]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('theta1', cordiccart2pol.cpp:49) [76]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('theta1', cordiccart2pol.cpp:49) [76]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('currentx', cordiccart2pol.cpp:46) [69]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('currentx', cordiccart2pol.cpp:46) [69]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('currentx', cordiccart2pol.cpp:46) [69]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('currentx', cordiccart2pol.cpp:46) [69]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('currentx', cordiccart2pol.cpp:46) [69]  (7.26 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_4', cordiccart2pol.cpp:53) [79]  (6.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
