// Seed: 2496555652
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  id_3(
      .id_0(id_0), .id_1(1), .id_2(), .id_3(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    output uwire id_8
);
  module_0(
      id_0, id_1
  );
  wire id_10;
  always @(posedge id_10) id_4 = 1;
endmodule
