Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 51296ff9fedf419bb67b450b0c0a8bbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_test1_behav xil_defaultlib.sim_test1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port CHANNEL [F:/Vivado/test1/test1.srcs/sources_1/new/test1.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.XADC(INIT_40=16'b011000000000000...
Compiling module xil_defaultlib.test1
Compiling module xil_defaultlib.sim_test1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_test1_behav
