$comment
	File created using the following command:
		vcd file Assginment1.msim.vcd -direction
$end
$date
	Thu Dec 06 07:04:18 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module test_FSM_ClockCounter_vlg_vec_tst $end
$var reg 1 ! c_s $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ set_mode $end
$var wire 1 % A [2] $end
$var wire 1 & A [1] $end
$var wire 1 ' A [0] $end
$var wire 1 ( B [2] $end
$var wire 1 ) B [1] $end
$var wire 1 * B [0] $end
$var wire 1 + count $end
$var wire 1 , fsm_g $end
$var wire 1 - fsm_r $end
$var wire 1 . fsm_y $end
$var wire 1 / g_end $end
$var wire 1 0 r_end $end
$var wire 1 1 y_end $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 A[0]~output_o $end
$var wire 1 9 A[1]~output_o $end
$var wire 1 : A[2]~output_o $end
$var wire 1 ; B[0]~output_o $end
$var wire 1 < B[1]~output_o $end
$var wire 1 = B[2]~output_o $end
$var wire 1 > fsm_r~output_o $end
$var wire 1 ? fsm_y~output_o $end
$var wire 1 @ fsm_g~output_o $end
$var wire 1 A r_end~output_o $end
$var wire 1 B y_end~output_o $end
$var wire 1 C g_end~output_o $end
$var wire 1 D count~output_o $end
$var wire 1 E clk~input_o $end
$var wire 1 F CLKCounter|count[0]~7_combout $end
$var wire 1 G FSM1|WideNor0~0_combout $end
$var wire 1 H CLKCounter|count[0]~8 $end
$var wire 1 I CLKCounter|count[1]~11_combout $end
$var wire 1 J CLKCounter|count[1]~12 $end
$var wire 1 K CLKCounter|count[2]~13_combout $end
$var wire 1 L CLKCounter|count[2]~14 $end
$var wire 1 M CLKCounter|count[3]~15_combout $end
$var wire 1 N CLKCounter|count[3]~16 $end
$var wire 1 O CLKCounter|count[4]~17_combout $end
$var wire 1 P CLKCounter|count[4]~18 $end
$var wire 1 Q CLKCounter|count[5]~19_combout $end
$var wire 1 R CLKCounter|count[5]~20 $end
$var wire 1 S CLKCounter|count[6]~21_combout $end
$var wire 1 T CLKCounter|g_end~0_combout $end
$var wire 1 U CLKCounter|g_end~1_combout $end
$var wire 1 V CLKCounter|y_end~0_combout $end
$var wire 1 W rst~input_o $end
$var wire 1 X set_mode~input_o $end
$var wire 1 Y FSM1|current_s[2]~0_combout $end
$var wire 1 Z CLKCounter|count[3]~10_combout $end
$var wire 1 [ CLKCounter|r_end~2_combout $end
$var wire 1 \ CLKCounter|r_end~3_combout $end
$var wire 1 ] CLKCounter|r_end~4_combout $end
$var wire 1 ^ c_s~input_o $end
$var wire 1 _ CLKCounter|count[3]~9_combout $end
$var wire 1 ` FSM1|Mux3~0_combout $end
$var wire 1 a FSM1|Decoder1~2_combout $end
$var wire 1 b FSM1|WideNor1~0_combout $end
$var wire 1 c CLKCounter|g_end~2_combout $end
$var wire 1 d FSM1|Mux1~0_combout $end
$var wire 1 e FSM1|Mux1~1_combout $end
$var wire 1 f FSM1|Mux1~2_combout $end
$var wire 1 g FSM1|Mux0~0_combout $end
$var wire 1 h CLKCounter|r_end~5_combout $end
$var wire 1 i FSM1|Mux0~1_combout $end
$var wire 1 j FSM1|Mux0~2_combout $end
$var wire 1 k FSM1|Mux0~3_combout $end
$var wire 1 l FSM1|Mux0~4_combout $end
$var wire 1 m FSM1|Mux0~5_combout $end
$var wire 1 n FSM1|Mux0~6_combout $end
$var wire 1 o FSM1|Decoder1~0_combout $end
$var wire 1 p FSM1|Decoder0~0_combout $end
$var wire 1 q FSM1|WideOr0~0_combout $end
$var wire 1 r FSM1|Decoder1~1_combout $end
$var wire 1 s FSM1|Decoder0~1_combout $end
$var wire 1 t FSM1|WideOr1~0_combout $end
$var wire 1 u FSM1|WideOr2~0_combout $end
$var wire 1 v CLKCounter|count [6] $end
$var wire 1 w CLKCounter|count [5] $end
$var wire 1 x CLKCounter|count [4] $end
$var wire 1 y CLKCounter|count [3] $end
$var wire 1 z CLKCounter|count [2] $end
$var wire 1 { CLKCounter|count [1] $end
$var wire 1 | CLKCounter|count [0] $end
$var wire 1 } FSM1|current_s [2] $end
$var wire 1 ~ FSM1|current_s [1] $end
$var wire 1 !! FSM1|current_s [0] $end
$var wire 1 "! FSM1|next_s [2] $end
$var wire 1 #! FSM1|next_s [1] $end
$var wire 1 $! FSM1|next_s [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
1#
0$
0'
0&
1%
0*
0)
1(
0+
0,
1-
0.
0/
00
01
02
13
x4
15
16
17
08
09
1:
0;
0<
1=
1>
0?
0@
0A
0B
0C
0D
xE
1F
0G
0H
0I
1J
0K
0L
0M
1N
0O
0P
0Q
1R
0S
1T
1U
0V
1W
0X
1Y
1Z
0[
0\
1]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
1q
0r
0s
1t
1u
0|
0{
0z
0y
0x
0w
0v
0!!
0~
0}
0$!
0#!
0"!
$end
#50000
0#
0W
0Y
0Z
#1000000
