\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler}{}\section{mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler Class Reference}
\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler}\index{mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler@{mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler}}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_af84883e69fc6fb64376308b9c0879ae1}{\+\_\+\+\_\+init\+\_\+\+\_\+}
\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a800d796d8d5f887987c5086f818497dc}{}def {\bfseries set\+Dimension\+Sizes} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a800d796d8d5f887987c5086f818497dc}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a36f6c5f3189278265ef055a0da66d20c}{}def {\bfseries compute\+Sum} (self, dict\+Count)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a36f6c5f3189278265ef055a0da66d20c}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8cda2c3c5bc07b5e83faf75f0b26071b}{}def {\bfseries P} (self, l, m)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8cda2c3c5bc07b5e83faf75f0b26071b}

\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ace17731f6ed25fbda40a37f78b777d9f}{action\+Assignment\+Constraint} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a4eff57998a57301f5ad22b36d5f142a0}{capacity\+Constraint} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a665f12ca05865726ea920a1e22ac2f0c}{word\+Layout\+Constraint} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a78dbcddce66838280af30531127d0ebb}{use\+Memory\+Constraint} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7590e41d99becfcbe593d490849e5c27}{assignment\+Constraint} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a9b9a1d7a64c2dcf0b9cad5f3b814072e}{pipeline\+Latency\+Variables} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2a691d0bb9f0a39959c61e091bf2f518}{get\+Start\+All\+Mem\+Times\+Start\+Time\+Of\+Stage} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a5fbfdd61d8b07a0c20de62423f8afd1f}{get\+End\+All\+Mem\+Times\+Start\+Time\+Of\+Stage} (self)
\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_afc18996a69e909751bd650adfccfb5d0}{}def {\bfseries check\+Pipeline\+Latency\+Constraint} (self, model)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_afc18996a69e909751bd650adfccfb5d0}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aa3ecc8a7de02a56e076320868bd02291}{}def {\bfseries pipeline\+Latency\+Constraint} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aa3ecc8a7de02a56e076320868bd02291}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ac164ac5b357799c6a5abea5ab3d1a96e}{}def {\bfseries check\+Starting\+And\+Ending\+Stages\+Constraint} (self, model)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ac164ac5b357799c6a5abea5ab3d1a96e}

\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a93cdeca97c856c9d4aad9bf38654af99}{display\+Active\+Rams} (self, model)
\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a38e447d9d9b4480f1c55278d2d3320da}{}def {\bfseries display\+Starting\+And\+Ending\+Stages} (self, model)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a38e447d9d9b4480f1c55278d2d3320da}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_afb2132ef286b5d4376a04b154ec0835f}{}def {\bfseries get\+Starting\+And\+Ending\+Stages} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_afb2132ef286b5d4376a04b154ec0835f}

\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad8463b1e13a94c5939453af6bb74e839}{dependency\+Constraint} (self)
\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ae9f258131386178c8093fc11c3b51b29}{}def {\bfseries maximum\+Stage\+Constraint} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ae9f258131386178c8093fc11c3b51b29}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a23306cd3f989610297805f21d17ddcb0}{}def {\bfseries get\+Block\+Binary} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a23306cd3f989610297805f21d17ddcb0}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad8e3cbe578f387c70999f47d5f45bc4e}{}def {\bfseries get\+Layout\+Binary} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad8e3cbe578f387c70999f47d5f45bc4e}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8c1ee6ce2d5084d4d43a16e8c6f4d9bf}{}def {\bfseries check\+Input\+Crossbar\+Constraint} (self, model, mem)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8c1ee6ce2d5084d4d43a16e8c6f4d9bf}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a1c4aae47bb48bf9cf54303c3ca20c798}{}def {\bfseries input\+Crossbar\+Constraint} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a1c4aae47bb48bf9cf54303c3ca20c798}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a20bebb0b4cf638060cda57773b6d6109}{}def {\bfseries get\+Block\+All\+Mem\+Binary} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a20bebb0b4cf638060cda57773b6d6109}

\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a40de955aa348626a71599dd9a4fe3eb0}{resolution\+Logic\+Constraint} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aa7953fc9233757cc267a94b4cdb31c22}{action\+Crossbar\+Constraint} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8a3d489014ed2d2c568d3322227fa58e}{one\+Packing\+Unit\+For\+Log\+In\+Stage} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2aa01fb9ab5c94e3034e649994dda65d}{get\+Num\+Active\+Srams} (self)
\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a253fc75a191f9831dec7c4d4b7ea2eba}{get\+Num\+Active\+Tcams} (self)
\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aa21016a7925acd7f343554e262cced97}{}def {\bfseries get\+Power\+For\+Rams\+And\+Tcams\+Objective} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aa21016a7925acd7f343554e262cced97}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab62834ad43464dd7406470c4c480921b}{}def {\bfseries start\+And\+End\+Stages\+Variables} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab62834ad43464dd7406470c4c480921b}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2de6a5a83c92ee30812d9dd92e126bf6}{}def {\bfseries get\+Xx\+All\+Mem\+Times\+Block\+All\+Mem\+Bin} (self)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2de6a5a83c92ee30812d9dd92e126bf6}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a49b5519f25e262bc25cc637ba078a8af}{}def {\bfseries get\+Ilp\+Starting\+Dict\+Values} (self, block, layout, word, start\+Time\+Of\+Stage)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a49b5519f25e262bc25cc637ba078a8af}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a938317b26670b076d1069f0e8b1065c1}{}def {\bfseries display\+Maximum\+Stage} (self, model)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a938317b26670b076d1069f0e8b1065c1}

\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7f8072086e33827e8aa0808e5648b76b}{solve} (self, program, switch, preprocess)
\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8714a1a0564a8353606d8badf53e0b42}{}def {\bfseries set\+Ilp\+Results} (self, solver\+Times, n\+Iterations)\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8714a1a0564a8353606d8badf53e0b42}

\item 
def \hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7e9f5156b3653a3030cf16a69f084866}{check\+Constraints} (self, model)
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a177d1d04e71d2b22a316f682f080b488}{}{\bfseries logger}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a177d1d04e71d2b22a316f682f080b488}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a92b457cca9de5d6ee70a60acf73fe596}{}\hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a92b457cca9de5d6ee70a60acf73fe596}{objective\+Str}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a92b457cca9de5d6ee70a60acf73fe596}

\begin{DoxyCompactList}\small\item\em self.\+logger.\+debug(\char`\"{}\+Displaying greedy solution\char`\"{}) greedy\+Config.\+display() \end{DoxyCompactList}\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a9e09aa74a8989e13d48deab6667639b6}{}{\bfseries relative\+Gap}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a9e09aa74a8989e13d48deab6667639b6}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab9be7b0aec4253c282adc4bade1675f8}{}{\bfseries greedy\+Version}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab9be7b0aec4253c282adc4bade1675f8}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ac14c6ee0a270f997fbf2d294d9d1a5b2}{}{\bfseries emphasis}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ac14c6ee0a270f997fbf2d294d9d1a5b2}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a58e75eb9ea4c62107506a19c64b34a26}{}{\bfseries variable\+Select}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a58e75eb9ea4c62107506a19c64b34a26}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a3bc048b495f3f69d1974ef09ee9908a9}{}{\bfseries time\+Limit}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a3bc048b495f3f69d1974ef09ee9908a9}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2482c0fc4a904f63ca8b37e1abebc2a6}{}{\bfseries tree\+Limit}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2482c0fc4a904f63ca8b37e1abebc2a6}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a07e492c6b810d620916f69d45bf327b8}{}{\bfseries work\+Mem}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a07e492c6b810d620916f69d45bf327b8}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a6bb61d6371d49c5156659b83eb0bc832}{}{\bfseries node\+File\+Ind}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a6bb61d6371d49c5156659b83eb0bc832}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a3d46eddfcb0462fd212db1dcc9909434}{}{\bfseries work\+Dir}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a3d46eddfcb0462fd212db1dcc9909434}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a18b869ce5b54e6eb1da041b7643d18a9}{}{\bfseries ignore\+Constraint}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a18b869ce5b54e6eb1da041b7643d18a9}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a53f7201e16d0e06c1a2ad3494183033a}{}{\bfseries dict\+Num\+Variables}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a53f7201e16d0e06c1a2ad3494183033a}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_af1a825e19e9ec2953fda840248ea6b3a}{}{\bfseries num\+Variables}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_af1a825e19e9ec2953fda840248ea6b3a}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a51ba42a98f9741e2725ac6e88e5a29ae}{}{\bfseries dict\+Num\+Constraints}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a51ba42a98f9741e2725ac6e88e5a29ae}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_abdd38650340c17a2351ad8e8c18d1f05}{}{\bfseries num\+Constraints}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_abdd38650340c17a2351ad8e8c18d1f05}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab7dbde17d34a3c50699ea5ad117148c5}{}{\bfseries dimension\+Sizes}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab7dbde17d34a3c50699ea5ad117148c5}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a00f79a09dca0b5e8b0fb33ff033eb9da}{}{\bfseries start\+Time\+Of\+Stage}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a00f79a09dca0b5e8b0fb33ff033eb9da}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a66e50a85d44cbc35fc7b17adce16aa3c}{}{\bfseries start\+All\+Mem\+Times\+Start\+Time\+Of\+Stage}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a66e50a85d44cbc35fc7b17adce16aa3c}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_abe16e71ee56c3eda01b68813d8ab6c92}{}{\bfseries end\+All\+Mem\+Times\+Start\+Time\+Of\+Stage}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_abe16e71ee56c3eda01b68813d8ab6c92}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a1cc7c8d877b0710237d0e5f7573de0fb}{}{\bfseries start\+Time\+Of\+Start\+Stage\+Of\+Log}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a1cc7c8d877b0710237d0e5f7573de0fb}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab4c1ec78a42670472e15f6833bb50dad}{}{\bfseries start\+Time\+Of\+End\+Stage\+Of\+Log}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab4c1ec78a42670472e15f6833bb50dad}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8dbb1ef0dcd0c57f8c66c986e2dd6354}{}{\bfseries num\+Active\+Srams}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8dbb1ef0dcd0c57f8c66c986e2dd6354}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab85fff267e72564b8a29e45f5b8ea302}{}{\bfseries num\+Active\+Tcams}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab85fff267e72564b8a29e45f5b8ea302}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_abbfdbba9bac78c1c294789b42d898200}{}{\bfseries power\+For\+Rams\+And\+Tcams}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_abbfdbba9bac78c1c294789b42d898200}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7b5746132cf438fd7ed360f68a1cad9a}{}{\bfseries start\+All\+Mem}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7b5746132cf438fd7ed360f68a1cad9a}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a97eaffdb0032daf463a7b501271da1a1}{}{\bfseries start\+All\+Mem\+Times\+Block\+All\+Mem\+Bin}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a97eaffdb0032daf463a7b501271da1a1}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a335483b35fa7aab929b4ea61bab2622a}{}{\bfseries end\+All\+Mem}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a335483b35fa7aab929b4ea61bab2622a}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a6ad2a8f7d086e81958d3c61c27d7a17a}{}{\bfseries end\+All\+Mem\+Times\+Block\+All\+Mem\+Bin}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a6ad2a8f7d086e81958d3c61c27d7a17a}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a07271337a25031a8000592a081a8aa4d}{}{\bfseries program}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a07271337a25031a8000592a081a8aa4d}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a315aa6c108e09cef2c19817e30591d65}{}{\bfseries switch}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a315aa6c108e09cef2c19817e30591d65}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a5902a71e48e14abe6ac33b30275f5d38}{}{\bfseries preprocess}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a5902a71e48e14abe6ac33b30275f5d38}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a04d5de52fd1812cd14e15b568efd3eb9}{}{\bfseries all}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a04d5de52fd1812cd14e15b568efd3eb9}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aba9cc3edb1c6081e02151959523a45d2}{}\hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aba9cc3edb1c6081e02151959523a45d2}{pf\+Max}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aba9cc3edb1c6081e02151959523a45d2}

\begin{DoxyCompactList}\small\item\em Constants. \end{DoxyCompactList}\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab11623d5dae4284911a41437b85da46e}{}{\bfseries st\+Max}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ab11623d5dae4284911a41437b85da46e}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ae6af3c107f724bdf629af769e65459cb}{}{\bfseries log\+Max}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ae6af3c107f724bdf629af769e65459cb}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7a8fb645c92c5b619c9136114d501043}{}{\bfseries block\+Max}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7a8fb645c92c5b619c9136114d501043}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad82abdd9baef9c4f661fd161cfd227ff}{}{\bfseries word\+Max}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad82abdd9baef9c4f661fd161cfd227ff}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8935fea3d42f2160a5fc20d346215617}{}\hyperlink{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8935fea3d42f2160a5fc20d346215617}{results}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8935fea3d42f2160a5fc20d346215617}

\begin{DoxyCompactList}\small\item\em Variables. \end{DoxyCompactList}\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ae6a958285d0f2ab30458782bd49ea5f6}{}{\bfseries m}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ae6a958285d0f2ab30458782bd49ea5f6}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a0a75c943cc788836ab97b2bb132feb1e}{}{\bfseries word}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a0a75c943cc788836ab97b2bb132feb1e}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad2b329cd404b362ffcdc64b2da904796}{}{\bfseries block}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad2b329cd404b362ffcdc64b2da904796}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a0a8de02ad5dd49ccdf2b48d92951703a}{}{\bfseries block\+Bin}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a0a8de02ad5dd49ccdf2b48d92951703a}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a9120555e97734cb18be2742d6dd8b71d}{}{\bfseries layout}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a9120555e97734cb18be2742d6dd8b71d}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a656d6638c3013d87b19cd00e2cefe735}{}{\bfseries layout\+Bin}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a656d6638c3013d87b19cd00e2cefe735}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a6cc9f478621f9bcf087caf0e17196672}{}{\bfseries block\+All\+Mem\+Bin}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a6cc9f478621f9bcf087caf0e17196672}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8c337dccc7f163194ff11332e51fcc0c}{}{\bfseries is\+Maximum\+Stage}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8c337dccc7f163194ff11332e51fcc0c}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_af81f466a5667041b5490e5d322b1f728}{}{\bfseries total\+Blocks\+For\+St\+Bin}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_af81f466a5667041b5490e5d322b1f728}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a0951da1cc28b04c6a0524da285227e2b}{}{\bfseries is\+Maximum\+Stage\+Times\+Total\+Blocks\+For\+St\+Bin}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a0951da1cc28b04c6a0524da285227e2b}

\item 
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7b9e9e2ffca48daf68634c60de32e62b}{}{\bfseries starting\+Dict}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7b9e9e2ffca48daf68634c60de32e62b}

\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_af84883e69fc6fb64376308b9c0879ae1}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!\+\_\+\+\_\+init\+\_\+\+\_\+@{\+\_\+\+\_\+init\+\_\+\+\_\+}}
\index{\+\_\+\+\_\+init\+\_\+\+\_\+@{\+\_\+\+\_\+init\+\_\+\+\_\+}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{\+\_\+\+\_\+init\+\_\+\+\_\+}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+\_\+\+\_\+init\+\_\+\+\_\+ (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{relative\+Gap, }
\item[{}]{greedy\+Version, }
\item[{}]{objective\+Str = {\ttfamily \textquotesingle{}maximumStage\textquotesingle{}}, }
\item[{}]{emphasis = {\ttfamily 0}, }
\item[{}]{time\+Limit = {\ttfamily None}, }
\item[{}]{tree\+Limit = {\ttfamily None}, }
\item[{}]{variable\+Select = {\ttfamily None}, }
\item[{}]{ignore\+Constraint = {\ttfamily None}, }
\item[{}]{work\+Mem = {\ttfamily None}, }
\item[{}]{node\+File\+Ind = {\ttfamily None}, }
\item[{}]{work\+Dir = {\ttfamily None}}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_af84883e69fc6fb64376308b9c0879ae1}
\begin{DoxyVerb}Initialize compiler with CPLEX parameters
@relativeGap is a fraction f so that CPLEX will stop at a solution that
 is within f of the optimal, corresponds to CPX_PARAM_EPGAP in CPLEX
 @greedyVersion is one of 'ffl'/ 'ffd' etc.
 @objectiveStr is one of pipelineLatency, maximumStage, powerForRamsAndTcams
 other parameters are optional .. (see pycpx for more info)
\end{DoxyVerb}
 

\subsection{Member Function Documentation}
\hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ace17731f6ed25fbda40a37f78b777d9f}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!action\+Assignment\+Constraint@{action\+Assignment\+Constraint}}
\index{action\+Assignment\+Constraint@{action\+Assignment\+Constraint}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{action\+Assignment\+Constraint(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+action\+Assignment\+Constraint (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ace17731f6ed25fbda40a37f78b777d9f}
\begin{DoxyVerb}How many action words we can fit.
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aa7953fc9233757cc267a94b4cdb31c22}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!action\+Crossbar\+Constraint@{action\+Crossbar\+Constraint}}
\index{action\+Crossbar\+Constraint@{action\+Crossbar\+Constraint}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{action\+Crossbar\+Constraint(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+action\+Crossbar\+Constraint (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_aa7953fc9233757cc267a94b4cdb31c22}
\begin{DoxyVerb}No more than 1280 bits of action from each stage.
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7590e41d99becfcbe593d490849e5c27}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!assignment\+Constraint@{assignment\+Constraint}}
\index{assignment\+Constraint@{assignment\+Constraint}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{assignment\+Constraint(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+assignment\+Constraint (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7590e41d99becfcbe593d490849e5c27}
\begin{DoxyVerb}All match entries must be assigned somewhere in the pipeline.
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a4eff57998a57301f5ad22b36d5f142a0}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!capacity\+Constraint@{capacity\+Constraint}}
\index{capacity\+Constraint@{capacity\+Constraint}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{capacity\+Constraint(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+capacity\+Constraint (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a4eff57998a57301f5ad22b36d5f142a0}
\begin{DoxyVerb}Don't use more memories than available in each stage for action, match\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7e9f5156b3653a3030cf16a69f084866}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!check\+Constraints@{check\+Constraints}}
\index{check\+Constraints@{check\+Constraints}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{check\+Constraints(self, model)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+check\+Constraints (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{model}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7e9f5156b3653a3030cf16a69f084866}
\begin{DoxyVerb}Given a complete model with all variables filled in,
checks against (some of) the inequality constraints that define the ILP
and warns if anything's violated. Used to check greedy solutions,
and other starting solutions.
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad8463b1e13a94c5939453af6bb74e839}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!dependency\+Constraint@{dependency\+Constraint}}
\index{dependency\+Constraint@{dependency\+Constraint}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{dependency\+Constraint(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+dependency\+Constraint (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_ad8463b1e13a94c5939453af6bb74e839}
\begin{DoxyVerb}If log2 action depends on log1, then last stage (any mem)
of log1 is strictly before first stage (any mem) of log2.
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a93cdeca97c856c9d4aad9bf38654af99}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!display\+Active\+Rams@{display\+Active\+Rams}}
\index{display\+Active\+Rams@{display\+Active\+Rams}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{display\+Active\+Rams(self, model)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+display\+Active\+Rams (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{model}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a93cdeca97c856c9d4aad9bf38654af99}
\begin{DoxyVerb}For each table in each stage, 
- number of RAMs for a match packing units (enforce one type per st)
- + number of RAMs for an action packing unit
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a5fbfdd61d8b07a0c20de62423f8afd1f}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!get\+End\+All\+Mem\+Times\+Start\+Time\+Of\+Stage@{get\+End\+All\+Mem\+Times\+Start\+Time\+Of\+Stage}}
\index{get\+End\+All\+Mem\+Times\+Start\+Time\+Of\+Stage@{get\+End\+All\+Mem\+Times\+Start\+Time\+Of\+Stage}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{get\+End\+All\+Mem\+Times\+Start\+Time\+Of\+Stage(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+get\+End\+All\+Mem\+Times\+Start\+Time\+Of\+Stage (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a5fbfdd61d8b07a0c20de62423f8afd1f}
\begin{DoxyVerb}Defining product variable endAllMem x StartTimeOfStage \end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2aa01fb9ab5c94e3034e649994dda65d}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!get\+Num\+Active\+Srams@{get\+Num\+Active\+Srams}}
\index{get\+Num\+Active\+Srams@{get\+Num\+Active\+Srams}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{get\+Num\+Active\+Srams(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+get\+Num\+Active\+Srams (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2aa01fb9ab5c94e3034e649994dda65d}
\begin{DoxyVerb}For each table in each stage, 
- number of RAMs for a match packing units (enforce one type per st)
- + number of RAMs for an action packing unit
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a253fc75a191f9831dec7c4d4b7ea2eba}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!get\+Num\+Active\+Tcams@{get\+Num\+Active\+Tcams}}
\index{get\+Num\+Active\+Tcams@{get\+Num\+Active\+Tcams}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{get\+Num\+Active\+Tcams(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+get\+Num\+Active\+Tcams (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a253fc75a191f9831dec7c4d4b7ea2eba}
\begin{DoxyVerb}If match data width is less than TCAM width, only 
a fraction of TCAM is active/ consumes power.
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2a691d0bb9f0a39959c61e091bf2f518}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!get\+Start\+All\+Mem\+Times\+Start\+Time\+Of\+Stage@{get\+Start\+All\+Mem\+Times\+Start\+Time\+Of\+Stage}}
\index{get\+Start\+All\+Mem\+Times\+Start\+Time\+Of\+Stage@{get\+Start\+All\+Mem\+Times\+Start\+Time\+Of\+Stage}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{get\+Start\+All\+Mem\+Times\+Start\+Time\+Of\+Stage(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+get\+Start\+All\+Mem\+Times\+Start\+Time\+Of\+Stage (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a2a691d0bb9f0a39959c61e091bf2f518}
\begin{DoxyVerb}Defining product variable StartAllMem x StartTimeOfStage \end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8a3d489014ed2d2c568d3322227fa58e}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!one\+Packing\+Unit\+For\+Log\+In\+Stage@{one\+Packing\+Unit\+For\+Log\+In\+Stage}}
\index{one\+Packing\+Unit\+For\+Log\+In\+Stage@{one\+Packing\+Unit\+For\+Log\+In\+Stage}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{one\+Packing\+Unit\+For\+Log\+In\+Stage(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+one\+Packing\+Unit\+For\+Log\+In\+Stage (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a8a3d489014ed2d2c568d3322227fa58e}
\begin{DoxyVerb}Restrict logical tables to use same packing unit in a stage
instead of combinations of different size packing units in the
same stage. Packing units in different stages can be different though.
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a9b9a1d7a64c2dcf0b9cad5f3b814072e}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!pipeline\+Latency\+Variables@{pipeline\+Latency\+Variables}}
\index{pipeline\+Latency\+Variables@{pipeline\+Latency\+Variables}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{pipeline\+Latency\+Variables(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+pipeline\+Latency\+Variables (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a9b9a1d7a64c2dcf0b9cad5f3b814072e}
\begin{DoxyVerb}Variables for start and end time of stages\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a40de955aa348626a71599dd9a4fe3eb0}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!resolution\+Logic\+Constraint@{resolution\+Logic\+Constraint}}
\index{resolution\+Logic\+Constraint@{resolution\+Logic\+Constraint}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{resolution\+Logic\+Constraint(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+resolution\+Logic\+Constraint (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a40de955aa348626a71599dd9a4fe3eb0}
\begin{DoxyVerb}Limits number of match tables per stage. Since table match resolution logic
can only handle a finite number
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7f8072086e33827e8aa0808e5648b76b}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!solve@{solve}}
\index{solve@{solve}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{solve(self, program, switch, preprocess)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+solve (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{program, }
\item[{}]{switch, }
\item[{}]{preprocess}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a7f8072086e33827e8aa0808e5648b76b}
\begin{DoxyVerb}Returns a configuration for program in switch, given some preprocessed information,
like possible packing units for different logical tables.
\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a78dbcddce66838280af30531127d0ebb}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!use\+Memory\+Constraint@{use\+Memory\+Constraint}}
\index{use\+Memory\+Constraint@{use\+Memory\+Constraint}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{use\+Memory\+Constraint(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+use\+Memory\+Constraint (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a78dbcddce66838280af30531127d0ebb}
\begin{DoxyVerb}assign blocks of logical table to mem only if it's allowed
e.g., a ternary table can't use SRAM blocks. Preprocessor
computes what's allowed (self.preprocess.use)\end{DoxyVerb}
 \hypertarget{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a665f12ca05865726ea920a1e22ac2f0c}{}\index{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}!word\+Layout\+Constraint@{word\+Layout\+Constraint}}
\index{word\+Layout\+Constraint@{word\+Layout\+Constraint}!mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler@{mapper\+::src\+::rmt\+::orig\+\_\+rmt\+\_\+compiler\+::\+Rmt\+Ilp\+Compiler}}
\subsubsection[{word\+Layout\+Constraint(self)}]{\setlength{\rightskip}{0pt plus 5cm}def mapper.\+src.\+rmt.\+orig\+\_\+rmt\+\_\+compiler.\+Rmt\+Ilp\+Compiler.\+word\+Layout\+Constraint (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}\label{classmapper_1_1src_1_1rmt_1_1orig__rmt__compiler_1_1_rmt_ilp_compiler_a665f12ca05865726ea920a1e22ac2f0c}
\begin{DoxyVerb}Relating number of packing units to number of blocks used/
words per row fit
\end{DoxyVerb}
 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/rmt/orig\+\_\+rmt\+\_\+compiler.\+py\end{DoxyCompactItemize}
