[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676801 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676801 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 34 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676801 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12546073 heartbeat IPC: 1.127 cumulative IPC: 1.127 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 24959533 heartbeat IPC: 0.8056 cumulative IPC: 0.9397 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38217189 heartbeat IPC: 0.7543 cumulative IPC: 0.8685 (Simulation time: 00 hr 03 min 43 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43552272 cumulative IPC: 0.9184 (Simulation time: 00 hr 04 min 36 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43552272 cumulative IPC: 0.9184 (Simulation time: 00 hr 04 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9184 instructions: 40000000 cycles: 43552272
CPU 0 Branch Prediction Accuracy: 96.14% MPKI: 10.79 Average ROB Occupancy at Mispredict: 36.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.242
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457606 HIT:     419881 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457606 HIT:     419881 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 389.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685280 HIT:     467622 MISS:     217658 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359623 HIT:     292112 MISS:      67511 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96915 HIT:       6388 MISS:      90527 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142889 HIT:     142559 MISS:        330 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85853 HIT:      26563 MISS:      59290 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 169.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6477666 HIT:    6393044 MISS:      84622 MSHR_MERGE:      27498
cpu0->cpu0_L1I LOAD         ACCESS:    6477666 HIT:    6393044 MISS:      84622 MSHR_MERGE:      27498
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.91 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13151980 HIT:   12136823 MISS:    1015157 MSHR_MERGE:     529882
cpu0->cpu0_L1D LOAD         ACCESS:    8065828 HIT:    7535028 MISS:     530800 MSHR_MERGE:     228296
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992498 HIT:    4595548 MISS:     396950 MSHR_MERGE:     300032
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93654 HIT:       6247 MISS:      87407 MSHR_MERGE:       1554
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5556933 HIT:    5445137 MISS:     111796 MSHR_MERGE:      50626
cpu0->cpu0_ITLB LOAD         ACCESS:    5556933 HIT:    5445137 MISS:     111796 MSHR_MERGE:      50626
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.879 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12454048 HIT:   11733912 MISS:     720136 MSHR_MERGE:     323700
cpu0->cpu0_DTLB LOAD         ACCESS:   12454048 HIT:   11733912 MISS:     720136 MSHR_MERGE:     323700
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.75 cycles
cpu0->LLC TOTAL        ACCESS:     335351 HIT:      58675 MISS:     276676 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67511 HIT:      18724 MISS:      48787 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90527 HIT:      14329 MISS:      76198 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118023 HIT:      11304 MISS:     106719 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59290 HIT:      14318 MISS:      44972 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1313
  ROW_BUFFER_MISS:     168626
  AVG DBUS CONGESTED CYCLE: 13.11
Channel 0 WQ ROW_BUFFER_HIT:      15723
  ROW_BUFFER_MISS:      92445
  FULL:          0
Channel 0 REFRESHES ISSUED:       3629
