{"sha": "9c5a35333444ae069556b59338b25550a84b5055", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWM1YTM1MzMzNDQ0YWUwNjk1NTZiNTkzMzhiMjU1NTBhODRiNTA1NQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:24:44Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:24:44Z"}, "message": "i386: Emulate MMX ssse3_pmulhrswv4hi3 with SSE\n\nEmulate MMX ssse3_pmulhrswv4hi3 with SSE.  Only SSE register source\noperand is allowed.\n\n\tPR target/89021\n\t* config/i386/sse.md (ssse3_pmulhrswv4hi3): Require TARGET_MMX\n\tor TARGET_MMX_WITH_SSE.\n\t(*ssse3_pmulhrswv4hi3): Add SSE emulation.\n\nFrom-SVN: r271244", "tree": {"sha": "d1237349c269b8dec61236bc32023593c64466b1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d1237349c269b8dec61236bc32023593c64466b1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9c5a35333444ae069556b59338b25550a84b5055", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9c5a35333444ae069556b59338b25550a84b5055", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9c5a35333444ae069556b59338b25550a84b5055", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9c5a35333444ae069556b59338b25550a84b5055/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "6cbd0ef53a491294c7c503b0bb4579f8a212b1f2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2"}], "stats": {"total": 33, "additions": 23, "deletions": 10}, "files": [{"sha": "3347edaa25dfa3274ae02365d681c496dd794377", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9c5a35333444ae069556b59338b25550a84b5055/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9c5a35333444ae069556b59338b25550a84b5055/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9c5a35333444ae069556b59338b25550a84b5055", "patch": "@@ -1,3 +1,10 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/sse.md (ssse3_pmulhrswv4hi3): Require TARGET_MMX\n+\tor TARGET_MMX_WITH_SSE.\n+\t(*ssse3_pmulhrswv4hi3): Add SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "3e188cea36805a751c3dc441a749fee4776eeb26", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 16, "deletions": 10, "changes": 26, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9c5a35333444ae069556b59338b25550a84b5055/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9c5a35333444ae069556b59338b25550a84b5055/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=9c5a35333444ae069556b59338b25550a84b5055", "patch": "@@ -16117,38 +16117,44 @@\n \t      (lshiftrt:V4SI\n \t\t(mult:V4SI\n \t\t  (sign_extend:V4SI\n-\t\t    (match_operand:V4HI 1 \"nonimmediate_operand\"))\n+\t\t    (match_operand:V4HI 1 \"register_mmxmem_operand\"))\n \t\t  (sign_extend:V4SI\n-\t\t    (match_operand:V4HI 2 \"nonimmediate_operand\")))\n+\t\t    (match_operand:V4HI 2 \"register_mmxmem_operand\")))\n \t\t(const_int 14))\n \t      (match_dup 3))\n \t    (const_int 1))))]\n-  \"TARGET_SSSE3\"\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSSE3\"\n {\n   operands[3] = CONST1_RTX(V4HImode);\n   ix86_fixup_binary_operands_no_copy (MULT, V4HImode, operands);\n })\n \n (define_insn \"*ssse3_pmulhrswv4hi3\"\n-  [(set (match_operand:V4HI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:V4HI 0 \"register_operand\" \"=y,x,Yv\")\n \t(truncate:V4HI\n \t  (lshiftrt:V4SI\n \t    (plus:V4SI\n \t      (lshiftrt:V4SI\n \t\t(mult:V4SI\n \t\t  (sign_extend:V4SI\n-\t\t    (match_operand:V4HI 1 \"nonimmediate_operand\" \"%0\"))\n+\t\t    (match_operand:V4HI 1 \"register_mmxmem_operand\" \"%0,0,Yv\"))\n \t\t  (sign_extend:V4SI\n-\t\t    (match_operand:V4HI 2 \"nonimmediate_operand\" \"ym\")))\n+\t\t    (match_operand:V4HI 2 \"register_mmxmem_operand\" \"ym,x,Yv\")))\n \t\t(const_int 14))\n \t      (match_operand:V4HI 3 \"const1_operand\"))\n \t    (const_int 1))))]\n-  \"TARGET_SSSE3 && !(MEM_P (operands[1]) && MEM_P (operands[2]))\"\n-  \"pmulhrsw\\t{%2, %0|%0, %2}\"\n-  [(set_attr \"type\" \"sseimul\")\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && TARGET_SSSE3\n+   && !(MEM_P (operands[1]) && MEM_P (operands[2]))\"\n+  \"@\n+   pmulhrsw\\t{%2, %0|%0, %2}\n+   pmulhrsw\\t{%2, %0|%0, %2}\n+   vpmulhrsw\\t{%2, %1, %0|%0, %1, %2}\"\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"sseimul\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set (attr \"prefix_rex\") (symbol_ref \"x86_extended_reg_mentioned_p (insn)\"))\n-   (set_attr \"mode\" \"DI\")])\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_insn \"<ssse3_avx2>_pshufb<mode>3<mask_name>\"\n   [(set (match_operand:VI1_AVX512 0 \"register_operand\" \"=x,x,v\")"}]}