///Register `SR2` reader
pub type R = crate::R<SR2rs>;
///Register `SR2` writer
pub type W = crate::W<SR2rs>;
///Field `TIM8F` reader - TIM8F
pub type TIM8F_R = crate::BitReader;
///Field `TIM8F` writer - TIM8F
pub type TIM8F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART1F` reader - USART1F
pub type USART1F_R = crate::BitReader;
///Field `USART1F` writer - USART1F
pub type USART1F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM15F` reader - TIM15F
pub type TIM15F_R = crate::BitReader;
///Field `TIM15F` writer - TIM15F
pub type TIM15F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM16F` reader - TIM16F
pub type TIM16F_R = crate::BitReader;
///Field `TIM16F` writer - TIM16F
pub type TIM16F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM17F` reader - TIM17F
pub type TIM17F_R = crate::BitReader;
///Field `TIM17F` writer - TIM17F
pub type TIM17F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SAI1F` reader - SAI1F
pub type SAI1F_R = crate::BitReader;
///Field `SAI1F` writer - SAI1F
pub type SAI1F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SAI2F` reader - SAI2F
pub type SAI2F_R = crate::BitReader;
///Field `SAI2F` writer - SAI2F
pub type SAI2F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DFSDM1F` reader - DFSDM1F
pub type DFSDM1F_R = crate::BitReader;
///Field `DFSDM1F` writer - DFSDM1F
pub type DFSDM1F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CRCF` reader - CRCF
pub type CRCF_R = crate::BitReader;
///Field `CRCF` writer - CRCF
pub type CRCF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TSCF` reader - TSCF
pub type TSCF_R = crate::BitReader;
///Field `TSCF` writer - TSCF
pub type TSCF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ICACHEF` reader - ICACHEF
pub type ICACHEF_R = crate::BitReader;
///Field `ICACHEF` writer - ICACHEF
pub type ICACHEF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADCF` reader - ADCF
pub type ADCF_R = crate::BitReader;
///Field `ADCF` writer - ADCF
pub type ADCF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AESF` reader - AESF
pub type AESF_R = crate::BitReader;
///Field `AESF` writer - AESF
pub type AESF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HASHF` reader - HASHF
pub type HASHF_R = crate::BitReader;
///Field `HASHF` writer - HASHF
pub type HASHF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RNGF` reader - RNGF
pub type RNGF_R = crate::BitReader;
///Field `RNGF` writer - RNGF
pub type RNGF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PKAF` reader - PKAF
pub type PKAF_R = crate::BitReader;
///Field `PKAF` writer - PKAF
pub type PKAF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SDMMC1F` reader - SDMMC1F
pub type SDMMC1F_R = crate::BitReader;
///Field `SDMMC1F` writer - SDMMC1F
pub type SDMMC1F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FMC_REGF` reader - FMC_REGF
pub type FMC_REGF_R = crate::BitReader;
///Field `FMC_REGF` writer - FMC_REGF
pub type FMC_REGF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OCTOSPI1_REGF` reader - OCTOSPI1_REGF
pub type OCTOSPI1_REGF_R = crate::BitReader;
///Field `OCTOSPI1_REGF` writer - OCTOSPI1_REGF
pub type OCTOSPI1_REGF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RTCF` reader - RTCF
pub type RTCF_R = crate::BitReader;
///Field `RTCF` writer - RTCF
pub type RTCF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PWRF` reader - PWRF
pub type PWRF_R = crate::BitReader;
///Field `PWRF` writer - PWRF
pub type PWRF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSCFGF` reader - SYSCFGF
pub type SYSCFGF_R = crate::BitReader;
///Field `SYSCFGF` writer - SYSCFGF
pub type SYSCFGF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMA1F` reader - DMA1F
pub type DMA1F_R = crate::BitReader;
///Field `DMA1F` writer - DMA1F
pub type DMA1F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMA2F` reader - DMA2F
pub type DMA2F_R = crate::BitReader;
///Field `DMA2F` writer - DMA2F
pub type DMA2F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMAMUX1F` reader - DMAMUX1F
pub type DMAMUX1F_R = crate::BitReader;
///Field `DMAMUX1F` writer - DMAMUX1F
pub type DMAMUX1F_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RCCF` reader - RCCF
pub type RCCF_R = crate::BitReader;
///Field `RCCF` writer - RCCF
pub type RCCF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASHF` reader - FLASHF
pub type FLASHF_R = crate::BitReader;
///Field `FLASHF` writer - FLASHF
pub type FLASHF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASH_REGF` reader - FLASH_REGF
pub type FLASH_REGF_R = crate::BitReader;
///Field `FLASH_REGF` writer - FLASH_REGF
pub type FLASH_REGF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTIF` reader - EXTIF
pub type EXTIF_R = crate::BitReader;
///Field `EXTIF` writer - EXTIF
pub type EXTIF_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OTFDEC1F` reader - OTFDEC1F
pub type OTFDEC1F_R = crate::BitReader;
///Field `OTFDEC1F` writer - OTFDEC1F
pub type OTFDEC1F_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TIM8F
    #[inline(always)]
    pub fn tim8f(&self) -> TIM8F_R {
        TIM8F_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - USART1F
    #[inline(always)]
    pub fn usart1f(&self) -> USART1F_R {
        USART1F_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TIM15F
    #[inline(always)]
    pub fn tim15f(&self) -> TIM15F_R {
        TIM15F_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TIM16F
    #[inline(always)]
    pub fn tim16f(&self) -> TIM16F_R {
        TIM16F_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TIM17F
    #[inline(always)]
    pub fn tim17f(&self) -> TIM17F_R {
        TIM17F_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - SAI1F
    #[inline(always)]
    pub fn sai1f(&self) -> SAI1F_R {
        SAI1F_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - SAI2F
    #[inline(always)]
    pub fn sai2f(&self) -> SAI2F_R {
        SAI2F_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - DFSDM1F
    #[inline(always)]
    pub fn dfsdm1f(&self) -> DFSDM1F_R {
        DFSDM1F_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - CRCF
    #[inline(always)]
    pub fn crcf(&self) -> CRCF_R {
        CRCF_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - TSCF
    #[inline(always)]
    pub fn tscf(&self) -> TSCF_R {
        TSCF_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - ICACHEF
    #[inline(always)]
    pub fn icachef(&self) -> ICACHEF_R {
        ICACHEF_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - ADCF
    #[inline(always)]
    pub fn adcf(&self) -> ADCF_R {
        ADCF_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - AESF
    #[inline(always)]
    pub fn aesf(&self) -> AESF_R {
        AESF_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - HASHF
    #[inline(always)]
    pub fn hashf(&self) -> HASHF_R {
        HASHF_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - RNGF
    #[inline(always)]
    pub fn rngf(&self) -> RNGF_R {
        RNGF_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - PKAF
    #[inline(always)]
    pub fn pkaf(&self) -> PKAF_R {
        PKAF_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - SDMMC1F
    #[inline(always)]
    pub fn sdmmc1f(&self) -> SDMMC1F_R {
        SDMMC1F_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - FMC_REGF
    #[inline(always)]
    pub fn fmc_regf(&self) -> FMC_REGF_R {
        FMC_REGF_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - OCTOSPI1_REGF
    #[inline(always)]
    pub fn octospi1_regf(&self) -> OCTOSPI1_REGF_R {
        OCTOSPI1_REGF_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - RTCF
    #[inline(always)]
    pub fn rtcf(&self) -> RTCF_R {
        RTCF_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - PWRF
    #[inline(always)]
    pub fn pwrf(&self) -> PWRF_R {
        PWRF_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - SYSCFGF
    #[inline(always)]
    pub fn syscfgf(&self) -> SYSCFGF_R {
        SYSCFGF_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - DMA1F
    #[inline(always)]
    pub fn dma1f(&self) -> DMA1F_R {
        DMA1F_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - DMA2F
    #[inline(always)]
    pub fn dma2f(&self) -> DMA2F_R {
        DMA2F_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - DMAMUX1F
    #[inline(always)]
    pub fn dmamux1f(&self) -> DMAMUX1F_R {
        DMAMUX1F_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - RCCF
    #[inline(always)]
    pub fn rccf(&self) -> RCCF_R {
        RCCF_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - FLASHF
    #[inline(always)]
    pub fn flashf(&self) -> FLASHF_R {
        FLASHF_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - FLASH_REGF
    #[inline(always)]
    pub fn flash_regf(&self) -> FLASH_REGF_R {
        FLASH_REGF_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - EXTIF
    #[inline(always)]
    pub fn extif(&self) -> EXTIF_R {
        EXTIF_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - OTFDEC1F
    #[inline(always)]
    pub fn otfdec1f(&self) -> OTFDEC1F_R {
        OTFDEC1F_R::new(((self.bits >> 29) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SR2")
            .field("tim8f", &self.tim8f())
            .field("usart1f", &self.usart1f())
            .field("tim15f", &self.tim15f())
            .field("tim16f", &self.tim16f())
            .field("tim17f", &self.tim17f())
            .field("sai1f", &self.sai1f())
            .field("sai2f", &self.sai2f())
            .field("dfsdm1f", &self.dfsdm1f())
            .field("crcf", &self.crcf())
            .field("tscf", &self.tscf())
            .field("icachef", &self.icachef())
            .field("adcf", &self.adcf())
            .field("aesf", &self.aesf())
            .field("hashf", &self.hashf())
            .field("rngf", &self.rngf())
            .field("pkaf", &self.pkaf())
            .field("sdmmc1f", &self.sdmmc1f())
            .field("fmc_regf", &self.fmc_regf())
            .field("octospi1_regf", &self.octospi1_regf())
            .field("rtcf", &self.rtcf())
            .field("pwrf", &self.pwrf())
            .field("syscfgf", &self.syscfgf())
            .field("dma1f", &self.dma1f())
            .field("dma2f", &self.dma2f())
            .field("dmamux1f", &self.dmamux1f())
            .field("rccf", &self.rccf())
            .field("flashf", &self.flashf())
            .field("flash_regf", &self.flash_regf())
            .field("extif", &self.extif())
            .field("otfdec1f", &self.otfdec1f())
            .finish()
    }
}
impl W {
    ///Bit 0 - TIM8F
    #[inline(always)]
    pub fn tim8f(&mut self) -> TIM8F_W<SR2rs> {
        TIM8F_W::new(self, 0)
    }
    ///Bit 1 - USART1F
    #[inline(always)]
    pub fn usart1f(&mut self) -> USART1F_W<SR2rs> {
        USART1F_W::new(self, 1)
    }
    ///Bit 2 - TIM15F
    #[inline(always)]
    pub fn tim15f(&mut self) -> TIM15F_W<SR2rs> {
        TIM15F_W::new(self, 2)
    }
    ///Bit 3 - TIM16F
    #[inline(always)]
    pub fn tim16f(&mut self) -> TIM16F_W<SR2rs> {
        TIM16F_W::new(self, 3)
    }
    ///Bit 4 - TIM17F
    #[inline(always)]
    pub fn tim17f(&mut self) -> TIM17F_W<SR2rs> {
        TIM17F_W::new(self, 4)
    }
    ///Bit 5 - SAI1F
    #[inline(always)]
    pub fn sai1f(&mut self) -> SAI1F_W<SR2rs> {
        SAI1F_W::new(self, 5)
    }
    ///Bit 6 - SAI2F
    #[inline(always)]
    pub fn sai2f(&mut self) -> SAI2F_W<SR2rs> {
        SAI2F_W::new(self, 6)
    }
    ///Bit 7 - DFSDM1F
    #[inline(always)]
    pub fn dfsdm1f(&mut self) -> DFSDM1F_W<SR2rs> {
        DFSDM1F_W::new(self, 7)
    }
    ///Bit 8 - CRCF
    #[inline(always)]
    pub fn crcf(&mut self) -> CRCF_W<SR2rs> {
        CRCF_W::new(self, 8)
    }
    ///Bit 9 - TSCF
    #[inline(always)]
    pub fn tscf(&mut self) -> TSCF_W<SR2rs> {
        TSCF_W::new(self, 9)
    }
    ///Bit 10 - ICACHEF
    #[inline(always)]
    pub fn icachef(&mut self) -> ICACHEF_W<SR2rs> {
        ICACHEF_W::new(self, 10)
    }
    ///Bit 11 - ADCF
    #[inline(always)]
    pub fn adcf(&mut self) -> ADCF_W<SR2rs> {
        ADCF_W::new(self, 11)
    }
    ///Bit 12 - AESF
    #[inline(always)]
    pub fn aesf(&mut self) -> AESF_W<SR2rs> {
        AESF_W::new(self, 12)
    }
    ///Bit 13 - HASHF
    #[inline(always)]
    pub fn hashf(&mut self) -> HASHF_W<SR2rs> {
        HASHF_W::new(self, 13)
    }
    ///Bit 14 - RNGF
    #[inline(always)]
    pub fn rngf(&mut self) -> RNGF_W<SR2rs> {
        RNGF_W::new(self, 14)
    }
    ///Bit 15 - PKAF
    #[inline(always)]
    pub fn pkaf(&mut self) -> PKAF_W<SR2rs> {
        PKAF_W::new(self, 15)
    }
    ///Bit 16 - SDMMC1F
    #[inline(always)]
    pub fn sdmmc1f(&mut self) -> SDMMC1F_W<SR2rs> {
        SDMMC1F_W::new(self, 16)
    }
    ///Bit 17 - FMC_REGF
    #[inline(always)]
    pub fn fmc_regf(&mut self) -> FMC_REGF_W<SR2rs> {
        FMC_REGF_W::new(self, 17)
    }
    ///Bit 18 - OCTOSPI1_REGF
    #[inline(always)]
    pub fn octospi1_regf(&mut self) -> OCTOSPI1_REGF_W<SR2rs> {
        OCTOSPI1_REGF_W::new(self, 18)
    }
    ///Bit 19 - RTCF
    #[inline(always)]
    pub fn rtcf(&mut self) -> RTCF_W<SR2rs> {
        RTCF_W::new(self, 19)
    }
    ///Bit 20 - PWRF
    #[inline(always)]
    pub fn pwrf(&mut self) -> PWRF_W<SR2rs> {
        PWRF_W::new(self, 20)
    }
    ///Bit 21 - SYSCFGF
    #[inline(always)]
    pub fn syscfgf(&mut self) -> SYSCFGF_W<SR2rs> {
        SYSCFGF_W::new(self, 21)
    }
    ///Bit 22 - DMA1F
    #[inline(always)]
    pub fn dma1f(&mut self) -> DMA1F_W<SR2rs> {
        DMA1F_W::new(self, 22)
    }
    ///Bit 23 - DMA2F
    #[inline(always)]
    pub fn dma2f(&mut self) -> DMA2F_W<SR2rs> {
        DMA2F_W::new(self, 23)
    }
    ///Bit 24 - DMAMUX1F
    #[inline(always)]
    pub fn dmamux1f(&mut self) -> DMAMUX1F_W<SR2rs> {
        DMAMUX1F_W::new(self, 24)
    }
    ///Bit 25 - RCCF
    #[inline(always)]
    pub fn rccf(&mut self) -> RCCF_W<SR2rs> {
        RCCF_W::new(self, 25)
    }
    ///Bit 26 - FLASHF
    #[inline(always)]
    pub fn flashf(&mut self) -> FLASHF_W<SR2rs> {
        FLASHF_W::new(self, 26)
    }
    ///Bit 27 - FLASH_REGF
    #[inline(always)]
    pub fn flash_regf(&mut self) -> FLASH_REGF_W<SR2rs> {
        FLASH_REGF_W::new(self, 27)
    }
    ///Bit 28 - EXTIF
    #[inline(always)]
    pub fn extif(&mut self) -> EXTIF_W<SR2rs> {
        EXTIF_W::new(self, 28)
    }
    ///Bit 29 - OTFDEC1F
    #[inline(always)]
    pub fn otfdec1f(&mut self) -> OTFDEC1F_W<SR2rs> {
        OTFDEC1F_W::new(self, 29)
    }
}
/**TZIC interrupt status register 2

You can [`read`](crate::Reg::read) this register and get [`sr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L562.html#GTZC_TZIC:SR2)*/
pub struct SR2rs;
impl crate::RegisterSpec for SR2rs {
    type Ux = u32;
}
///`read()` method returns [`sr2::R`](R) reader structure
impl crate::Readable for SR2rs {}
///`write(|w| ..)` method takes [`sr2::W`](W) writer structure
impl crate::Writable for SR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets SR2 to value 0
impl crate::Resettable for SR2rs {}
