{:input (genetic.crossover/dumb-crossover 1640086317 (genetic.mutation/change-names-remove-clause 12345685 (genetic.mutation/change-names-remove-clause 2012219315 (genetic.mutation/change-names-remove-clause 1710407309 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))))) (genetic.mutation/change-constant-value 1634577162 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire3_39, \\wire4_:missing , \\wire5_:missing , wire6_46, \\wire7_:missing , \\wire8_:missing , wire9_54, \\wire10_:missing , \\wire:missing_44_51_57_11_34_47 , wire12_32, wire14_40, wire15_20, wire16_48, wire17_50, wire18_20);\n  wire \\:missing_edge ;\n  wire wire0;\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  output wire12_32;\n  wire wire12_32;\n  output wire14_40;\n  wire wire14_40;\n  output wire15_20;\n  wire wire15_20;\n  output wire16_48;\n  wire wire16_48;\n  output wire17_50;\n  wire wire17_50;\n  output wire18_20;\n  wire wire18_20;\n  wire wire21_33;\n  wire wire21_34;\n  wire wire22_20;\n  wire wire22_49;\n  wire wire22_51;\n  wire wire23;\n  wire wire23_2;\n  wire wire23_33;\n  wire wire23_35;\n  wire wire23_41;\n  wire wire23_43;\n  wire wire23_45;\n  wire wire23_48;\n  wire wire23_52;\n  wire wire23_53;\n  wire wire23_54;\n  wire wire24_20;\n  wire wire25_20;\n  wire wire25_37;\n  wire wire25_39;\n  wire wire26_20;\n  wire wire26_41;\n  wire \\wire26_:missing ;\n  wire wire27_20;\n  wire wire27_42;\n  wire wire28_20;\n  wire wire29_20;\n  wire wire29_44;\n  wire \\wire29_:missing ;\n  wire wire30_20;\n  wire \\wire30_:missing ;\n  wire wire31_32;\n  wire \\wire36_:missing ;\n  wire wire37_38;\n  input wire3_39;\n  wire wire3_39;\n  wire \\wire42_:missing ;\n  wire wire49_50;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  wire \\wire53_:missing ;\n  wire wire55_56;\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  input wire6_46;\n  wire wire6_46;\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  input wire9_54;\n  wire wire9_54;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_43 ;\n  input \\wire:missing_44_51_57_11_34_47 ;\n  wire \\wire:missing_44_51_57_11_34_47 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_57 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire29_:missing  = 4'h8 >> { wire29_44, wire29_20 };\n  assign \\wire30_:missing  = 4'h8 >> { wire30_20, wire30_20 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire21_34, wire21_33 };\n  assign wire22_49 = 4'h8 >> { wire22_51, wire22_20 };\n  assign wire23 = 4'h8 >> { \\wire:missing_edge , wire23_54 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_20, wire24_20 };\n  assign wire25_37 = 4'h8 >> { wire25_20, wire25_39 };\n  assign \\wire26_:missing  = 4'h8 >> { wire26_20, wire26_41 };\n  assign wire27_42 = 4'h8 >> { wire27_20, wire27_20 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire28_20, wire28_20 };\n  assign wire0 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_20  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_57  = \\wire:missing_44_51_57_11_34_47 ;\n  assign \\wire:missing_edge  = wire55_56;\n  assign wire55_56 = \\wire:missing_edge ;\n  assign wire23_54 = wire9_54;\n  assign \\wire53_:missing  = wire23_53;\n  assign \\wire:missing_edge  = wire23_52;\n  assign wire22_51 = \\wire:missing_44_51_57_11_34_47 ;\n  assign wire17_50 = wire49_50;\n  assign wire49_50 = wire22_49;\n  assign wire16_48 = wire23_48;\n  assign \\wire:missing_47  = \\wire:missing_44_51_57_11_34_47 ;\n  assign \\wire:missing_46  = wire6_46;\n  assign \\wire:missing_edge  = wire23_45;\n  assign wire29_44 = \\wire:missing_44_51_57_11_34_47 ;\n  assign \\wire:missing_43  = wire23_43;\n  assign \\wire42_:missing  = wire27_42;\n  assign wire26_41 = wire23_41;\n  assign wire14_40 = \\wire:missing_edge ;\n  assign wire25_39 = wire3_39;\n  assign \\wire:missing_edge  = wire37_38;\n  assign wire37_38 = wire25_37;\n  assign \\wire36_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire23_35;\n  assign wire21_34 = \\wire:missing_44_51_57_11_34_47 ;\n  assign wire21_33 = wire23_33;\n  assign wire12_32 = wire31_32;\n  assign wire31_32 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire23_2;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/EECCB310.v:3.1-123.10\" *)\nmodule postsynth(\\wire:missing_edge , wire3_39, \\wire4_:missing , \\wire5_:missing , wire6_46, \\wire7_:missing , \\wire8_:missing , wire9_54, \\wire10_:missing , \\wire:missing_44_51_57_11_34_47 , wire12_32, wire14_40, wire15_20, wire16_48, wire17_50, wire18_20);\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:5.8-5.13\" *)\n  wire wire0;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:6.9-6.25\" *)\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:8.10-8.19\" *)\n  output wire12_32;\n  wire wire12_32;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:10.10-10.19\" *)\n  output wire14_40;\n  wire wire14_40;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:12.10-12.19\" *)\n  output wire15_20;\n  wire wire15_20;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:14.10-14.19\" *)\n  output wire16_48;\n  wire wire16_48;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:16.10-16.19\" *)\n  output wire17_50;\n  wire wire17_50;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:18.10-18.19\" *)\n  output wire18_20;\n  wire wire18_20;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:21.8-21.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire21_34;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:22.8-22.17\" *)\n  wire wire22_20;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:23.8-23.17\" *)\n  wire wire22_49;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:24.8-24.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire22_51;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:26.8-26.16\" *)\n  wire wire23_2;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:28.8-28.17\" *)\n  wire wire23_35;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:31.8-31.17\" *)\n  wire wire23_45;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:32.8-32.17\" *)\n  wire wire23_48;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:33.8-33.17\" *)\n  wire wire23_52;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:35.8-35.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire23_54;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:38.8-38.17\" *)\n  wire wire25_37;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:39.8-39.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire25_39;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:47.8-47.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire29_44;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:51.8-51.17\" *)\n  wire wire31_32;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:52.8-52.24\" *)\n  wire \\wire36_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:53.8-53.17\" *)\n  wire wire37_38;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:54.9-54.17\" *)\n  input wire3_39;\n  wire wire3_39;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:57.8-57.17\" *)\n  wire wire49_50;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:58.9-58.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:61.8-61.17\" *)\n  wire wire55_56;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:62.9-62.24\" *)\n  input \\wire5_:missing ;\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:64.9-64.17\" *)\n  input wire6_46;\n  wire wire6_46;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:66.9-66.24\" *)\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:68.9-68.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:70.9-70.17\" *)\n  input wire9_54;\n  wire wire9_54;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:72.8-72.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:74.9-74.40\" *)\n  input \\wire:missing_44_51_57_11_34_47 ;\n  wire \\wire:missing_44_51_57_11_34_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:76.8-76.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:77.8-77.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:78.8-78.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_57 ;\n  (* src = \"/tmp/fuzzmount745B5940/EECCB310.v:79.10-79.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0 = 1'h1;\n  assign wire12_32 = 1'h0;\n  assign wire14_40 = 1'h0;\n  assign wire15_20 = 1'hx;\n  assign wire16_48 = 1'hx;\n  assign wire17_50 = 1'hx;\n  assign wire18_20 = 1'hx;\n  assign wire21_34 = \\wire:missing_44_51_57_11_34_47 ;\n  assign wire22_20 = 1'hx;\n  assign wire22_49 = 1'hx;\n  assign wire22_51 = \\wire:missing_44_51_57_11_34_47 ;\n  assign wire23_2 = 1'h0;\n  assign wire23_35 = 1'h0;\n  assign wire23_45 = 1'h0;\n  assign wire23_48 = 1'hx;\n  assign wire23_52 = 1'h0;\n  assign wire23_54 = wire9_54;\n  assign wire25_37 = 1'h0;\n  assign wire25_39 = wire3_39;\n  assign wire29_44 = \\wire:missing_44_51_57_11_34_47 ;\n  assign wire31_32 = 1'h0;\n  assign \\wire36_:missing  = 1'h0;\n  assign wire37_38 = 1'h0;\n  assign wire49_50 = 1'hx;\n  assign wire55_56 = 1'h0;\n  assign \\wire:missing_20  = 1'h1;\n  assign \\wire:missing_46  = wire6_46;\n  assign \\wire:missing_47  = \\wire:missing_44_51_57_11_34_47 ;\n  assign \\wire:missing_57  = \\wire:missing_44_51_57_11_34_47 ;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  0:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m/src/top.v'.\nSBY  0:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] Copy '/tmp/fuzzmount745B5940/EECCB310.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m/src/EECCB310.v'.\nSBY  0:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] Copy '/tmp/fuzzmount745B5940/EECCB310.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m/src/EECCB310.post.v'.\nSBY  0:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] engine_0: abc pdr\nSBY  0:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: /tmp/fuzzmount745B5940/top.v:29: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/EECCB310.v:90$67_Y [0] between cell $shr$/tmp/fuzzmount745B5940/EECCB310.v:90$67.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/EECCB310.v:87$64_Y [0] between cell $shr$/tmp/fuzzmount745B5940/EECCB310.v:87$64.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/EECCB310.v:86$63_Y [0] between cell $shr$/tmp/fuzzmount745B5940/EECCB310.v:86$63.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/EECCB310.v:83$60_Y [0] between cell $shr$/tmp/fuzzmount745B5940/EECCB310.v:83$60.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Wire presynth.\\wire18_20 is used but has no driver.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Wire presynth.\\wire16_48 is used but has no driver.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Wire presynth.\\wire15_20 is used but has no driver.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Wire presynth.\\wire22_20 is used but has no driver.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  0:08:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  0:08:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] base: finished (returncode=0)\nSBY  0:08:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: Warning: Wire presynth.\\wire18_20 is used but has no driver.\nSBY  0:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: Warning: Wire presynth.\\wire16_48 is used but has no driver.\nSBY  0:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: Warning: Wire presynth.\\wire15_20 is used but has no driver.\nSBY  0:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: Warning: Wire presynth.\\wire22_20 is used but has no driver.\nSBY  0:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  0:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  0:08:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] aig: finished (returncode=0)\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] engine_0: Warning: The network has no constraints.\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] engine_0: finished (returncode=0)\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] engine_0: Status returned by engine: FAIL\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m'.\nSBY  0:08:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmygwuw3m] DONE (FAIL, rc=2)\n", :err ""}}}