+=====================+=====================+=====================================================================================+
| Launch Clock        | Capture Clock       | Pin                                                                                 |
+=====================+=====================+=====================================================================================+
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | uart_instance/tx_register_reg[0]/D                                                  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | uart_instance/uart_rdata_reg[0]/D                                                   |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | uart_instance/tx_register_reg[1]/D                                                  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | uart_instance/tx_register_reg[6]/D                                                  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | uart_instance/tx_bit_counter_reg[1]/D                                               |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | uart_instance/tx_bit_counter_reg[3]/D                                               |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | uart_instance/tx_bit_counter_reg[0]/D                                               |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/csr_file_instance/mcause_cause_code_reg[0]/D              |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/csr_file_instance/current_state_reg[2]/D                  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_strobe_reg[3]/D |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/prev_instruction_address_reg[2]/D                         |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_strobe_reg[0]/D |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_strobe_reg[1]/D |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/csr_file_instance/current_state_reg[3]/D                  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/csr_file_instance/current_state_reg[1]/D                  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[20]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[7]/D   |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[12]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[23]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[4]/D   |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[13]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[14]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[28]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[19]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[14]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[4]/D   |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[15]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[12]/D  |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/target_address_adder_stage3_reg[25]/D                     |
| clk_35Mhz_clk_wiz_0 | clk_35Mhz_clk_wiz_0 | riscv_steel_core_instance/target_address_adder_stage3_reg[24]/D                     |
+---------------------+---------------------+-------------------------------------------------------------------------------------+
