// Seed: 3484247227
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri  id_4
);
  always @(posedge id_1) id_4 = 1;
  assign id_4 = id_0;
  wire id_6;
  assign id_4 = 1 == id_2;
  assign id_4 = 1 * id_3;
  logic [7:0] id_7, id_8, id_9;
  assign id_7[1] = 1;
  wire id_10;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  tri   id_5,
    input  wor   id_6,
    input  wire  id_7
);
  wire id_9;
  wor  id_10;
  initial $display(1, !1);
  assign id_10 = {1'b0};
  wire id_11;
  module_0(
      id_0, id_6, id_6, id_6, id_1
  );
  wire id_12, id_13;
  tri0 id_14;
  wire id_15;
  assign id_14 = id_0 - 1;
endmodule
