
*** Running vivado
    with args -log TOP_reactionTimer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_reactionTimer.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_reactionTimer.tcl -notrace
Command: synth_design -top TOP_reactionTimer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 345.316 ; gain = 101.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_reactionTimer' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/TOP_reactionTimer.v:31]
INFO: [Synth 8-638] synthesizing module 'globalTime' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/globalTime.v:25]
INFO: [Synth 8-256] done synthesizing module 'globalTime' (1#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/globalTime.v:25]
INFO: [Synth 8-638] synthesizing module 'clockDivider' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:25]
	Parameter THRESHOLD bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider' (2#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:25]
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/edgeDetector.v:26]
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (3#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/edgeDetector.v:26]
WARNING: [Synth 8-350] instance 'clockEdge1kHz' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/TOP_reactionTimer.v:63]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/debouncer.v:27]
	Parameter PIPELINE_LEVEL bound to: 5 - type: integer 
WARNING: [Synth 8-350] instance 'enableDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/debouncer.v:39]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (4#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/debouncer.v:27]
INFO: [Synth 8-638] synthesizing module 'latchDebouncer' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/latchDebouncer.v:28]
	Parameter INTERVAL bound to: 100000 - type: integer 
	Parameter STATE_WAITING bound to: 1'b0 
	Parameter STATE_LATCHED bound to: 1'b1 
WARNING: [Synth 8-350] instance 'buttonInDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/latchDebouncer.v:46]
INFO: [Synth 8-256] done synthesizing module 'latchDebouncer' (5#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/latchDebouncer.v:28]
INFO: [Synth 8-638] synthesizing module 'reactTimerCpu' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerCpu.v:32]
	Parameter IDLE_ANIMATION_THRESHOLD bound to: 12500000 - type: integer 
	Parameter PREPARE_COUNT_DOWN_THRESHOLD bound to: 50000000 - type: integer 
	Parameter PREPARE_TEST_DELAY_TIME bound to: 0 - type: integer 
	Parameter TEST_COUNTER_LIMITATION bound to: 999999999 - type: integer 
	Parameter RESULT_BEST_FLASH_THRESHOLD bound to: 12500000 - type: integer 
	Parameter RESULT_WAITING_COUNTS bound to: 32'b00111011100110101100101000000000 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_PREPARATION bound to: 2'b01 
	Parameter STATE_TEST bound to: 2'b10 
	Parameter STATE_RESULT bound to: 2'b11 
WARNING: [Synth 8-350] instance 'startButtonEdge' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerCpu.v:74]
INFO: [Synth 8-638] synthesizing module 'reactTimerIdleCore' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerIdleCore.v:31]
	Parameter ANIMATION_THRESHOLD bound to: 12500000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clockDivider__parameterized0' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:25]
	Parameter THRESHOLD bound to: 12500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider__parameterized0' (5#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:25]
INFO: [Synth 8-638] synthesizing module 'ledAnimation' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ledAnimation.v:25]
	Parameter FRAME_COUNTS bound to: 8'b00010001 
WARNING: [Synth 8-350] instance 'animeClockDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ledAnimation.v:62]
INFO: [Synth 8-256] done synthesizing module 'ledAnimation' (6#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ledAnimation.v:25]
INFO: [Synth 8-256] done synthesizing module 'reactTimerIdleCore' (7#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerIdleCore.v:31]
INFO: [Synth 8-638] synthesizing module 'reactTimerPrepareCore' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerPrepareCore.v:37]
	Parameter COUNT_DOWN_CLOCK_THRESHOLD bound to: 50000000 - type: integer 
	Parameter TEST_DELAY_TIME bound to: 0 - type: integer 
	Parameter STATE_WAITING bound to: 1'b0 
	Parameter STATE_GENRAND bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'randLcg' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randLcg.v:27]
WARNING: [Synth 8-350] instance 'seedReadyDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randLcg.v:50]
WARNING: [Synth 8-350] instance 'nextDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randLcg.v:58]
INFO: [Synth 8-256] done synthesizing module 'randLcg' (8#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randLcg.v:27]
WARNING: [Synth 8-350] instance 'startRisingDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerPrepareCore.v:71]
INFO: [Synth 8-638] synthesizing module 'ssdAnimation' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ssdAnimation.v:27]
	Parameter ANIME_CLOCK_THRESHOLD bound to: 50000000 - type: integer 
	Parameter FRAME_COUNTS bound to: 4 - type: integer 
	Parameter STATE_IDLE bound to: 1'b0 
	Parameter STATE_PLAYING bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'clockDivider__parameterized1' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:25]
	Parameter THRESHOLD bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider__parameterized1' (8#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:25]
WARNING: [Synth 8-350] instance 'animeClockDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ssdAnimation.v:60]
INFO: [Synth 8-256] done synthesizing module 'ssdAnimation' (9#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ssdAnimation.v:27]
INFO: [Synth 8-256] done synthesizing module 'reactTimerPrepareCore' (10#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerPrepareCore.v:37]
WARNING: [Synth 8-350] instance 'prepareBusyDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerCpu.v:136]
INFO: [Synth 8-638] synthesizing module 'reactTimerTestCore' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerTestCore.v:27]
	Parameter COUNTER_LIMITATION bound to: 999999999 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WAIT bound to: 2'b01 
	Parameter STATE_TEST bound to: 2'b10 
	Parameter STATE_FINISH bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'actionRetarder' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v:27]
	Parameter STATE_PENDING bound to: 2'b00 
	Parameter STATE_WAITING bound to: 2'b01 
	Parameter STATE_FINISH bound to: 2'b10 
WARNING: [Synth 8-350] instance 'signalInDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v:44]
INFO: [Synth 8-256] done synthesizing module 'actionRetarder' (11#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v:27]
WARNING: [Synth 8-350] instance 'startDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerTestCore.v:61]
WARNING: [Synth 8-350] instance 'testButton' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerTestCore.v:68]
INFO: [Synth 8-638] synthesizing module 'divisionByTen' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/divisionByTen.v:29]
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_INIT bound to: 3'b001 
	Parameter STATE_SR_4 bound to: 3'b010 
	Parameter STATE_SR_8 bound to: 3'b011 
	Parameter STATE_SR_16 bound to: 3'b100 
	Parameter STATE_SR_3 bound to: 3'b101 
	Parameter STATE_GET_R bound to: 3'b110 
	Parameter STATE_FINISH bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/divisionByTen.v:64]
INFO: [Synth 8-256] done synthesizing module 'divisionByTen' (12#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/divisionByTen.v:29]
WARNING: [Synth 8-350] instance 'dividedResultValidDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerTestCore.v:89]
INFO: [Synth 8-256] done synthesizing module 'reactTimerTestCore' (13#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerTestCore.v:27]
WARNING: [Synth 8-350] instance 'testResultValidDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerCpu.v:158]
INFO: [Synth 8-638] synthesizing module 'reactTimerResultCore' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v:25]
	Parameter BEST_FLASH_THRESHOLD bound to: 12500000 - type: integer 
	Parameter WAITING_COUNTS bound to: 32'b00111011100110101100101000000000 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_CONVERT bound to: 2'b01 
	Parameter STATE_WAIT bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'decimalToBcd' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/decimalToBcd.v:24]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_SHIFT bound to: 2'b01 
	Parameter STATE_ADD bound to: 2'b10 
WARNING: [Synth 8-350] instance 'numberValidDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/decimalToBcd.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/decimalToBcd.v:60]
INFO: [Synth 8-256] done synthesizing module 'decimalToBcd' (14#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/decimalToBcd.v:24]
WARNING: [Synth 8-350] instance 'testResultDigitReadyDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v:69]
WARNING: [Synth 8-350] instance 'testResultValidDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v:137]
INFO: [Synth 8-256] done synthesizing module 'reactTimerResultCore' (15#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerResultCore.v:25]
WARNING: [Synth 8-350] instance 'resultBusyDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerCpu.v:183]
INFO: [Synth 8-256] done synthesizing module 'reactTimerCpu' (16#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerCpu.v:32]
INFO: [Synth 8-638] synthesizing module 'ssdDriver' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ssdDriver.v:26]
INFO: [Synth 8-256] done synthesizing module 'ssdDriver' (17#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ssdDriver.v:26]
INFO: [Synth 8-256] done synthesizing module 'TOP_reactionTimer' (18#1) [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/TOP_reactionTimer.v:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 397.184 ; gain = 153.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 397.184 ; gain = 153.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc]
Finished Parsing XDC File [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_reactionTimer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_reactionTimer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 759.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 759.277 ; gain = 515.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 759.277 ; gain = 515.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 759.277 ; gain = 515.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element out_time_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/globalTime.v:31]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:39]
WARNING: [Synth 8-6014] Unused sequential element intervalCounter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/latchDebouncer.v:59]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:39]
WARNING: [Synth 8-6014] Unused sequential element currentFrame_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ledAnimation.v:75]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randLcg.v:45]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randLcg.v:45]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:39]
WARNING: [Synth 8-6014] Unused sequential element currentFrame_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ssdAnimation.v:78]
INFO: [Synth 8-4471] merging register 'out_busy_reg' into 'seedReady_reg' [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerPrepareCore.v:101]
WARNING: [Synth 8-6014] Unused sequential element out_busy_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/reactTimerPrepareCore.v:101]
INFO: [Synth 8-5544] ROM "out_pulseOut" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v:55]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/divisionByTen.v:64]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divisionByTen'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "out_bcd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "currentNumber" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
              STATE_INIT |                              001 |                              001
              STATE_SR_4 |                              010 |                              010
              STATE_SR_8 |                              011 |                              011
             STATE_SR_16 |                              100 |                              100
              STATE_SR_3 |                              101 |                              101
             STATE_GET_R |                              110 |                              110
            STATE_FINISH |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'divisionByTen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 759.277 ; gain = 515.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 25    
+---Multipliers : 
	                18x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module latchDebouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module clockDivider__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ledAnimation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reactTimerIdleCore 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module randLcg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                18x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clockDivider__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ssdAnimation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module reactTimerPrepareCore 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module actionRetarder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module divisionByTen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module reactTimerTestCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 4     
Module decimalToBcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reactTimerResultCore 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module reactTimerCpu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module ssdDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ledAnimeClock/counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:39]
WARNING: [Synth 8-6014] Unused sequential element idleAnimation/currentFrame_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ledAnimation.v:75]
INFO: [Synth 8-5544] ROM "prepareAnimation/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/randLcg.v:45]
WARNING: [Synth 8-6014] Unused sequential element prepareAnimation/clock1Hz/counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:39]
WARNING: [Synth 8-6014] Unused sequential element prepareAnimation/currentFrame_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/ssdAnimation.v:78]
DSP Report: Generating DSP gapGeneratorLcg/, operation Mode is: (A:0x343fd)*B.
DSP Report: operator gapGeneratorLcg/ is absorbed into DSP gapGeneratorLcg/.
DSP Report: operator gapGeneratorLcg/ is absorbed into DSP gapGeneratorLcg/.
DSP Report: Generating DSP gapGeneratorLcg/, operation Mode is: (PCIN>>17)+(A:0x343fd)*B.
DSP Report: operator gapGeneratorLcg/ is absorbed into DSP gapGeneratorLcg/.
DSP Report: operator gapGeneratorLcg/ is absorbed into DSP gapGeneratorLcg/.
WARNING: [Synth 8-6014] Unused sequential element signalDelayer/counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v:55]
WARNING: [Synth 8-6014] Unused sequential element clock1Hz/counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:39]
WARNING: [Synth 8-6014] Unused sequential element idleCounter/counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/actionRetarder.v:55]
WARNING: [Synth 8-6014] Unused sequential element globalTimer/out_time_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/globalTime.v:31]
WARNING: [Synth 8-6014] Unused sequential element clock1kHz/counter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/clockDivider.v:39]
WARNING: [Synth 8-6014] Unused sequential element testButtonDebouncer/intervalCounter_reg was removed.  [D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.srcs/sources_1/new/latchDebouncer.v:59]
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[0]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[1]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[1]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[2]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[2]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[3]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[3]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[4]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[4]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[5]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[5]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[6]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[6]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[7]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[7]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[8]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[8]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[9]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[9]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[10]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[10]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[11]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[11]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[12]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[12]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[13]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[13]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[14]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[14]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[15]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[15]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[16]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[16]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[17]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[17]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[18]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[18]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[19]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[19]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[20]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[20]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[21]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[21]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[22]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[22]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[23]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[23]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[24]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[24]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[25]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[25]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[26]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[26]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[27]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[27]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[28]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[28]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[29]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[30]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[30]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/seed_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/seed_reg[31]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_busy_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reactionTimerProcessor/statePrepareProcessor/next_reg )
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/pipeline_reg[0]' (FDRE) to 'reactionTimerProcessor/prepareBusyDetector/pipeline_reg[0]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seedReadyDetector/pipeline_reg[1]' (FDRE) to 'reactionTimerProcessor/prepareBusyDetector/pipeline_reg[1]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[0]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[1]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[2]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[3]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[4]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[5]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[6]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[7]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[8]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[9]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[10]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[11]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[12]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[13]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[14]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[15]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[16]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[17]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[18]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[19]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[20]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[21]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[22]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[23]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[24]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[25]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[26]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[27]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[28]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[30]' (FDRE) to 'reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31] )
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/out_delay_reg[30]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/out_delay_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reactionTimerProcessor/statePrepareProcessor/out_delay_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_busy_reg )
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/startRisingDetector/pipeline_reg[0]' (FDRE) to 'reactionTimerProcessor/startButtonEdge/pipeline_reg[0]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/startRisingDetector/pipeline_reg[1]' (FDRE) to 'reactionTimerProcessor/startButtonEdge/pipeline_reg[1]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[30]' (FDRE) to 'reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[31]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[31]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[27]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[23]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[19]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[15]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[11]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[7]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[29]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[29]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[25]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[25]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[21]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[21]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[17]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[17]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[13]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[13]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[9]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[9]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[5] )
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[28]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[24]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[24]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[20]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[20]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[16]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[16]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[12]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[12]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[8]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[8]' (FDSE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[4]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[30]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[26]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[26]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[22]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[22]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[18]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[18]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[14]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[14]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[10]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[10]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[6]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[6]' (FDRE) to 'reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[2] )
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[2]' (FDSE) to 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[0]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[3]' (FDSE) to 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[0]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[0]' (FDSE) to 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[1]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[1]' (FDSE) to 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[4]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[6]' (FDSE) to 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[4]'
INFO: [Synth 8-3886] merging instance 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[4]' (FDSE) to 'reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[5] )
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[5]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/statePrepareProcessor/prepareAnimation/out_numberDisplay_reg[2]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_busy_reg) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/statePrepareProcessor/out_delay_reg[31]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/statePrepareProcessor/next_reg) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/nextDetector/pipeline_reg[1]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/nextDetector/pipeline_reg[0]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/stateTestProcessor/signalDelayer/limits_reg[31]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper2_reg[0]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[31]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[30]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[29]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[28]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/stateResultProcessor/idleCounter/limits_reg[31]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/stateResultProcessor/out_ssdDots_reg[5]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/out_ssdDots_reg[6]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/out_ssdDots_reg[5]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/out_ssdDots_reg[4]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/out_ssdDots_reg[3]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/out_ssdDots_reg[2]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/out_ssdDots_reg[1]) is unused and will be removed from module TOP_reactionTimer.
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/out_ssdDots_reg[0]) is unused and will be removed from module TOP_reactionTimer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 759.277 ; gain = 515.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|ledAnimation       | p_0_out    | 32x16         | LUT            | 
|reactTimerIdleCore | p_0_out    | 32x16         | LUT            | 
+-------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|reactTimerPrepareCore | (A:0x343fd)*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|reactTimerPrepareCore | (PCIN>>17)+(A:0x343fd)*B | 19     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 803.609 ; gain = 559.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reactionTimerProcessor/statePrepareProcessor/prepareAnimation/currentFrame_reg[3]) is unused and will be removed from module TOP_reactionTimer.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   152|
|3     |DSP48E1 |     2|
|4     |LUT1    |    46|
|5     |LUT2    |   247|
|6     |LUT3    |   176|
|7     |LUT4    |   232|
|8     |LUT5    |   116|
|9     |LUT6    |   191|
|10    |MUXF7   |     4|
|11    |FDRE    |   781|
|12    |FDSE    |    84|
|13    |IBUF    |     5|
|14    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------------+------+
|      |Instance                           |Module                          |Cells |
+------+-----------------------------------+--------------------------------+------+
|1     |top                                |                                |  2069|
|2     |  clock1kHz                        |clockDivider                    |    52|
|3     |  clockEdge1kHz                    |edgeDetector                    |     2|
|4     |  globalTimer                      |globalTime                      |    41|
|5     |  reactionTimerProcessor           |reactTimerCpu                   |  1854|
|6     |    prepareBusyDetector            |edgeDetector_2                  |    40|
|7     |    resultBusyDetector             |edgeDetector_3                  |     4|
|8     |    startButtonEdge                |edgeDetector_4                  |     9|
|9     |    stateIdleProcessor             |reactTimerIdleCore              |   233|
|10    |      idleAnimation                |ledAnimation                    |    38|
|11    |        animeClockDetector         |edgeDetector_17                 |     5|
|12    |      ledAnimeClock                |clockDivider__parameterized0_16 |    52|
|13    |    statePrepareProcessor          |reactTimerPrepareCore           |   341|
|14    |      gapGeneratorLcg              |randLcg                         |   138|
|15    |      prepareAnimation             |ssdAnimation                    |    76|
|16    |        animeClockDetector         |edgeDetector_15                 |     7|
|17    |        clock1Hz                   |clockDivider__parameterized1    |    53|
|18    |    stateResultProcessor           |reactTimerResultCore            |   444|
|19    |      clock1Hz                     |clockDivider__parameterized0    |    52|
|20    |      idleCounter                  |actionRetarder_10               |    86|
|21    |        signalInDetector           |edgeDetector_14                 |     4|
|22    |      testResultDigitReadyDetector |edgeDetector_11                 |     9|
|23    |      testResultSeperator          |decimalToBcd                    |   247|
|24    |        numberValidDetector        |edgeDetector_13                 |    13|
|25    |      testResultValidDetector      |edgeDetector_12                 |    10|
|26    |    stateTestProcessor             |reactTimerTestCore              |   712|
|27    |      dividedResultValidDetector   |edgeDetector_6                  |     6|
|28    |      signalDelayer                |actionRetarder                  |   118|
|29    |        signalInDetector           |edgeDetector_9                  |     4|
|30    |      startDetector                |edgeDetector_7                  |     7|
|31    |      testButton                   |edgeDetector_8                  |    14|
|32    |      tickCounterDivider           |divisionByTen                   |   411|
|33    |    testResultValidDetector        |edgeDetector_5                  |    14|
|34    |  ssdDisplayOutput                 |ssdDriver                       |    35|
|35    |  startButtonDebouncer             |debouncer                       |    11|
|36    |    enableDetector                 |edgeDetector_1                  |     3|
|37    |  testButtonDebouncer              |latchDebouncer                  |    36|
|38    |    buttonInDetector               |edgeDetector_0                  |     6|
+------+-----------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 866.637 ; gain = 622.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 866.637 ; gain = 260.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 866.637 ; gain = 622.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 866.637 ; gain = 635.508
INFO: [Common 17-1381] The checkpoint 'D:/Documents/ANU/ENGN3213/Assignment/reaction_timer_kai/reaction_timer_kai.runs/synth_1/TOP_reactionTimer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_reactionTimer_utilization_synth.rpt -pb TOP_reactionTimer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 866.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 27 23:03:27 2018...
