Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 11 19:11:24 2022
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_top_control_sets_placed.rpt
| Design       : VGA_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            2 |
|      6 |            1 |
|      7 |            4 |
|      9 |            2 |
|     10 |            5 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           19 |
| No           | No                    | Yes                    |              45 |           18 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |              47 |           20 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------+------------------+------------------+----------------+
|        Clock Signal       |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+------------------------+------------------+------------------+----------------+
|  u3/vga_clk_reg_n_0       |                        |                  |                1 |              1 |
|  clk_IBUF_BUFG            |                        | u4/reset         |                2 |              2 |
|  key_value_reg[1]_i_1_n_0 | u1/key_value_n_0       |                  |                1 |              2 |
|  key_value_reg[1]_i_1_n_0 | u1/hcount_ov           |                  |                1 |              3 |
|  u2/vga_clk_reg_n_0       | u2/hcount_ov           |                  |                2 |              3 |
|  clk_IBUF_BUFG            |                        |                  |                4 |              6 |
|  u3/vga_clk_reg_n_0       | u3/char_bit            | u4/reset         |                3 |              7 |
|  cnt_reg[17]_i_2_n_0      |                        |                  |                5 |              7 |
|  key_value_reg[1]_i_1_n_0 | u1/hcount_ov           | u1/vcount        |                2 |              7 |
|  u2/vga_clk_reg_n_0       | u2/hcount_ov           | u2/vcount        |                3 |              7 |
|  key_value_reg[1]_i_1_n_0 |                        |                  |                5 |              9 |
|  u2/vga_clk_reg_n_0       |                        |                  |                4 |              9 |
|  u3/vga_clk_reg_n_0       |                        | u4/reset         |                4 |             10 |
|  u3/vga_clk_reg_n_0       | u3/sel                 | u4/reset         |                5 |             10 |
|  cnt_reg[17]_i_2_n_0      | u4/sel                 | u4/reset         |                4 |             10 |
|  key_value_reg[1]_i_1_n_0 |                        | u1/hcount_ov     |                3 |             10 |
|  u2/vga_clk_reg_n_0       |                        | u2/hcount_ov     |                3 |             10 |
|  cnt_reg[17]_i_2_n_0      | u4/move_enable_reg_n_0 | u4/reset         |                8 |             20 |
|  cnt_reg[17]_i_2_n_0      |                        | u4/reset         |               12 |             33 |
+---------------------------+------------------------+------------------+------------------+----------------+


