// Seed: 1495000619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(-1'd0) $clog2(39);
  ;
  logic ["" : -1] id_11;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input wire id_2
    , id_14,
    output supply0 id_3,
    input tri id_4,
    output uwire id_5,
    input wor id_6,
    input wire id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri id_12
);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire id_15;
endmodule
