{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510214890935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510214890935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 16:08:10 2017 " "Processing started: Thu Nov 09 16:08:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510214890935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510214890935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510214890935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1510214891231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/16021019/test02/project/seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /16021019/test02/project/seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Display " "Found entity 1: Seven_Segment_Display" {  } { { "../../Test02/Project/Seven_Segment_Display.v" "" { Text "D:/16021019/Test02/Project/Seven_Segment_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510214891294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510214891294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "D:/16021019/Test04/Project/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510214891294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510214891294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block " "Found entity 1: Block" {  } { { "Block.bdf" "" { Schematic "D:/16021019/Test04/Project/Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510214891294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510214891294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block " "Elaborating entity \"Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510214891325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:inst7 " "Elaborating entity \"Adder\" for hierarchy \"Adder:inst7\"" {  } { { "Block.bdf" "inst7" { Schematic "D:/16021019/Test04/Project/Block.bdf" { { 144 208 384 224 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510214891325 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "co4 Adder.v(26) " "Verilog HDL Always Construct warning at Adder.v(26): variable \"co4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Adder.v" "" { Text "D:/16021019/Test04/Project/Adder.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1510214891325 "|Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Display Seven_Segment_Display:inst " "Elaborating entity \"Seven_Segment_Display\" for hierarchy \"Seven_Segment_Display:inst\"" {  } { { "Block.bdf" "inst" { Schematic "D:/16021019/Test04/Project/Block.bdf" { { 16 456 608 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510214891341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst13 " "Elaborating entity \"74244\" for hierarchy \"74244:inst13\"" {  } { { "Block.bdf" "inst13" { Schematic "D:/16021019/Test04/Project/Block.bdf" { { 248 472 576 440 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510214891341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst13 " "Elaborated megafunction instantiation \"74244:inst13\"" {  } { { "Block.bdf" "" { Schematic "D:/16021019/Test04/Project/Block.bdf" { { 248 472 576 440 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510214891341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst9 " "Elaborating entity \"74139\" for hierarchy \"74139:inst9\"" {  } { { "Block.bdf" "inst9" { Schematic "D:/16021019/Test04/Project/Block.bdf" { { 272 240 360 432 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510214891356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst9 " "Elaborated megafunction instantiation \"74139:inst9\"" {  } { { "Block.bdf" "" { Schematic "D:/16021019/Test04/Project/Block.bdf" { { 272 240 360 432 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510214891356 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[0\]\" " "Converted tri-state node \"data\[0\]\" into a selector" {  } { { "../../Test02/Project/Seven_Segment_Display.v" "" { Text "D:/16021019/Test02/Project/Seven_Segment_Display.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1510214891528 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[1\]\" " "Converted tri-state node \"data\[1\]\" into a selector" {  } { { "../../Test02/Project/Seven_Segment_Display.v" "" { Text "D:/16021019/Test02/Project/Seven_Segment_Display.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1510214891528 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[2\]\" " "Converted tri-state node \"data\[2\]\" into a selector" {  } { { "../../Test02/Project/Seven_Segment_Display.v" "" { Text "D:/16021019/Test02/Project/Seven_Segment_Display.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1510214891528 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data\[3\]\" " "Converted tri-state node \"data\[3\]\" into a selector" {  } { { "../../Test02/Project/Seven_Segment_Display.v" "" { Text "D:/16021019/Test02/Project/Seven_Segment_Display.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1510214891528 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1510214891528 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel GND " "Pin \"sel\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "D:/16021019/Test04/Project/Block.bdf" { { 152 640 816 168 "sel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1510214891902 "|Block|sel"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1510214891902 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1510214892011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510214892323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510214892323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510214892370 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510214892370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510214892370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510214892370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510214892386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 16:08:12 2017 " "Processing ended: Thu Nov 09 16:08:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510214892386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510214892386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510214892386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510214892386 ""}
