#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 1;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd5ca1b70 .scope module, "tb" "tb" 2 4;
 .timescale 1 -1;
v0x7fffd5cc5830_0 .net "clk", 0 0, v0x7fffd5ca2d20_0;  1 drivers
v0x7fffd5cc58f0_0 .var "dumpfile_path", 512 0;
v0x7fffd5cc59d0_0 .var "enable", 0 0;
v0x7fffd5cc5aa0_0 .net "h", 3 0, v0x7fffd5cc2de0_0;  1 drivers
v0x7fffd5cc5b40_0 .net "m0", 3 0, v0x7fffd5cc4460_0;  1 drivers
v0x7fffd5cc5ca0_0 .net "m1", 3 0, v0x7fffd5cc35d0_0;  1 drivers
v0x7fffd5cc5db0_0 .var "reset", 0 0;
v0x7fffd5cc5e50_0 .net "s0", 3 0, v0x7fffd5cc4bb0_0;  1 drivers
v0x7fffd5cc5f60_0 .net "s1", 3 0, v0x7fffd5cc3d50_0;  1 drivers
S_0x7fffd5ca2a20 .scope module, "clock0" "clock_gen" 2 9, 3 3 0, S_0x7fffd5ca1b70;
 .timescale 1 -1;
    .port_info 0 /OUTPUT 1 "clk"
P_0x7fffd5c96d20 .param/real "PERIOD" 0 3 4, Cr<m6666666666666800gfbe>; value=0.100000
v0x7fffd5ca2d20_0 .var "clk", 0 0;
S_0x7fffd5ca2ba0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 9, 3 9 0, S_0x7fffd5ca2a20;
 .timescale 1 -1;
S_0x7fffd5cc2620 .scope module, "cronometro0" "cronometro" 2 10, 4 1 0, S_0x7fffd5ca1b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 4 "s0"
    .port_info 4 /OUTPUT 4 "s1"
    .port_info 5 /OUTPUT 4 "m0"
    .port_info 6 /OUTPUT 4 "m1"
    .port_info 7 /OUTPUT 4 "h"
v0x7fffd5cc4da0_0 .net "ch", 0 0, v0x7fffd5cc2ec0_0;  1 drivers
v0x7fffd5cc4e60_0 .net "clk", 0 0, v0x7fffd5ca2d20_0;  alias, 1 drivers
v0x7fffd5cc4f00_0 .net "cm0", 0 0, v0x7fffd5cc4500_0;  1 drivers
v0x7fffd5cc4ff0_0 .net "cm1", 0 0, v0x7fffd5cc3670_0;  1 drivers
v0x7fffd5cc50e0_0 .net "cs0", 0 0, v0x7fffd5cc4c50_0;  1 drivers
v0x7fffd5cc5220_0 .net "cs1", 0 0, v0x7fffd5cc3df0_0;  1 drivers
v0x7fffd5cc5310_0 .net "enable", 0 0, v0x7fffd5cc59d0_0;  1 drivers
v0x7fffd5cc53b0_0 .net "h", 3 0, v0x7fffd5cc2de0_0;  alias, 1 drivers
v0x7fffd5cc5450_0 .net "m0", 3 0, v0x7fffd5cc4460_0;  alias, 1 drivers
v0x7fffd5cc54f0_0 .net "m1", 3 0, v0x7fffd5cc35d0_0;  alias, 1 drivers
v0x7fffd5cc5590_0 .net "reset", 0 0, v0x7fffd5cc5db0_0;  1 drivers
v0x7fffd5cc5630_0 .net "s0", 3 0, v0x7fffd5cc4bb0_0;  alias, 1 drivers
v0x7fffd5cc56d0_0 .net "s1", 3 0, v0x7fffd5cc3d50_0;  alias, 1 drivers
S_0x7fffd5cc2910 .scope module, "upcountto6_h" "upcountto9" 4 12, 4 16 0, S_0x7fffd5cc2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Enable"
    .port_info 3 /OUTPUT 4 "Salida"
    .port_info 4 /OUTPUT 1 "carry"
v0x7fffd5cc2ba0_0 .net "Clock", 0 0, v0x7fffd5cc3670_0;  alias, 1 drivers
v0x7fffd5cc2c80_0 .net "Enable", 0 0, v0x7fffd5cc59d0_0;  alias, 1 drivers
v0x7fffd5cc2d40_0 .net "Reset", 0 0, v0x7fffd5cc5db0_0;  alias, 1 drivers
v0x7fffd5cc2de0_0 .var "Salida", 3 0;
v0x7fffd5cc2ec0_0 .var "carry", 0 0;
E_0x7fffd5c88170 .event posedge, v0x7fffd5cc2ba0_0, v0x7fffd5cc2d40_0;
S_0x7fffd5cc3070 .scope module, "upcountto6_m1" "upcountto6" 4 11, 4 43 0, S_0x7fffd5cc2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Enable"
    .port_info 3 /OUTPUT 4 "Salida"
    .port_info 4 /OUTPUT 1 "carry"
v0x7fffd5cc3300_0 .net "Clock", 0 0, v0x7fffd5cc4500_0;  alias, 1 drivers
v0x7fffd5cc33e0_0 .net "Enable", 0 0, v0x7fffd5cc59d0_0;  alias, 1 drivers
v0x7fffd5cc34d0_0 .net "Reset", 0 0, v0x7fffd5cc5db0_0;  alias, 1 drivers
v0x7fffd5cc35d0_0 .var "Salida", 3 0;
v0x7fffd5cc3670_0 .var "carry", 0 0;
E_0x7fffd5c878f0 .event posedge, v0x7fffd5cc3300_0, v0x7fffd5cc2d40_0;
S_0x7fffd5cc37d0 .scope module, "upcountto6_s1" "upcountto6" 4 9, 4 43 0, S_0x7fffd5cc2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Enable"
    .port_info 3 /OUTPUT 4 "Salida"
    .port_info 4 /OUTPUT 1 "carry"
v0x7fffd5cc3a70_0 .net "Clock", 0 0, v0x7fffd5cc4c50_0;  alias, 1 drivers
v0x7fffd5cc3b50_0 .net "Enable", 0 0, v0x7fffd5cc59d0_0;  alias, 1 drivers
v0x7fffd5cc3c60_0 .net "Reset", 0 0, v0x7fffd5cc5db0_0;  alias, 1 drivers
v0x7fffd5cc3d50_0 .var "Salida", 3 0;
v0x7fffd5cc3df0_0 .var "carry", 0 0;
E_0x7fffd5c87db0 .event posedge, v0x7fffd5cc3a70_0, v0x7fffd5cc2d40_0;
S_0x7fffd5cc3fa0 .scope module, "upcountto9_m0" "upcountto9" 4 10, 4 16 0, S_0x7fffd5cc2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Enable"
    .port_info 3 /OUTPUT 4 "Salida"
    .port_info 4 /OUTPUT 1 "carry"
v0x7fffd5cc4230_0 .net "Clock", 0 0, v0x7fffd5cc3df0_0;  alias, 1 drivers
v0x7fffd5cc42f0_0 .net "Enable", 0 0, v0x7fffd5cc59d0_0;  alias, 1 drivers
v0x7fffd5cc4390_0 .net "Reset", 0 0, v0x7fffd5cc5db0_0;  alias, 1 drivers
v0x7fffd5cc4460_0 .var "Salida", 3 0;
v0x7fffd5cc4500_0 .var "carry", 0 0;
E_0x7fffd5c87ef0 .event posedge, v0x7fffd5cc3df0_0, v0x7fffd5cc2d40_0;
S_0x7fffd5cc46a0 .scope module, "upcountto9_s0" "upcountto9" 4 8, 4 16 0, S_0x7fffd5cc2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "Clock"
    .port_info 2 /INPUT 1 "Enable"
    .port_info 3 /OUTPUT 4 "Salida"
    .port_info 4 /OUTPUT 1 "carry"
v0x7fffd5cc4980_0 .net "Clock", 0 0, v0x7fffd5ca2d20_0;  alias, 1 drivers
v0x7fffd5cc4a40_0 .net "Enable", 0 0, v0x7fffd5cc59d0_0;  alias, 1 drivers
v0x7fffd5cc4ae0_0 .net "Reset", 0 0, v0x7fffd5cc5db0_0;  alias, 1 drivers
v0x7fffd5cc4bb0_0 .var "Salida", 3 0;
v0x7fffd5cc4c50_0 .var "carry", 0 0;
E_0x7fffd5c90010 .event posedge, v0x7fffd5ca2d20_0, v0x7fffd5cc2d40_0;
    .scope S_0x7fffd5ca2a20;
T_0 ;
    %fork t_1, S_0x7fffd5ca2ba0;
    %jmp t_0;
    .scope S_0x7fffd5ca2ba0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5ca2d20_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd5ca2d20_0, 0;
    %delay 5, 0;
    %end;
    .scope S_0x7fffd5ca2a20;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd5cc46a0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc4bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc4c50_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7fffd5cc46a0;
T_2 ;
    %wait E_0x7fffd5c90010;
    %load/vec4 v0x7fffd5cc4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc4bb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffd5cc4a40_0;
    %load/vec4 v0x7fffd5cc4bb0_0;
    %cmpi/u 9, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffd5cc4bb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffd5cc4bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc4c50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fffd5cc4a40_0;
    %load/vec4 v0x7fffd5cc4bb0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc4bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd5cc4c50_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd5cc37d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc3df0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fffd5cc37d0;
T_4 ;
    %wait E_0x7fffd5c87db0;
    %load/vec4 v0x7fffd5cc3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc3d50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffd5cc3b50_0;
    %load/vec4 v0x7fffd5cc3d50_0;
    %cmpi/u 5, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fffd5cc3d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffd5cc3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc3df0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fffd5cc3b50_0;
    %load/vec4 v0x7fffd5cc3d50_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc3d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd5cc3df0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd5cc3fa0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc4460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc4500_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7fffd5cc3fa0;
T_6 ;
    %wait E_0x7fffd5c87ef0;
    %load/vec4 v0x7fffd5cc4390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc4460_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffd5cc42f0_0;
    %load/vec4 v0x7fffd5cc4460_0;
    %cmpi/u 9, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fffd5cc4460_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffd5cc4460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc4500_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fffd5cc42f0_0;
    %load/vec4 v0x7fffd5cc4460_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc4460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd5cc4500_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffd5cc3070;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc35d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc3670_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fffd5cc3070;
T_8 ;
    %wait E_0x7fffd5c878f0;
    %load/vec4 v0x7fffd5cc34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc35d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffd5cc33e0_0;
    %load/vec4 v0x7fffd5cc35d0_0;
    %cmpi/u 5, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffd5cc35d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffd5cc35d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc3670_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fffd5cc33e0_0;
    %load/vec4 v0x7fffd5cc35d0_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd5cc3670_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffd5cc2910;
T_9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc2de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc2ec0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7fffd5cc2910;
T_10 ;
    %wait E_0x7fffd5c88170;
    %load/vec4 v0x7fffd5cc2d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc2de0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffd5cc2c80_0;
    %load/vec4 v0x7fffd5cc2de0_0;
    %cmpi/u 9, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fffd5cc2de0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffd5cc2de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc2ec0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fffd5cc2c80_0;
    %load/vec4 v0x7fffd5cc2de0_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffd5cc2de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd5cc2ec0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffd5ca1b70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc59d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd5cc5db0_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd5cc5db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd5cc59d0_0, 0;
    %delay 50000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd5ca1b70;
T_12 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x7fffd5cc58f0_0, 0, 513;
    %end;
    .thread T_12;
    .scope S_0x7fffd5ca1b70;
T_13 ;
    %vpi_call 2 26 "$dumpfile", v0x7fffd5cc58f0_0 {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd5ca1b70 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/tb.v";
    "./src/clock_gen.v";
    "./src/cronometro_all.v";
