# Copyright (c) 2011-2021 Columbia University, System Level Design Group
# # SPDX-License-Identifier: Apache-2.0

# pins which are connected to motherboard connector BC2
# and connector BA1 on x-board EB-PDS-DDR3-R2
#bc2_eb1_A0
set_property  PACKAGE_PIN AN41 [get_ports {c0_ddr3_addr[0]}]
#bc2_eb1_A1
set_property  PACKAGE_PIN AP44 [get_ports {c0_ddr3_addr[1]}]
#bc2_eb1_A2
set_property  PACKAGE_PIN AP43 [get_ports {c0_ddr3_addr[2]}]
#bc2_eb1_A3
set_property  PACKAGE_PIN AP40 [get_ports {c0_ddr3_addr[3]}]
#bc2_eb1_A4
set_property  PACKAGE_PIN AN39 [get_ports {c0_ddr3_addr[4]}]
#bc2_eb1_A5
set_property  PACKAGE_PIN AP36 [get_ports {c0_ddr3_addr[5]}]
#bc2_eb1_A6
set_property  PACKAGE_PIN AN36 [get_ports {c0_ddr3_addr[6]}]
#bc2_eb1_A7
set_property  PACKAGE_PIN AR36 [get_ports {c0_ddr3_addr[7]}]
#bc2_eb1_A8
set_property  PACKAGE_PIN AR35 [get_ports {c0_ddr3_addr[8]}]
#bc2_eb1_A9
set_property  PACKAGE_PIN AP39 [get_ports {c0_ddr3_addr[9]}]
#bc2_eb1_A10
set_property  PACKAGE_PIN AP38 [get_ports {c0_ddr3_addr[10]}]
#bc2_eb1_A11
set_property  PACKAGE_PIN AN38 [get_ports {c0_ddr3_addr[11]}]
#bc2_eb1_A12
set_property  PACKAGE_PIN AN37 [get_ports {c0_ddr3_addr[12]}]
#bc2_eb1_A13
set_property  PACKAGE_PIN AR38 [get_ports {c0_ddr3_addr[13]}]
#bc2_eb1_A14
set_property  PACKAGE_PIN AR37 [get_ports {c0_ddr3_addr[14]}]
#bc2_eb1_BA0
set_property  PACKAGE_PIN AT43 [get_ports {c0_ddr3_ba[0]}]
#bc2_eb1_BA1
set_property  PACKAGE_PIN AR43 [get_ports {c0_ddr3_ba[1]}]
#bc2_eb1_BA2
set_property  PACKAGE_PIN AP41 [get_ports {c0_ddr3_ba[2]}]
#bc2_eb1_CASn
set_property  PACKAGE_PIN AR41 [get_ports {c0_ddr3_cas_n}] 
#bc2_eb1_CK
set_property  PACKAGE_PIN AP34 [get_ports {c0_ddr3_ck_p}]
#bc2_eb1_CKE
set_property  PACKAGE_PIN AU41 [get_ports {c0_ddr3_cke}]
#bc2_eb1_CKn
set_property  PACKAGE_PIN AP35 [get_ports {c0_ddr3_ck_n}] 
#bc2_eb1_CLK_200MHZ
#set_property  PACKAGE_PIN AU39 [get_ports {c0_sys_clk_p}]
#bc2_eb1_CLK_200MHZn
#set_property  PACKAGE_PIN AU40 [get_ports {c0_sys_clk_n}]
#bc2_eb1_20CSn
set_property  PACKAGE_PIN AT42 [get_ports {c0_ddr3_cs_n}]
#bc2_eb1_DQ00_D0
set_property  PACKAGE_PIN AK41 [get_ports {c0_ddr3_dq[0]}]
#bc2_eb1_DQ00_D1
set_property  PACKAGE_PIN AK40 [get_ports {c0_ddr3_dq[1]}]
#bc2_eb1_DQ00_D2
set_property  PACKAGE_PIN AL40 [get_ports {c0_ddr3_dq[2]}]
#bc2_eb1_DQ00_D3
set_property  PACKAGE_PIN AH43 [get_ports {c0_ddr3_dq[3]}]
#bc2_eb1_DQ00_D4
set_property  PACKAGE_PIN AH44 [get_ports {c0_ddr3_dq[4]}]
#bc2_eb1_DQ00_D5
set_property  PACKAGE_PIN AJ43 [get_ports {c0_ddr3_dq[5]}]
#bc2_eb1_DQ00_D6
set_property  PACKAGE_PIN AJ44 [get_ports {c0_ddr3_dq[6]}]
#bc2_eb1_DQ00_D7
set_property  PACKAGE_PIN AJ39 [get_ports {c0_ddr3_dq[7]}]
#bc2_eb1_DQ00_DM
set_property  PACKAGE_PIN AJ41 [get_ports {c0_ddr3_dm[0]}]
#bc2_eb1_DQ00_DQS
set_property  PACKAGE_PIN AK42 [get_ports {c0_ddr3_dqs_p[0]}]
#bc2_eb1_DQ00_DQSn
set_property  PACKAGE_PIN AK43 [get_ports {c0_ddr3_dqs_n[0]}]
#bc2_eb1_DQ01_D0
set_property  PACKAGE_PIN BC41 [get_ports {c0_ddr3_dq[8]}]
#bc2_eb1_DQ01_D1
set_property  PACKAGE_PIN BD40 [get_ports {c0_ddr3_dq[9]}]
#bc2_eb1_DQ01_D2
set_property  PACKAGE_PIN BD41 [get_ports {c0_ddr3_dq[10]}]
#bc2_eb1_DQ01_D3
set_property  PACKAGE_PIN BC39 [get_ports {c0_ddr3_dq[11]}]
#bc2_eb1_DQ01_D4
set_property  PACKAGE_PIN BD39 [get_ports {c0_ddr3_dq[12]}]
#bc2_eb1_DQ01_D5
set_property  PACKAGE_PIN BB39 [get_ports {c0_ddr3_dq[13]}]
#bc2_eb1_DQ01_D6
set_property  PACKAGE_PIN BB40 [get_ports {c0_ddr3_dq[14]}]
#bc2_eb1_DQ01_D7
set_property  PACKAGE_PIN AY40 [get_ports {c0_ddr3_dq[15]}]
#bc2_eb1_DQ01_DM
set_property  PACKAGE_PIN BB41 [get_ports {c0_ddr3_dm[1]}]
#bc2_eb1_DQ01_DQS
set_property  PACKAGE_PIN BC42 [get_ports {c0_ddr3_dqs_p[1]}]
#bc2_eb1_DQ01_DQSn
set_property  PACKAGE_PIN BC43 [get_ports {c0_ddr3_dqs_n[1]}]
#bc2_eb1_DQ02_D0
set_property  PACKAGE_PIN AY38 [get_ports {c0_ddr3_dq[16]}]
#bc2_eb1_DQ02_D1
set_property  PACKAGE_PIN BA39 [get_ports {c0_ddr3_dq[17]}]
#bc2_eb1_DQ02_D2
set_property  PACKAGE_PIN BA37 [get_ports {c0_ddr3_dq[18]}]
#bc2_eb1_DQ02_D3
set_property  PACKAGE_PIN BA38 [get_ports {c0_ddr3_dq[19]}]
#bc2_eb1_DQ02_D4
set_property  PACKAGE_PIN AY37 [get_ports {c0_ddr3_dq[20]}]
#bc2_eb1_DQ02_D5
set_property  PACKAGE_PIN BC38 [get_ports {c0_ddr3_dq[21]}]
#bc2_eb1_DQ02_D6
set_property  PACKAGE_PIN BD38 [get_ports {c0_ddr3_dq[22]}]
#bc2_eb1_DQ02_D7
set_property  PACKAGE_PIN BB37 [get_ports {c0_ddr3_dq[23]}]
#bc2_eb1_DQ02_DM
set_property  PACKAGE_PIN AY36 [get_ports {c0_ddr3_dm[2]}]
#bc2_eb1_DQ02_DQS
set_property  PACKAGE_PIN AW38 [get_ports {c0_ddr3_dqs_p[2]}]
#bc2_eb1_DQ02_DQSn
set_property  PACKAGE_PIN AW39 [get_ports {c0_ddr3_dqs_n[2]}]
#bc2_eb1_DQ03_D0
set_property  PACKAGE_PIN AL34 [get_ports {c0_ddr3_dq[24]}]
#bc2_eb1_DQ03_D1
set_property  PACKAGE_PIN AM34 [get_ports {c0_ddr3_dq[25]}]
#bc2_eb1_DQ03_D2
set_property  PACKAGE_PIN AL35 [get_ports {c0_ddr3_dq[26]}]
#bc2_eb1_DQ03_D3
set_property  PACKAGE_PIN AM35 [get_ports {c0_ddr3_dq[27]}]
#bc2_eb1_DQ03_D4
set_property  PACKAGE_PIN AJ35 [get_ports {c0_ddr3_dq[28]}]
#bc2_eb1_DQ03_D5
set_property  PACKAGE_PIN AK35 [get_ports {c0_ddr3_dq[29]}]
#bc2_eb1_DQ03_D6
set_property  PACKAGE_PIN AH32 [get_ports {c0_ddr3_dq[30]}]
#bc2_eb1_DQ03_D7
set_property  PACKAGE_PIN AH33 [get_ports {c0_ddr3_dq[31]}]
#bc2_eb1_DQ03_DM
set_property  PACKAGE_PIN AJ33 [get_ports {c0_ddr3_dm[3]}]
#bc2_eb1_DQ03_DQS
set_property  PACKAGE_PIN AK33 [get_ports {c0_ddr3_dqs_p[3]}]
#bc2_eb1_DQ03_DQSn
set_property  PACKAGE_PIN AL33 [get_ports {c0_ddr3_dqs_n[3]}]
#bc2_eb1_DQ04_D0
set_property  PACKAGE_PIN AW41 [get_ports {c0_ddr3_dq[32]}]
#bc2_eb1_DQ04_D1
set_property  PACKAGE_PIN AY43 [get_ports {c0_ddr3_dq[33]}]
#bc2_eb1_DQ04_D2
set_property  PACKAGE_PIN BA43 [get_ports {c0_ddr3_dq[34]}]
#bc2_eb1_DQ04_D3
set_property  PACKAGE_PIN AY41 [get_ports {c0_ddr3_dq[35]}]
#bc2_eb1_DQ04_D4
set_property  PACKAGE_PIN AY42 [get_ports {c0_ddr3_dq[36]}]
#bc2_eb1_DQ04_D5
set_property  PACKAGE_PIN BA44 [get_ports {c0_ddr3_dq[37]}]
#bc2_eb1_DQ04_D6
set_property  PACKAGE_PIN BB44 [get_ports {c0_ddr3_dq[38]}]
#bc2_eb1_DQ04_D7
set_property  PACKAGE_PIN BA42 [get_ports {c0_ddr3_dq[39]}]
#bc2_eb1_DQ04_DM
set_property  PACKAGE_PIN AW40 [get_ports {c0_ddr3_dm[4]}]
#bc2_eb1_DQ04_DQS
set_property  PACKAGE_PIN AW43 [get_ports {c0_ddr3_dqs_p[4]}]
#bc2_eb1_DQ04_DQSn
set_property  PACKAGE_PIN AW44 [get_ports {c0_ddr3_dqs_n[4]}]
#bc2_eb1_DQ05_D0
set_property  PACKAGE_PIN AJ36 [get_ports {c0_ddr3_dq[40]}]
#bc2_eb1_DQ05_D1
set_property  PACKAGE_PIN AH37 [get_ports {c0_ddr3_dq[41]}]
#bc2_eb1_DQ05_D2
set_property  PACKAGE_PIN AH38 [get_ports {c0_ddr3_dq[42]}]
#bc2_eb1_DQ05_D3
set_property  PACKAGE_PIN AJ38 [get_ports {c0_ddr3_dq[43]}]
#bc2_eb1_DQ05_D4
set_property  PACKAGE_PIN AK38 [get_ports {c0_ddr3_dq[44]}]
#bc2_eb1_DQ05_D5
set_property  PACKAGE_PIN AL37 [get_ports {c0_ddr3_dq[45]}]
#bc2_eb1_DQ05_D6
set_property  PACKAGE_PIN AL38 [get_ports {c0_ddr3_dq[46]}]
#bc2_eb1_DQ05_D7
set_property  PACKAGE_PIN AK36 [get_ports {c0_ddr3_dq[47]}]
#bc2_eb1_DQ05_DM
set_property  PACKAGE_PIN AH36 [get_ports {c0_ddr3_dm[5]}]
#bc2_eb1_DQ05_DQS
set_property  PACKAGE_PIN AM36 [get_ports {c0_ddr3_dqs_p[5]}]
#bc2_eb1_DQ05_DQSn
set_property  PACKAGE_PIN AM37 [get_ports {c0_ddr3_dqs_n[5]}]
#bc2_eb1_DQ06_D0
set_property  PACKAGE_PIN AM40 [get_ports {c0_ddr3_dq[48]}]
#bc2_eb1_DQ06_D1
set_property  PACKAGE_PIN AM41 [get_ports {c0_ddr3_dq[49]}]
#bc2_eb1_DQ06_D2
set_property  PACKAGE_PIN AL39 [get_ports {c0_ddr3_dq[50]}]
#bc2_eb1_DQ06_D3
set_property  PACKAGE_PIN AM39 [get_ports {c0_ddr3_dq[51]}]
#bc2_eb1_DQ06_D4
set_property  PACKAGE_PIN AL43 [get_ports {c0_ddr3_dq[52]}]
#bc2_eb1_DQ06_D5
set_property  PACKAGE_PIN AL44 [get_ports {c0_ddr3_dq[53]}]
#bc2_eb1_DQ06_D6
set_property  PACKAGE_PIN AM44 [get_ports {c0_ddr3_dq[54]}]
#bc2_eb1_DQ06_D7
set_property  PACKAGE_PIN AN43 [get_ports {c0_ddr3_dq[55]}]
#bc2_eb1_DQ06_DM
set_property  PACKAGE_PIN AL42 [get_ports {c0_ddr3_dm[6]}]
#bc2_eb1_DQ06_DQS
set_property  PACKAGE_PIN AM42 [get_ports {c0_ddr3_dqs_p[6]}]
#bc2_eb1_DQ06_DQSn
set_property  PACKAGE_PIN AN42 [get_ports {c0_ddr3_dqs_n[6]}]
#bc2_eb1_DQ07_D0
set_property  PACKAGE_PIN BC34 [get_ports {c0_ddr3_dq[56]}]
#bc2_eb1_DQ07_D1
set_property  PACKAGE_PIN BD34 [get_ports {c0_ddr3_dq[57]}]
#bc2_eb1_DQ07_D2
set_property  PACKAGE_PIN BB36 [get_ports {c0_ddr3_dq[58]}]
#bc2_eb1_DQ07_D3
set_property  PACKAGE_PIN BC36 [get_ports {c0_ddr3_dq[59]}]
#bc2_eb1_DQ07_D4
set_property  PACKAGE_PIN AW35 [get_ports {c0_ddr3_dq[60]}]
#bc2_eb1_DQ07_D5
set_property  PACKAGE_PIN AY35 [get_ports {c0_ddr3_dq[61]}]
#bc2_eb1_DQ07_D6
set_property  PACKAGE_PIN BA35 [get_ports {c0_ddr3_dq[62]}]
#bc2_eb1_DQ07_D7
set_property  PACKAGE_PIN BB35 [get_ports {c0_ddr3_dq[63]}]
#bc2_eb1_DQ07_DM
set_property  PACKAGE_PIN BA34 [get_ports {c0_ddr3_dm[7]}]
#bc2_eb1_DQ07_DQS
set_property  PACKAGE_PIN BD35 [get_ports {c0_ddr3_dqs_p[7]}]
#bc2_eb1_DQ07_DQSn
set_property  PACKAGE_PIN BD36 [get_ports {c0_ddr3_dqs_n[7]}]
#bc2_eb1_ODT
set_property  PACKAGE_PIN AV41 [get_ports {c0_ddr3_odt}]
#bc2_eb1_RASn
set_property  PACKAGE_PIN AR40 [get_ports {c0_ddr3_ras_n}]
#bc2_eb1_RESETn
set_property  PACKAGE_PIN BC37 [get_ports {c0_ddr3_reset_n}]
#bc2_eb1_WEn
set_property  PACKAGE_PIN AR42 [get_ports {c0_ddr3_we_n}]

# pins which are connected to motherboard connector BC1
# and connector BA1 on x-board EB-PDS-DDR3-R2
#bc1_eb1_A0
set_property  PACKAGE_PIN G27 [get_ports {c1_ddr3_addr[0]}]
#bc1_eb1_A1
set_property  PACKAGE_PIN H28 [get_ports {c1_ddr3_addr[1]}]
#bc1_eb1_A2
set_property  PACKAGE_PIN H27 [get_ports {c1_ddr3_addr[2]}]
#bc1_eb1_A3
set_property  PACKAGE_PIN F29 [get_ports {c1_ddr3_addr[3]}]
#bc1_eb1_A4
set_property  PACKAGE_PIN G29 [get_ports {c1_ddr3_addr[4]}]
#bc1_eb1_A5
set_property  PACKAGE_PIN P25 [get_ports {c1_ddr3_addr[5]}]
#bc1_eb1_A6
set_property  PACKAGE_PIN R25 [get_ports {c1_ddr3_addr[6]}]
#bc1_eb1_A7
set_property  PACKAGE_PIN N28 [get_ports {c1_ddr3_addr[7]}]
#bc1_eb1_A8
set_property  PACKAGE_PIN P28 [get_ports {c1_ddr3_addr[8]}]
#bc1_eb1_A9
set_property  PACKAGE_PIN N27 [get_ports {c1_ddr3_addr[9]}]
#bc1_eb1_A10
set_property  PACKAGE_PIN N26 [get_ports {c1_ddr3_addr[10]}]
#bc1_eb1_A11
set_property  PACKAGE_PIN P26 [get_ports {c1_ddr3_addr[11]}]
#bc1_eb1_A12
set_property  PACKAGE_PIN R26 [get_ports {c1_ddr3_addr[12]}]
#bc1_eb1_A13
set_property  PACKAGE_PIN R28 [get_ports {c1_ddr3_addr[13]}]
#bc1_eb1_A14
set_property  PACKAGE_PIN T28 [get_ports {c1_ddr3_addr[14]}]
#bc1_eb1_BA0
set_property  PACKAGE_PIN G26 [get_ports {c1_ddr3_ba[0]}]
#bc1_eb1_BA1
set_property  PACKAGE_PIN H26 [get_ports {c1_ddr3_ba[1]}]
#bc1_eb1_BA2
set_property  PACKAGE_PIN F27 [get_ports {c1_ddr3_ba[2]}]
#bc1_eb1_CASn
set_property  PACKAGE_PIN E27 [get_ports {c1_ddr3_cas_n}]
#bc1_eb1_CK
set_property  PACKAGE_PIN T27 [get_ports {c1_ddr3_ck_p}]
#bc1_eb1_CKE
set_property  PACKAGE_PIN D26 [get_ports {c1_ddr3_cke}]
#bc1_eb1_CKn
set_property  PACKAGE_PIN R27 [get_ports {c1_ddr3_ck_n}]
#bc1_eb1_CLK_200MHZ
#set_property  PACKAGE_PIN D28 [get_ports {c1_sys_clk_p}]
#bc1_eb1_CLK_200MHZn
#set_property  PACKAGE_PIN D29 [get_ports {c1_sys_clk_n}]
#bc1_eb1_20CSn
set_property  PACKAGE_PIN E28 [get_ports {c1_ddr3_cs_n}]
#bc1_eb1_DQ00_D0
set_property  PACKAGE_PIN N24 [get_ports {c1_ddr3_dq[0]}]
#bc1_eb1_DQ00_D1
set_property  PACKAGE_PIN P23 [get_ports {c1_ddr3_dq[1]}]
#bc1_eb1_DQ00_D2
set_property  PACKAGE_PIN N23 [get_ports {c1_ddr3_dq[2]}]
#bc1_eb1_DQ00_D3
set_property  PACKAGE_PIN T22 [get_ports {c1_ddr3_dq[3]}]
#bc1_eb1_DQ00_D4
set_property  PACKAGE_PIN R22 [get_ports {c1_ddr3_dq[4]}]
#bc1_eb1_DQ00_D5
set_property  PACKAGE_PIN T23 [get_ports {c1_ddr3_dq[5]}]
#bc1_eb1_DQ00_D6
set_property  PACKAGE_PIN R23 [get_ports {c1_ddr3_dq[6]}]
#bc1_eb1_DQ00_D7
set_property  PACKAGE_PIN R21 [get_ports {c1_ddr3_dq[7]}]
#bc1_eb1_DQ00_DM
set_property  PACKAGE_PIN P24 [get_ports {c1_ddr3_dm[0]}]
#bc1_eb1_DQ00_DQS
set_property  PACKAGE_PIN N22 [get_ports {c1_ddr3_dqs_p[0]}]
#bc1_eb1_DQ00_DQSn
set_property  PACKAGE_PIN N21 [get_ports {c1_ddr3_dqs_n[0]}]
#bc1_eb1_DQ01_D0
set_property  PACKAGE_PIN H23 [get_ports {c1_ddr3_dq[8]}]
#bc1_eb1_DQ01_D1
set_property  PACKAGE_PIN G25 [get_ports {c1_ddr3_dq[9]}]
#bc1_eb1_DQ01_D2
set_property  PACKAGE_PIN F25 [get_ports {c1_ddr3_dq[10]}]
#bc1_eb1_DQ01_D3
set_property  PACKAGE_PIN J24 [get_ports {c1_ddr3_dq[11]}]
#bc1_eb1_DQ01_D4
set_property  PACKAGE_PIN H24 [get_ports {c1_ddr3_dq[12]}]
#bc1_eb1_DQ01_D5
set_property  PACKAGE_PIN F22 [get_ports {c1_ddr3_dq[13]}]
#bc1_eb1_DQ01_D6
set_property  PACKAGE_PIN E22 [get_ports {c1_ddr3_dq[14]}]
#bc1_eb1_DQ01_D7
set_property  PACKAGE_PIN F23 [get_ports {c1_ddr3_dq[15]}]
#bc1_eb1_DQ01_DM
set_property  PACKAGE_PIN J23 [get_ports {c1_ddr3_dm[1]}]
#bc1_eb1_DQ01_DQS
set_property  PACKAGE_PIN G24 [get_ports {c1_ddr3_dqs_p[1]}]
#bc1_eb1_DQ01_DQSn
set_property  PACKAGE_PIN F24 [get_ports {c1_ddr3_dqs_n[1]}]
#bc1_eb1_DQ02_D0
set_property  PACKAGE_PIN D23 [get_ports {c1_ddr3_dq[16]}]
#bc1_eb1_DQ02_D1
set_property  PACKAGE_PIN C23 [get_ports {c1_ddr3_dq[17]}]
#bc1_eb1_DQ02_D2
set_property  PACKAGE_PIN D24 [get_ports {c1_ddr3_dq[18]}]
#bc1_eb1_DQ02_D3
set_property  PACKAGE_PIN C24 [get_ports {c1_ddr3_dq[19]}]
#bc1_eb1_DQ02_D4
set_property  PACKAGE_PIN D25 [get_ports {c1_ddr3_dq[20]}]
#bc1_eb1_DQ02_D5
set_property  PACKAGE_PIN A23 [get_ports {c1_ddr3_dq[21]}]
#bc1_eb1_DQ02_D6
set_property  PACKAGE_PIN A22 [get_ports {c1_ddr3_dq[22]}]
#bc1_eb1_DQ02_D7
set_property  PACKAGE_PIN B24 [get_ports {c1_ddr3_dq[23]}]
#bc1_eb1_DQ02_DM
set_property  PACKAGE_PIN E25 [get_ports {c1_ddr3_dm[2]}]
#bc1_eb1_DQ02_DQS
set_property  PACKAGE_PIN C22 [get_ports {c1_ddr3_dqs_p[2]}]
#bc1_eb1_DQ02_DQSn
set_property  PACKAGE_PIN B22 [get_ports {c1_ddr3_dqs_n[2]}]
#bc1_eb1_DQ03_D0
set_property  PACKAGE_PIN H29 [get_ports {c1_ddr3_dq[24]}]
#bc1_eb1_DQ03_D1
set_property  PACKAGE_PIN G30 [get_ports {c1_ddr3_dq[25]}]
#bc1_eb1_DQ03_D2
set_property  PACKAGE_PIN J33 [get_ports {c1_ddr3_dq[26]}]
#bc1_eb1_DQ03_D3
set_property  PACKAGE_PIN H33 [get_ports {c1_ddr3_dq[27]}]
#bc1_eb1_DQ03_D4
set_property  PACKAGE_PIN K32 [get_ports {c1_ddr3_dq[28]}]
#bc1_eb1_DQ03_D5
set_property  PACKAGE_PIN K33 [get_ports {c1_ddr3_dq[29]}]
#bc1_eb1_DQ03_D6
set_property  PACKAGE_PIN K31 [get_ports {c1_ddr3_dq[30]}]
#bc1_eb1_DQ03_D7
set_property  PACKAGE_PIN J31 [get_ports {c1_ddr3_dq[31]}]
#bc1_eb1_DQ03_DM
set_property  PACKAGE_PIN H31 [get_ports {c1_ddr3_dm[3]}]
#bc1_eb1_DQ03_DQS
set_property  PACKAGE_PIN K30 [get_ports {c1_ddr3_dqs_p[3]}]
#bc1_eb1_DQ03_DQSn
set_property  PACKAGE_PIN J30 [get_ports {c1_ddr3_dqs_n[3]}]
#bc1_eb1_DQ04_D0
set_property  PACKAGE_PIN M31 [get_ports {c1_ddr3_dq[32]}]
#bc1_eb1_DQ04_D1
set_property  PACKAGE_PIN L32 [get_ports {c1_ddr3_dq[33]}]
#bc1_eb1_DQ04_D2
set_property  PACKAGE_PIN L33 [get_ports {c1_ddr3_dq[34]}]
#bc1_eb1_DQ04_D3
set_property  PACKAGE_PIN N32 [get_ports {c1_ddr3_dq[35]}]
#bc1_eb1_DQ04_D4
set_property  PACKAGE_PIN N33 [get_ports {c1_ddr3_dq[36]}]
#bc1_eb1_DQ04_D5
set_property  PACKAGE_PIN L29 [get_ports {c1_ddr3_dq[37]}]
#bc1_eb1_DQ04_D6
set_property  PACKAGE_PIN L30 [get_ports {c1_ddr3_dq[38]}]
#bc1_eb1_DQ04_D7
set_property  PACKAGE_PIN N31 [get_ports {c1_ddr3_dq[39]}]
#bc1_eb1_DQ04_DM
set_property  PACKAGE_PIN M30 [get_ports {c1_ddr3_dm[4]}]
#bc1_eb1_DQ04_DQS
set_property  PACKAGE_PIN N29 [get_ports {c1_ddr3_dqs_p[4]}]
#bc1_eb1_DQ04_DQSn
set_property  PACKAGE_PIN M29 [get_ports {c1_ddr3_dqs_n[4]}]
#bc1_eb1_DQ05_D0
set_property  PACKAGE_PIN C33 [get_ports {c1_ddr3_dq[40]}]
#bc1_eb1_DQ05_D1
set_property  PACKAGE_PIN G31 [get_ports {c1_ddr3_dq[41]}]
#bc1_eb1_DQ05_D2
set_property  PACKAGE_PIN G32 [get_ports {c1_ddr3_dq[42]}]
#bc1_eb1_DQ05_D3
set_property  PACKAGE_PIN F33 [get_ports {c1_ddr3_dq[43]}]
#bc1_eb1_DQ05_D4
set_property  PACKAGE_PIN E33 [get_ports {c1_ddr3_dq[44]}]
#bc1_eb1_DQ05_D5
set_property  PACKAGE_PIN F32 [get_ports {c1_ddr3_dq[45]}]
#bc1_eb1_DQ05_D6
set_property  PACKAGE_PIN E32 [get_ports {c1_ddr3_dq[46]}]
#bc1_eb1_DQ05_D7
set_property  PACKAGE_PIN E31 [get_ports {c1_ddr3_dq[47]}]
#bc1_eb1_DQ05_DM
set_property  PACKAGE_PIN D33 [get_ports {c1_ddr3_dm[5]}]
#bc1_eb1_DQ05_DQS
set_property  PACKAGE_PIN C32 [get_ports {c1_ddr3_dqs_p[5]}]
#bc1_eb1_DQ05_DQSn
set_property  PACKAGE_PIN B32 [get_ports {c1_ddr3_dqs_n[5]}]
#bc1_eb1_DQ06_D0
set_property  PACKAGE_PIN D30 [get_ports {c1_ddr3_dq[48]}]
#bc1_eb1_DQ06_D1
set_property  PACKAGE_PIN C31 [get_ports {c1_ddr3_dq[49]}]
#bc1_eb1_DQ06_D2
set_property  PACKAGE_PIN F30 [get_ports {c1_ddr3_dq[50]}]
#bc1_eb1_DQ06_D3
set_property  PACKAGE_PIN E30 [get_ports {c1_ddr3_dq[51]}]
#bc1_eb1_DQ06_D4
set_property  PACKAGE_PIN A30 [get_ports {c1_ddr3_dq[52]}]
#bc1_eb1_DQ06_D5
set_property  PACKAGE_PIN C29 [get_ports {c1_ddr3_dq[53]}]
#bc1_eb1_DQ06_D6
set_property  PACKAGE_PIN B29 [get_ports {c1_ddr3_dq[54]}]
#bc1_eb1_DQ06_D7
set_property  PACKAGE_PIN B30 [get_ports {c1_ddr3_dq[55]}]
#bc1_eb1_DQ06_DM
set_property  PACKAGE_PIN A29 [get_ports {c1_ddr3_dm[6]}]
#bc1_eb1_DQ06_DQS
set_property  PACKAGE_PIN A32 [get_ports {c1_ddr3_dqs_p[6]}]
#bc1_eb1_DQ06_DQSn
set_property  PACKAGE_PIN A33 [get_ports {c1_ddr3_dqs_n[6]}]
#bc1_eb1_DQ07_D0
set_property  PACKAGE_PIN H22 [get_ports {c1_ddr3_dq[56]}]
#bc1_eb1_DQ07_D1
set_property  PACKAGE_PIN G22 [get_ports {c1_ddr3_dq[57]}]
#bc1_eb1_DQ07_D2
set_property  PACKAGE_PIN K22 [get_ports {c1_ddr3_dq[58]}]
#bc1_eb1_DQ07_D3
set_property  PACKAGE_PIN K21 [get_ports {c1_ddr3_dq[59]}]
#bc1_eb1_DQ07_D4
set_property  PACKAGE_PIN M22 [get_ports {c1_ddr3_dq[60]}]
#bc1_eb1_DQ07_D5
set_property  PACKAGE_PIN L22 [get_ports {c1_ddr3_dq[61]}]
#bc1_eb1_DQ07_D6
set_property  PACKAGE_PIN J21 [get_ports {c1_ddr3_dq[62]}]
#bc1_eb1_DQ07_D7
set_property  PACKAGE_PIN H21 [get_ports {c1_ddr3_dq[63]}]
#bc1_eb1_DQ07_DM
set_property  PACKAGE_PIN L23 [get_ports {c1_ddr3_dm[7]}]
#bc1_eb1_DQ07_DQS
set_property  PACKAGE_PIN M24 [get_ports {c1_ddr3_dqs_p[7]}]
#bc1_eb1_DQ07_DQSn
set_property  PACKAGE_PIN L24 [get_ports {c1_ddr3_dqs_n[7]}]
#bc1_eb1_ODT
set_property  PACKAGE_PIN C26 [get_ports {c1_ddr3_odt}]
#bc1_eb1_RASn
set_property  PACKAGE_PIN E26 [get_ports {c1_ddr3_ras_n}]
#bc1_eb1_RESETn
set_property  PACKAGE_PIN A24 [get_ports {c1_ddr3_reset_n}]
#bc1_eb1_WEn
set_property  PACKAGE_PIN F28 [get_ports {c1_ddr3_we_n}]

# pins which are connected to motherboard connector BD1
# and connector BA1 on x-board EB-PDS-DDR3-R2
#bd1_eb1_A0
set_property  PACKAGE_PIN E13 [get_ports {c2_ddr3_addr[0]}]
#bd1_eb1_A1
set_property  PACKAGE_PIN A13 [get_ports {c2_ddr3_addr[1]}]
#bd1_eb1_A2
set_property  PACKAGE_PIN B14 [get_ports {c2_ddr3_addr[2]}]
#bd1_eb1_A3
set_property  PACKAGE_PIN F13 [get_ports {c2_ddr3_addr[3]}]
#bd1_eb1_A4
set_property  PACKAGE_PIN F14 [get_ports {c2_ddr3_addr[4]}]
#bd1_eb1_A5
set_property  PACKAGE_PIN G17 [get_ports {c2_ddr3_addr[5]}]
#bd1_eb1_A6
set_property  PACKAGE_PIN H17 [get_ports {c2_ddr3_addr[6]}]
#bd1_eb1_A7
set_property  PACKAGE_PIN J16 [get_ports {c2_ddr3_addr[7]}]
#bd1_eb1_A8
set_property  PACKAGE_PIN K16 [get_ports {c2_ddr3_addr[8]}]
#bd1_eb1_A9
set_property  PACKAGE_PIN G14 [get_ports {c2_ddr3_addr[9]}]
#bd1_eb1_A10
set_property  PACKAGE_PIN G15 [get_ports {c2_ddr3_addr[10]}]
#bd1_eb1_A11
set_property  PACKAGE_PIN H14 [get_ports {c2_ddr3_addr[11]}]
#bd1_eb1_A12
set_property  PACKAGE_PIN J14 [get_ports {c2_ddr3_addr[12]}]
#bd1_eb1_A13
set_property  PACKAGE_PIN J15 [get_ports {c2_ddr3_addr[13]}]
#bd1_eb1_A14
set_property  PACKAGE_PIN K15 [get_ports {c2_ddr3_addr[14]}]
#bd1_eb1_BA0
set_property  PACKAGE_PIN A14 [get_ports {c2_ddr3_ba[0]}]
#bd1_eb1_BA1
set_property  PACKAGE_PIN A15 [get_ports {c2_ddr3_ba[1]}]
#bd1_eb1_BA2
set_property  PACKAGE_PIN D13 [get_ports {c2_ddr3_ba[2]}]
#bd1_eb1_CASn
set_property  PACKAGE_PIN C13 [get_ports {c2_ddr3_cas_n}]
#bd1_eb1_CK
set_property  PACKAGE_PIN H16 [get_ports {c2_ddr3_ck_p}]
#bd1_eb1_CKE
set_property  PACKAGE_PIN F17 [get_ports {c2_ddr3_cke}]
#bd1_eb1_CKn
set_property  PACKAGE_PIN G16 [get_ports {c2_ddr3_ck_n}]

#bd1_eb1_CLK_200MHZ
#set_property  PACKAGE_PIN F15 [get_ports {c2_sys_clk_p}]
#bd1_eb1_CLK_200MHZn
#set_property  PACKAGE_PIN E15 [get_ports {c2_sys_clk_n}]
#bd1_eb1_20CSn
set_property  PACKAGE_PIN D14 [get_ports {c2_ddr3_cs_n}]
#bd1_eb1_DQ00_D0
set_property  PACKAGE_PIN N13 [get_ports {c2_ddr3_dq[0]}]
#bd1_eb1_DQ00_D1
set_property  PACKAGE_PIN N12 [get_ports {c2_ddr3_dq[1]}]
#bd1_eb1_DQ00_D2
set_property  PACKAGE_PIN M12 [get_ports {c2_ddr3_dq[2]}]
#bd1_eb1_DQ00_D3
set_property  PACKAGE_PIN T13 [get_ports {c2_ddr3_dq[3]}]
#bd1_eb1_DQ00_D4
set_property  PACKAGE_PIN R13 [get_ports {c2_ddr3_dq[4]}]
#bd1_eb1_DQ00_D5
set_property  PACKAGE_PIN T12 [get_ports {c2_ddr3_dq[5]}]
#bd1_eb1_DQ00_D6
set_property  PACKAGE_PIN R12 [get_ports {c2_ddr3_dq[6]}]
#bd1_eb1_DQ00_D7
set_property  PACKAGE_PIN R11 [get_ports {c2_ddr3_dq[7]}]
#bd1_eb1_DQ00_DM
set_property  PACKAGE_PIN P13 [get_ports {c2_ddr3_dm[0]}]
#bd1_eb1_DQ00_DQS
set_property  PACKAGE_PIN N11 [get_ports {c2_ddr3_dqs_p[0]}]
#bd1_eb1_DQ00_DQSn
set_property  PACKAGE_PIN M11 [get_ports {c2_ddr3_dqs_n[0]}]
#bd1_eb1_DQ01_D0
set_property  PACKAGE_PIN A8 [get_ports {c2_ddr3_dq[8]}]
#bd1_eb1_DQ01_D1
set_property  PACKAGE_PIN A10 [get_ports {c2_ddr3_dq[9]}]
#bd1_eb1_DQ01_D2
set_property  PACKAGE_PIN A9 [get_ports {c2_ddr3_dq[10]}]
#bd1_eb1_DQ01_D3
set_property  PACKAGE_PIN B12 [get_ports {c2_ddr3_dq[11]}]
#bd1_eb1_DQ01_D4
set_property  PACKAGE_PIN A12 [get_ports {c2_ddr3_dq[12]}]
#bd1_eb1_DQ01_D5
set_property  PACKAGE_PIN C12 [get_ports {c2_ddr3_dq[13]}]
#bd1_eb1_DQ01_D6
set_property  PACKAGE_PIN C11 [get_ports {c2_ddr3_dq[14]}]
#bd1_eb1_DQ01_D7
set_property  PACKAGE_PIN D9 [get_ports {c2_ddr3_dq[15]}]
#bd1_eb1_DQ01_DM
set_property  PACKAGE_PIN B9 [get_ports {c2_ddr3_dm[1]}]
#bd1_eb1_DQ01_DQS
set_property  PACKAGE_PIN B11 [get_ports {c2_ddr3_dqs_p[1]}]
#bd1_eb1_DQ01_DQSn
set_property  PACKAGE_PIN B10 [get_ports {c2_ddr3_dqs_n[1]}]
#bd1_eb1_DQ02_D0
set_property  PACKAGE_PIN E11 [get_ports {c2_ddr3_dq[16]}]
#bd1_eb1_DQ02_D1
set_property  PACKAGE_PIN D11 [get_ports {c2_ddr3_dq[17]}]
#bd1_eb1_DQ02_D2
set_property  PACKAGE_PIN E10 [get_ports {c2_ddr3_dq[18]}]
#bd1_eb1_DQ02_D3
set_property  PACKAGE_PIN D10 [get_ports {c2_ddr3_dq[19]}]
#bd1_eb1_DQ02_D4
set_property  PACKAGE_PIN G11 [get_ports {c2_ddr3_dq[20]}]
#bd1_eb1_DQ02_D5
set_property  PACKAGE_PIN H12 [get_ports {c2_ddr3_dq[21]}]
#bd1_eb1_DQ02_D6
set_property  PACKAGE_PIN G12 [get_ports {c2_ddr3_dq[22]}]
#bd1_eb1_DQ02_D7
set_property  PACKAGE_PIN G10 [get_ports {c2_ddr3_dq[23]}]
#bd1_eb1_DQ02_DM
set_property  PACKAGE_PIN H11 [get_ports {c2_ddr3_dm[2]}]
#bd1_eb1_DQ02_DQS
set_property  PACKAGE_PIN F12 [get_ports {c2_ddr3_dqs_p[2]}]
#bd1_eb1_DQ02_DQSn
set_property  PACKAGE_PIN E12 [get_ports {c2_ddr3_dqs_n[2]}]
#bd1_eb1_DQ03_D0
set_property  PACKAGE_PIN K10 [get_ports {c2_ddr3_dq[24]}]
#bd1_eb1_DQ03_D1
set_property  PACKAGE_PIN J10 [get_ports {c2_ddr3_dq[25]}]
#bd1_eb1_DQ03_D2
set_property  PACKAGE_PIN K11 [get_ports {c2_ddr3_dq[26]}]
#bd1_eb1_DQ03_D3
set_property  PACKAGE_PIN J11 [get_ports {c2_ddr3_dq[27]}]
#bd1_eb1_DQ03_D4
set_property  PACKAGE_PIN G9 [get_ports {c2_ddr3_dq[28]}]
#bd1_eb1_DQ03_D5
set_property  PACKAGE_PIN F9 [get_ports {c2_ddr3_dq[29]}]
#bd1_eb1_DQ03_D6
set_property  PACKAGE_PIN J9 [get_ports {c2_ddr3_dq[30]}]
#bd1_eb1_DQ03_D7
set_property  PACKAGE_PIN H9 [get_ports {c2_ddr3_dq[31]}]
#bd1_eb1_DQ03_DM
set_property  PACKAGE_PIN J13 [get_ports {c2_ddr3_dm[3]}]
#bd1_eb1_DQ03_DQS
set_property  PACKAGE_PIN L12 [get_ports {c2_ddr3_dqs_p[3]}]
#bd1_eb1_DQ03_DQSn
set_property  PACKAGE_PIN K12 [get_ports {c2_ddr3_dqs_n[3]}]
#bd1_eb1_DQ04_D0
set_property  PACKAGE_PIN K17 [get_ports {c2_ddr3_dq[32]}]
#bd1_eb1_DQ04_D1
set_property  PACKAGE_PIN M20 [get_ports {c2_ddr3_dq[33]}]
#bd1_eb1_DQ04_D2
set_property  PACKAGE_PIN L20 [get_ports {c2_ddr3_dq[34]}]
#bd1_eb1_DQ04_D3
set_property  PACKAGE_PIN J19 [get_ports {c2_ddr3_dq[35]}]
#bd1_eb1_DQ04_D4
set_property  PACKAGE_PIN H19 [get_ports {c2_ddr3_dq[36]}]
#bd1_eb1_DQ04_D5
set_property  PACKAGE_PIN L18 [get_ports {c2_ddr3_dq[37]}]
#bd1_eb1_DQ04_D6
set_property  PACKAGE_PIN K18 [get_ports {c2_ddr3_dq[38]}]
#bd1_eb1_DQ04_D7
set_property  PACKAGE_PIN M19 [get_ports {c2_ddr3_dq[39]}]
#bd1_eb1_DQ04_DM
set_property  PACKAGE_PIN L17 [get_ports {c2_ddr3_dm[4]}]
#bd1_eb1_DQ04_DQS
set_property  PACKAGE_PIN J18 [get_ports {c2_ddr3_dqs_p[4]}]
#bd1_eb1_DQ04_DQSn
set_property  PACKAGE_PIN H18 [get_ports {c2_ddr3_dqs_n[4]}]
#bd1_eb1_DQ05_D0
set_property  PACKAGE_PIN A18 [get_ports {c2_ddr3_dq[40]}]
#bd1_eb1_DQ05_D1
set_property  PACKAGE_PIN B20 [get_ports {c2_ddr3_dq[41]}]
#bd1_eb1_DQ05_D2
set_property  PACKAGE_PIN A20 [get_ports {c2_ddr3_dq[42]}]
#bd1_eb1_DQ05_D3
set_property  PACKAGE_PIN C21 [get_ports {c2_ddr3_dq[43]}]
#bd1_eb1_DQ05_D4
set_property  PACKAGE_PIN B21 [get_ports {c2_ddr3_dq[44]}]
#bd1_eb1_DQ05_D5
set_property  PACKAGE_PIN D18 [get_ports {c2_ddr3_dq[45]}]
#bd1_eb1_DQ05_D6
set_property  PACKAGE_PIN C18 [get_ports {c2_ddr3_dq[46]}]
#bd1_eb1_DQ05_D7
set_property  PACKAGE_PIN D20 [get_ports {c2_ddr3_dq[47]}]
#bd1_eb1_DQ05_DM
set_property  PACKAGE_PIN A19 [get_ports {c2_ddr3_dm[5]}]
#bd1_eb1_DQ05_DQS
set_property  PACKAGE_PIN C19 [get_ports {c2_ddr3_dqs_p[5]}]
#bd1_eb1_DQ05_DQSn
set_property  PACKAGE_PIN B19 [get_ports {c2_ddr3_dqs_n[5]}]
#bd1_eb1_DQ06_D0
set_property  PACKAGE_PIN G19 [get_ports {c2_ddr3_dq[48]}]
#bd1_eb1_DQ06_D1
set_property  PACKAGE_PIN F19 [get_ports {c2_ddr3_dq[49]}]
#bd1_eb1_DQ06_D2
set_property  PACKAGE_PIN F20 [get_ports {c2_ddr3_dq[50]}]
#bd1_eb1_DQ06_D3
set_property  PACKAGE_PIN E20 [get_ports {c2_ddr3_dq[51]}]
#bd1_eb1_DQ06_D4
set_property  PACKAGE_PIN E18 [get_ports {c2_ddr3_dq[52]}]
#bd1_eb1_DQ06_D5
set_property  PACKAGE_PIN K20 [get_ports {c2_ddr3_dq[53]}]
#bd1_eb1_DQ06_D6
set_property  PACKAGE_PIN J20 [get_ports {c2_ddr3_dq[54]}]
#bd1_eb1_DQ06_D7
set_property  PACKAGE_PIN G21 [get_ports {c2_ddr3_dq[55]}]
#bd1_eb1_DQ06_DM
set_property  PACKAGE_PIN F18 [get_ports {c2_ddr3_dm[6]}]
#bd1_eb1_DQ06_DQS
set_property  PACKAGE_PIN E21 [get_ports {c2_ddr3_dqs_p[6]}]
#bd1_eb1_DQ06_DQSn
set_property  PACKAGE_PIN D21 [get_ports {c2_ddr3_dqs_n[6]}]
#bd1_eb1_DQ07_D0
set_property  PACKAGE_PIN T18 [get_ports {c2_ddr3_dq[56]}]
#bd1_eb1_DQ07_D1
set_property  PACKAGE_PIN R18 [get_ports {c2_ddr3_dq[57]}]
#bd1_eb1_DQ07_D2
set_property  PACKAGE_PIN T17 [get_ports {c2_ddr3_dq[58]}]
#bd1_eb1_DQ07_D3
set_property  PACKAGE_PIN R17 [get_ports {c2_ddr3_dq[59]}]
#bd1_eb1_DQ07_D4
set_property  PACKAGE_PIN P18 [get_ports {c2_ddr3_dq[60]}]
#bd1_eb1_DQ07_D5
set_property  PACKAGE_PIN N18 [get_ports {c2_ddr3_dq[61]}]
#bd1_eb1_DQ07_D6
set_property  PACKAGE_PIN R20 [get_ports {c2_ddr3_dq[62]}]
#bd1_eb1_DQ07_D7
set_property  PACKAGE_PIN P20 [get_ports {c2_ddr3_dq[63]}]
#bd1_eb1_DQ07_DM
set_property  PACKAGE_PIN P19 [get_ports {c2_ddr3_dm[7]}]
#bd1_eb1_DQ07_DQS
set_property  PACKAGE_PIN T20 [get_ports {c2_ddr3_dqs_p[7]}]
#bd1_eb1_DQ07_DQSn
set_property  PACKAGE_PIN T19 [get_ports {c2_ddr3_dqs_n[7]}]
#bd1_eb1_ODT
set_property  PACKAGE_PIN E17 [get_ports {c2_ddr3_odt}]
#bd1_eb1_RASn
set_property  PACKAGE_PIN C14 [get_ports {c2_ddr3_ras_n}]
#bd1_eb1_RESETn
set_property  PACKAGE_PIN F10 [get_ports {c2_ddr3_reset_n}]
#bd1_eb1_WEn
set_property  PACKAGE_PIN D15 [get_ports {c2_ddr3_we_n}]

# pins which are connected to motherboard connector TD2
# and connector BA1 on x-board EB-PDS-DDR3-R2
#td2_eb1_A0
set_property  PACKAGE_PIN AY15 [get_ports {c3_ddr3_addr[0]}]
#td2_eb1_A1
set_property  PACKAGE_PIN AW14 [get_ports {c3_ddr3_addr[1]}]
#td2_eb1_A2
set_property  PACKAGE_PIN AV14 [get_ports {c3_ddr3_addr[2]}]
#td2_eb1_A3
set_property  PACKAGE_PIN BA17 [get_ports {c3_ddr3_addr[3]}]
#td2_eb1_A4
set_property  PACKAGE_PIN AY17 [get_ports {c3_ddr3_addr[4]}]
#td2_eb1_A5
set_property  PACKAGE_PIN BA13 [get_ports {c3_ddr3_addr[5]}]
#td2_eb1_A6
set_property  PACKAGE_PIN BA14 [get_ports {c3_ddr3_addr[6]}]
#td2_eb1_A7
set_property  PACKAGE_PIN BD15 [get_ports {c3_ddr3_addr[7]}]
#td2_eb1_A8
set_property  PACKAGE_PIN BD16 [get_ports {c3_ddr3_addr[8]}]
#td2_eb1_A9
set_property  PACKAGE_PIN BB14 [get_ports {c3_ddr3_addr[9]}]
#td2_eb1_A10
set_property  PACKAGE_PIN BB15 [get_ports {c3_ddr3_addr[10]}]
#td2_eb1_A11
set_property  PACKAGE_PIN BD14 [get_ports {c3_ddr3_addr[11]}]
#td2_eb1_A12
set_property  PACKAGE_PIN BC14 [get_ports {c3_ddr3_addr[12]}]
#td2_eb1_A13
set_property  PACKAGE_PIN BB16 [get_ports {c3_ddr3_addr[13]}]
#td2_eb1_A14
set_property  PACKAGE_PIN BB17 [get_ports {c3_ddr3_addr[14]}]
#td2_eb1_BA0
set_property  PACKAGE_PIN AU14 [get_ports {c3_ddr3_ba[0]}]
#td2_eb1_BA1
set_property  PACKAGE_PIN AT14 [get_ports {c3_ddr3_ba[1]}]
#td2_eb1_BA2
set_property  PACKAGE_PIN BA15 [get_ports {c3_ddr3_ba[2]}]
#td2_eb1_CASn
set_property  PACKAGE_PIN AW15 [get_ports {c3_ddr3_cas_n}]
#td2_eb1_CK
set_property  PACKAGE_PIN BC17 [get_ports {c3_ddr3_ck_p}]
#td2_eb1_CKE
set_property  PACKAGE_PIN AP16 [get_ports {c3_ddr3_cke}]
#td2_eb1_CKn
set_property  PACKAGE_PIN BC16 [get_ports {c3_ddr3_ck_n}]
#td2_eb1_CLK_200MHZ
#set_property  PACKAGE_PIN AT15 [get_ports {c3_sys_clk_p}]
#td2_eb1_CLK_200MHZn
#set_property  PACKAGE_PIN AU15 [get_ports {c3_sys_clk_n}]
#td2_eb1_20CSn
set_property  PACKAGE_PIN AY16 [get_ports {c3_ddr3_cs_n}]
#td2_eb1_DQ00_D0
set_property  PACKAGE_PIN BC21 [get_ports {c3_ddr3_dq[0]}]
#td2_eb1_DQ00_D1
set_property  PACKAGE_PIN BC18 [get_ports {c3_ddr3_dq[1]}]
#td2_eb1_DQ00_D2
set_property  PACKAGE_PIN BD18 [get_ports {c3_ddr3_dq[2]}]
#td2_eb1_DQ00_D3
set_property  PACKAGE_PIN BA20 [get_ports {c3_ddr3_dq[3]}]
#td2_eb1_DQ00_D4
set_property  PACKAGE_PIN BB20 [get_ports {c3_ddr3_dq[4]}]
#td2_eb1_DQ00_D5
set_property  PACKAGE_PIN BC19 [get_ports {c3_ddr3_dq[5]}]
#td2_eb1_DQ00_D6
set_property  PACKAGE_PIN BD19 [get_ports {c3_ddr3_dq[6]}]
#td2_eb1_DQ00_D7
set_property  PACKAGE_PIN BA19 [get_ports {c3_ddr3_dq[7]}]
#td2_eb1_DQ00_DM
set_property  PACKAGE_PIN BB21 [get_ports {c3_ddr3_dm[0]}]
#td2_eb1_DQ00_DQS
set_property  PACKAGE_PIN BD21 [get_ports {c3_ddr3_dqs_p[0]}]
#td2_eb1_DQ00_DQSn
set_property  PACKAGE_PIN BD20 [get_ports {c3_ddr3_dqs_n[0]}]
#td2_eb1_DQ01_D0
set_property  PACKAGE_PIN AY21 [get_ports {c3_ddr3_dq[8]}]
#td2_eb1_DQ01_D1
set_property  PACKAGE_PIN AY18 [get_ports {c3_ddr3_dq[9]}]
#td2_eb1_DQ01_D2
set_property  PACKAGE_PIN BA18 [get_ports {c3_ddr3_dq[10]}]
#td2_eb1_DQ01_D3
set_property  PACKAGE_PIN AW19 [get_ports {c3_ddr3_dq[11]}]
#td2_eb1_DQ01_D4
set_property  PACKAGE_PIN AW18 [get_ports {c3_ddr3_dq[12]}]
#td2_eb1_DQ01_D5
set_property  PACKAGE_PIN AT19 [get_ports {c3_ddr3_dq[13]}]
#td2_eb1_DQ01_D6
set_property  PACKAGE_PIN AU19 [get_ports {c3_ddr3_dq[14]}]
#td2_eb1_DQ01_D7
set_property  PACKAGE_PIN AV19 [get_ports {c3_ddr3_dq[15]}]
#td2_eb1_DQ01_DM
set_property  PACKAGE_PIN AW21 [get_ports {c3_ddr3_dm[1]}]
#td2_eb1_DQ01_DQS
set_property  PACKAGE_PIN AW20 [get_ports {c3_ddr3_dqs_p[1]}]
#td2_eb1_DQ01_DQSn
set_property  PACKAGE_PIN AY20 [get_ports {c3_ddr3_dqs_n[1]}]
#td2_eb1_DQ02_D0
set_property  PACKAGE_PIN AR20 [get_ports {c3_ddr3_dq[16]}]
#td2_eb1_DQ02_D1
set_property  PACKAGE_PIN AT20 [get_ports {c3_ddr3_dq[17]}]
#td2_eb1_DQ02_D2
set_property  PACKAGE_PIN AU21 [get_ports {c3_ddr3_dq[18]}]
#td2_eb1_DQ02_D3
set_property  PACKAGE_PIN AU20 [get_ports {c3_ddr3_dq[19]}]
#td2_eb1_DQ02_D4
set_property  PACKAGE_PIN AT18 [get_ports {c3_ddr3_dq[20]}]
#td2_eb1_DQ02_D5
set_property  PACKAGE_PIN AP20 [get_ports {c3_ddr3_dq[21]}]
#td2_eb1_DQ02_D6
set_property  PACKAGE_PIN AP19 [get_ports {c3_ddr3_dq[22]}]
#td2_eb1_DQ02_D7
set_property  PACKAGE_PIN AN18 [get_ports {c3_ddr3_dq[23]}]
#td2_eb1_DQ02_DM
set_property  PACKAGE_PIN AR18 [get_ports {c3_ddr3_dm[2]}]
#td2_eb1_DQ02_DQS
set_property  PACKAGE_PIN AP21 [get_ports {c3_ddr3_dqs_p[2]}]
#td2_eb1_DQ02_DQSn
set_property  PACKAGE_PIN AR21 [get_ports {c3_ddr3_dqs_n[2]}]
#td2_eb1_DQ03_D0
set_property  PACKAGE_PIN AK20 [get_ports {c3_ddr3_dq[24]}]
#td2_eb1_DQ03_D1
set_property  PACKAGE_PIN AL20 [get_ports {c3_ddr3_dq[25]}]
#td2_eb1_DQ03_D2
set_property  PACKAGE_PIN AM20 [get_ports {c3_ddr3_dq[26]}]
#td2_eb1_DQ03_D3
set_property  PACKAGE_PIN AN19 [get_ports {c3_ddr3_dq[27]}]
#td2_eb1_DQ03_D4
set_property  PACKAGE_PIN AL19 [get_ports {c3_ddr3_dq[28]}]
#td2_eb1_DQ03_D5
set_property  PACKAGE_PIN AM19 [get_ports {c3_ddr3_dq[29]}]
#td2_eb1_DQ03_D6
set_property  PACKAGE_PIN AJ20 [get_ports {c3_ddr3_dq[30]}]
#td2_eb1_DQ03_D7
set_property  PACKAGE_PIN AJ19 [get_ports {c3_ddr3_dq[31]}]
#td2_eb1_DQ03_DM
set_property  PACKAGE_PIN AK18 [get_ports {c3_ddr3_dm[3]}]
#td2_eb1_DQ03_DQS
set_property  PACKAGE_PIN AK17 [get_ports {c3_ddr3_dqs_p[3]}]
#td2_eb1_DQ03_DQSn
set_property  PACKAGE_PIN AL17 [get_ports {c3_ddr3_dqs_n[3]}]
#td2_eb1_DQ04_D0
set_property  PACKAGE_PIN AM11 [get_ports {c3_ddr3_dq[32]}]
#td2_eb1_DQ04_D1
set_property  PACKAGE_PIN AJ11 [get_ports {c3_ddr3_dq[33]}]
#td2_eb1_DQ04_D2
set_property  PACKAGE_PIN AJ10 [get_ports {c3_ddr3_dq[34]}]
#td2_eb1_DQ04_D3
set_property  PACKAGE_PIN AL10 [get_ports {c3_ddr3_dq[35]}]
#td2_eb1_DQ04_D4
set_property  PACKAGE_PIN AM10 [get_ports {c3_ddr3_dq[36]}]
#td2_eb1_DQ04_D5
set_property  PACKAGE_PIN AK13 [get_ports {c3_ddr3_dq[37]}]
#td2_eb1_DQ04_D6
set_property  PACKAGE_PIN AK12 [get_ports {c3_ddr3_dq[38]}]
#td2_eb1_DQ04_D7
set_property  PACKAGE_PIN AK11 [get_ports {c3_ddr3_dq[39]}]
#td2_eb1_DQ04_DM
set_property  PACKAGE_PIN AM12 [get_ports {c3_ddr3_dm[4]}]
#td2_eb1_DQ04_DQS
set_property  PACKAGE_PIN AL13 [get_ports {c3_ddr3_dqs_p[4]}]
#td2_eb1_DQ04_DQSn
set_property  PACKAGE_PIN AL12 [get_ports {c3_ddr3_dqs_n[4]}]
#td2_eb1_DQ05_D0
set_property  PACKAGE_PIN AR10 [get_ports {c3_ddr3_dq[40]}]
#td2_eb1_DQ05_D1
set_property  PACKAGE_PIN AR13 [get_ports {c3_ddr3_dq[41]}]
#td2_eb1_DQ05_D2
set_property  PACKAGE_PIN AT13 [get_ports {c3_ddr3_dq[42]}]
#td2_eb1_DQ05_D3
set_property  PACKAGE_PIN AN13 [get_ports {c3_ddr3_dq[43]}]
#td2_eb1_DQ05_D4
set_property  PACKAGE_PIN AP13 [get_ports {c3_ddr3_dq[44]}]
#td2_eb1_DQ05_D5
set_property  PACKAGE_PIN AP11 [get_ports {c3_ddr3_dq[45]}]
#td2_eb1_DQ05_D6
set_property  PACKAGE_PIN AR11 [get_ports {c3_ddr3_dq[46]}]
#td2_eb1_DQ05_D7
set_property  PACKAGE_PIN AR12 [get_ports {c3_ddr3_dq[47]}]
#td2_eb1_DQ05_DM
set_property  PACKAGE_PIN AP10 [get_ports {c3_ddr3_dm[5]}]
#td2_eb1_DQ05_DQS
set_property  PACKAGE_PIN AN12 [get_ports {c3_ddr3_dqs_p[5]}]
#td2_eb1_DQ05_DQSn
set_property  PACKAGE_PIN AN11 [get_ports {c3_ddr3_dqs_n[5]}]
#td2_eb1_DQ06_D0
set_property  PACKAGE_PIN AU12 [get_ports {c3_ddr3_dq[48]}]
#td2_eb1_DQ06_D1
set_property  PACKAGE_PIN AU11 [get_ports {c3_ddr3_dq[49]}]
#td2_eb1_DQ06_D2
set_property  PACKAGE_PIN AV12 [get_ports {c3_ddr3_dq[50]}]
#td2_eb1_DQ06_D3
set_property  PACKAGE_PIN AV11 [get_ports {c3_ddr3_dq[51]}]
#td2_eb1_DQ06_D4
set_property  PACKAGE_PIN AY13 [get_ports {c3_ddr3_dq[52]}]
#td2_eb1_DQ06_D5
set_property  PACKAGE_PIN AW11 [get_ports {c3_ddr3_dq[53]}]
#td2_eb1_DQ06_D6
set_property  PACKAGE_PIN AY11 [get_ports {c3_ddr3_dq[54]}]
#td2_eb1_DQ06_D7
set_property  PACKAGE_PIN AW10 [get_ports {c3_ddr3_dq[55]}]
#td2_eb1_DQ06_DM
set_property  PACKAGE_PIN AW13 [get_ports {c3_ddr3_dm[6]}]
#td2_eb1_DQ06_DQS
set_property  PACKAGE_PIN AT10 [get_ports {c3_ddr3_dqs_p[6]}]
#td2_eb1_DQ06_DQSn
set_property  PACKAGE_PIN AU10 [get_ports {c3_ddr3_dqs_n[6]}]
#td2_eb1_DQ07_D0
set_property  PACKAGE_PIN BB11 [get_ports {c3_ddr3_dq[56]}]
#td2_eb1_DQ07_D1
set_property  PACKAGE_PIN BC11 [get_ports {c3_ddr3_dq[57]}]
#td2_eb1_DQ07_D2
set_property  PACKAGE_PIN BC13 [get_ports {c3_ddr3_dq[58]}]
#td2_eb1_DQ07_D3
set_property  PACKAGE_PIN BD13 [get_ports {c3_ddr3_dq[59]}]
#td2_eb1_DQ07_D4
set_property  PACKAGE_PIN BB12 [get_ports {c3_ddr3_dq[60]}]
#td2_eb1_DQ07_D5
set_property  PACKAGE_PIN BC12 [get_ports {c3_ddr3_dq[61]}]
#td2_eb1_DQ07_D6
set_property  PACKAGE_PIN BD11 [get_ports {c3_ddr3_dq[62]}]
#td2_eb1_DQ07_D7
set_property  PACKAGE_PIN BD10 [get_ports {c3_ddr3_dq[63]}]
#td2_eb1_DQ07_DM
set_property  PACKAGE_PIN BA10 [get_ports {c3_ddr3_dm[7]}]
#td2_eb1_DQ07_DQS
set_property  PACKAGE_PIN AY12 [get_ports {c3_ddr3_dqs_p[7]}]
#td2_eb1_DQ07_DQSn
set_property  PACKAGE_PIN BA12 [get_ports {c3_ddr3_dqs_n[7]}]
#td2_eb1_ODT
set_property  PACKAGE_PIN AP15 [get_ports {c3_ddr3_odt}]
#td2_eb1_RASn
set_property  PACKAGE_PIN AV16 [get_ports {c3_ddr3_ras_n}]
#td2_eb1_RESETn
set_property  PACKAGE_PIN AP18 [get_ports {c3_ddr3_reset_n}]
#td2_eb1_WEn
set_property  PACKAGE_PIN AW16 [get_ports {c3_ddr3_we_n}]
