// Seed: 644285886
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_5, id_6 = 1;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3
);
  reg  id_5;
  wire id_6 = 1'b0;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6
  );
  always_ff @(posedge 1'b0 && id_2) id_5 <= 1;
endmodule
