{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:05:57 2013 " "Info: Processing started: Fri May 24 19:05:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LC3_sim:inst\|flag " "Warning: Node \"LC3_sim:inst\|flag\" is a latch" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 165 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LC3_sim:inst\|INT:myint\|int_r_out " "Info: Detected ripple clock \"LC3_sim:inst\|INT:myint\|int_r_out\" as buffer" {  } { { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LC3_sim:inst\|INT:myint\|int_r_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LC3_sim:inst\|ID:myid\|idIRout\[2\] register LC3_sim:inst\|EX:myex\|exP 56.07 MHz 17.836 ns Internal " "Info: Clock \"clk\" has Internal fmax of 56.07 MHz between source register \"LC3_sim:inst\|ID:myid\|idIRout\[2\]\" and destination register \"LC3_sim:inst\|EX:myex\|exP\" (period= 17.836 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.736 ns + Longest register register " "Info: + Longest register to register delay is 8.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LC3_sim:inst\|ID:myid\|idIRout\[2\] 1 REG LCFF_X52_Y47_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y47_N1; Fanout = 7; REG Node = 'LC3_sim:inst\|ID:myid\|idIRout\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LC3_sim:inst|ID:myid|idIRout[2] } "NODE_NAME" } } { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.410 ns) 1.134 ns LC3_sim:inst\|FD:myfd\|always0~26 2 COMB LCCOMB_X53_Y48_N30 2 " "Info: 2: + IC(0.724 ns) + CELL(0.410 ns) = 1.134 ns; Loc. = LCCOMB_X53_Y48_N30; Fanout = 2; COMB Node = 'LC3_sim:inst\|FD:myfd\|always0~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { LC3_sim:inst|ID:myid|idIRout[2] LC3_sim:inst|FD:myfd|always0~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.060 ns) 1.440 ns LC3_sim:inst\|FD:myfd\|_fd_A\[11\]~369 3 COMB LCCOMB_X53_Y48_N2 4 " "Info: 3: + IC(0.246 ns) + CELL(0.060 ns) = 1.440 ns; Loc. = LCCOMB_X53_Y48_N2; Fanout = 4; COMB Node = 'LC3_sim:inst\|FD:myfd\|_fd_A\[11\]~369'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.306 ns" { LC3_sim:inst|FD:myfd|always0~26 LC3_sim:inst|FD:myfd|_fd_A[11]~369 } "NODE_NAME" } } { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.177 ns) 1.880 ns LC3_sim:inst\|FD:myfd\|_fd_A\[11\]~370 4 COMB LCCOMB_X53_Y48_N24 15 " "Info: 4: + IC(0.263 ns) + CELL(0.177 ns) = 1.880 ns; Loc. = LCCOMB_X53_Y48_N24; Fanout = 15; COMB Node = 'LC3_sim:inst\|FD:myfd\|_fd_A\[11\]~370'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { LC3_sim:inst|FD:myfd|_fd_A[11]~369 LC3_sim:inst|FD:myfd|_fd_A[11]~370 } "NODE_NAME" } } { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.259 ns) 3.075 ns LC3_sim:inst\|FD:myfd\|_fd_A\[2\]~387 5 COMB LCCOMB_X48_Y48_N0 15 " "Info: 5: + IC(0.936 ns) + CELL(0.259 ns) = 3.075 ns; Loc. = LCCOMB_X48_Y48_N0; Fanout = 15; COMB Node = 'LC3_sim:inst\|FD:myfd\|_fd_A\[2\]~387'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { LC3_sim:inst|FD:myfd|_fd_A[11]~370 LC3_sim:inst|FD:myfd|_fd_A[2]~387 } "NODE_NAME" } } { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.313 ns) 4.095 ns LC3_sim:inst\|EX:myex\|ShiftLeft0~16 6 COMB LCCOMB_X51_Y48_N26 2 " "Info: 6: + IC(0.707 ns) + CELL(0.313 ns) = 4.095 ns; Loc. = LCCOMB_X51_Y48_N26; Fanout = 2; COMB Node = 'LC3_sim:inst\|EX:myex\|ShiftLeft0~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { LC3_sim:inst|FD:myfd|_fd_A[2]~387 LC3_sim:inst|EX:myex|ShiftLeft0~16 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.060 ns) 4.397 ns LC3_sim:inst\|EX:myex\|Mux31~4 7 COMB LCCOMB_X51_Y48_N22 1 " "Info: 7: + IC(0.242 ns) + CELL(0.060 ns) = 4.397 ns; Loc. = LCCOMB_X51_Y48_N22; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Mux31~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.302 ns" { LC3_sim:inst|EX:myex|ShiftLeft0~16 LC3_sim:inst|EX:myex|Mux31~4 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.313 ns) 5.702 ns LC3_sim:inst\|EX:myex\|Mux31~2 8 COMB LCCOMB_X47_Y49_N10 1 " "Info: 8: + IC(0.992 ns) + CELL(0.313 ns) = 5.702 ns; Loc. = LCCOMB_X47_Y49_N10; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Mux31~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { LC3_sim:inst|EX:myex|Mux31~4 LC3_sim:inst|EX:myex|Mux31~2 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.177 ns) 6.590 ns LC3_sim:inst\|EX:myex\|Mux31~3 9 COMB LCCOMB_X47_Y47_N2 3 " "Info: 9: + IC(0.711 ns) + CELL(0.177 ns) = 6.590 ns; Loc. = LCCOMB_X47_Y47_N2; Fanout = 3; COMB Node = 'LC3_sim:inst\|EX:myex\|Mux31~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { LC3_sim:inst|EX:myex|Mux31~2 LC3_sim:inst|EX:myex|Mux31~3 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.313 ns) 7.286 ns LC3_sim:inst\|EX:myex\|Equal0~1DUPLICATE 10 COMB LCCOMB_X46_Y47_N2 2 " "Info: 10: + IC(0.383 ns) + CELL(0.313 ns) = 7.286 ns; Loc. = LCCOMB_X46_Y47_N2; Fanout = 2; COMB Node = 'LC3_sim:inst\|EX:myex\|Equal0~1DUPLICATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { LC3_sim:inst|EX:myex|Mux31~3 LC3_sim:inst|EX:myex|Equal0~1DUPLICATE } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.177 ns) 7.721 ns LC3_sim:inst\|EX:myex\|Equal0~0DUPLICATE 11 COMB LCCOMB_X46_Y47_N10 3 " "Info: 11: + IC(0.258 ns) + CELL(0.177 ns) = 7.721 ns; Loc. = LCCOMB_X46_Y47_N10; Fanout = 3; COMB Node = 'LC3_sim:inst\|EX:myex\|Equal0~0DUPLICATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { LC3_sim:inst|EX:myex|Equal0~1DUPLICATE LC3_sim:inst|EX:myex|Equal0~0DUPLICATE } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.060 ns) 8.051 ns LC3_sim:inst\|EX:myex\|exP~9 12 COMB LCCOMB_X46_Y47_N24 1 " "Info: 12: + IC(0.270 ns) + CELL(0.060 ns) = 8.051 ns; Loc. = LCCOMB_X46_Y47_N24; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|exP~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.330 ns" { LC3_sim:inst|EX:myex|Equal0~0DUPLICATE LC3_sim:inst|EX:myex|exP~9 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.269 ns) 8.558 ns LC3_sim:inst\|EX:myex\|Selector2~0 13 COMB LCCOMB_X46_Y47_N28 1 " "Info: 13: + IC(0.238 ns) + CELL(0.269 ns) = 8.558 ns; Loc. = LCCOMB_X46_Y47_N28; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Selector2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { LC3_sim:inst|EX:myex|exP~9 LC3_sim:inst|EX:myex|Selector2~0 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 8.736 ns LC3_sim:inst\|EX:myex\|exP 14 REG LCFF_X46_Y47_N29 1 " "Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 8.736 ns; Loc. = LCFF_X46_Y47_N29; Fanout = 1; REG Node = 'LC3_sim:inst\|EX:myex\|exP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { LC3_sim:inst|EX:myex|Selector2~0 LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 31.66 % ) " "Info: Total cell delay = 2.766 ns ( 31.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.970 ns ( 68.34 % ) " "Info: Total interconnect delay = 5.970 ns ( 68.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.736 ns" { LC3_sim:inst|ID:myid|idIRout[2] LC3_sim:inst|FD:myfd|always0~26 LC3_sim:inst|FD:myfd|_fd_A[11]~369 LC3_sim:inst|FD:myfd|_fd_A[11]~370 LC3_sim:inst|FD:myfd|_fd_A[2]~387 LC3_sim:inst|EX:myex|ShiftLeft0~16 LC3_sim:inst|EX:myex|Mux31~4 LC3_sim:inst|EX:myex|Mux31~2 LC3_sim:inst|EX:myex|Mux31~3 LC3_sim:inst|EX:myex|Equal0~1DUPLICATE LC3_sim:inst|EX:myex|Equal0~0DUPLICATE LC3_sim:inst|EX:myex|exP~9 LC3_sim:inst|EX:myex|Selector2~0 LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.736 ns" { LC3_sim:inst|ID:myid|idIRout[2] {} LC3_sim:inst|FD:myfd|always0~26 {} LC3_sim:inst|FD:myfd|_fd_A[11]~369 {} LC3_sim:inst|FD:myfd|_fd_A[11]~370 {} LC3_sim:inst|FD:myfd|_fd_A[2]~387 {} LC3_sim:inst|EX:myex|ShiftLeft0~16 {} LC3_sim:inst|EX:myex|Mux31~4 {} LC3_sim:inst|EX:myex|Mux31~2 {} LC3_sim:inst|EX:myex|Mux31~3 {} LC3_sim:inst|EX:myex|Equal0~1DUPLICATE {} LC3_sim:inst|EX:myex|Equal0~0DUPLICATE {} LC3_sim:inst|EX:myex|exP~9 {} LC3_sim:inst|EX:myex|Selector2~0 {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.724ns 0.246ns 0.263ns 0.936ns 0.707ns 0.242ns 0.992ns 0.711ns 0.383ns 0.258ns 0.270ns 0.238ns 0.000ns } { 0.000ns 0.410ns 0.060ns 0.177ns 0.259ns 0.313ns 0.060ns 0.313ns 0.177ns 0.313ns 0.177ns 0.060ns 0.269ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.031 ns - Smallest " "Info: - Smallest clock skew is 0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.048 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.378 ns clk~clkctrl 2 COMB CLKCTRL_G3 1033 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1033; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.710 ns) 4.048 ns LC3_sim:inst\|EX:myex\|exP 3 REG LCFF_X46_Y47_N29 1 " "Info: 3: + IC(1.960 ns) + CELL(0.710 ns) = 4.048 ns; Loc. = LCFF_X46_Y47_N29; Fanout = 1; REG Node = 'LC3_sim:inst\|EX:myex\|exP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk~clkctrl LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 41.85 % ) " "Info: Total cell delay = 1.694 ns ( 41.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.354 ns ( 58.15 % ) " "Info: Total interconnect delay = 2.354 ns ( 58.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.048 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.048 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.000ns 0.394ns 1.960ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.017 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.378 ns clk~clkctrl 2 COMB CLKCTRL_G3 1033 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1033; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.710 ns) 4.017 ns LC3_sim:inst\|ID:myid\|idIRout\[2\] 3 REG LCFF_X52_Y47_N1 7 " "Info: 3: + IC(1.929 ns) + CELL(0.710 ns) = 4.017 ns; Loc. = LCFF_X52_Y47_N1; Fanout = 7; REG Node = 'LC3_sim:inst\|ID:myid\|idIRout\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { clk~clkctrl LC3_sim:inst|ID:myid|idIRout[2] } "NODE_NAME" } } { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 42.17 % ) " "Info: Total cell delay = 1.694 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.323 ns ( 57.83 % ) " "Info: Total interconnect delay = 2.323 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { clk clk~clkctrl LC3_sim:inst|ID:myid|idIRout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.017 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|ID:myid|idIRout[2] {} } { 0.000ns 0.000ns 0.394ns 1.929ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.048 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.048 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.000ns 0.394ns 1.960ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { clk clk~clkctrl LC3_sim:inst|ID:myid|idIRout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.017 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|ID:myid|idIRout[2] {} } { 0.000ns 0.000ns 0.394ns 1.929ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 27 -1 0 } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.736 ns" { LC3_sim:inst|ID:myid|idIRout[2] LC3_sim:inst|FD:myfd|always0~26 LC3_sim:inst|FD:myfd|_fd_A[11]~369 LC3_sim:inst|FD:myfd|_fd_A[11]~370 LC3_sim:inst|FD:myfd|_fd_A[2]~387 LC3_sim:inst|EX:myex|ShiftLeft0~16 LC3_sim:inst|EX:myex|Mux31~4 LC3_sim:inst|EX:myex|Mux31~2 LC3_sim:inst|EX:myex|Mux31~3 LC3_sim:inst|EX:myex|Equal0~1DUPLICATE LC3_sim:inst|EX:myex|Equal0~0DUPLICATE LC3_sim:inst|EX:myex|exP~9 LC3_sim:inst|EX:myex|Selector2~0 LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.736 ns" { LC3_sim:inst|ID:myid|idIRout[2] {} LC3_sim:inst|FD:myfd|always0~26 {} LC3_sim:inst|FD:myfd|_fd_A[11]~369 {} LC3_sim:inst|FD:myfd|_fd_A[11]~370 {} LC3_sim:inst|FD:myfd|_fd_A[2]~387 {} LC3_sim:inst|EX:myex|ShiftLeft0~16 {} LC3_sim:inst|EX:myex|Mux31~4 {} LC3_sim:inst|EX:myex|Mux31~2 {} LC3_sim:inst|EX:myex|Mux31~3 {} LC3_sim:inst|EX:myex|Equal0~1DUPLICATE {} LC3_sim:inst|EX:myex|Equal0~0DUPLICATE {} LC3_sim:inst|EX:myex|exP~9 {} LC3_sim:inst|EX:myex|Selector2~0 {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.724ns 0.246ns 0.263ns 0.936ns 0.707ns 0.242ns 0.992ns 0.711ns 0.383ns 0.258ns 0.270ns 0.238ns 0.000ns } { 0.000ns 0.410ns 0.060ns 0.177ns 0.259ns 0.313ns 0.060ns 0.313ns 0.177ns 0.313ns 0.177ns 0.060ns 0.269ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.048 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.048 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.000ns 0.394ns 1.960ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { clk clk~clkctrl LC3_sim:inst|ID:myid|idIRout[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.017 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|ID:myid|idIRout[2] {} } { 0.000ns 0.000ns 0.394ns 1.929ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LC3_sim:inst\|EX:myex\|exCond reset clk 8.365 ns register " "Info: tsu for register \"LC3_sim:inst\|EX:myex\|exCond\" (data pin = \"reset\", clock pin = \"clk\") is 8.365 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.276 ns + Longest pin register " "Info: + Longest pin to register delay is 12.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns reset 1 PIN PIN_W37 91 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_W37; Fanout = 91; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -352 0 168 -336 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.945 ns) + CELL(0.259 ns) 7.188 ns LC3_sim:inst\|PSR\[1\]~50 2 COMB LCCOMB_X56_Y47_N14 3 " "Info: 2: + IC(5.945 ns) + CELL(0.259 ns) = 7.188 ns; Loc. = LCCOMB_X56_Y47_N14; Fanout = 3; COMB Node = 'LC3_sim:inst\|PSR\[1\]~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { reset LC3_sim:inst|PSR[1]~50 } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.398 ns) 7.879 ns LC3_sim:inst\|PSR\[0\]~54 3 COMB LCCOMB_X56_Y47_N26 7 " "Info: 3: + IC(0.293 ns) + CELL(0.398 ns) = 7.879 ns; Loc. = LCCOMB_X56_Y47_N26; Fanout = 7; COMB Node = 'LC3_sim:inst\|PSR\[0\]~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { LC3_sim:inst|PSR[1]~50 LC3_sim:inst|PSR[0]~54 } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.398 ns) 9.254 ns LC3_sim:inst\|EX:myex\|Cond~2 4 COMB LCCOMB_X53_Y49_N2 1 " "Info: 4: + IC(0.977 ns) + CELL(0.398 ns) = 9.254 ns; Loc. = LCCOMB_X53_Y49_N2; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Cond~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { LC3_sim:inst|PSR[0]~54 LC3_sim:inst|EX:myex|Cond~2 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.060 ns) 10.616 ns LC3_sim:inst\|EX:myex\|Cond~3 5 COMB LCCOMB_X46_Y45_N22 17 " "Info: 5: + IC(1.302 ns) + CELL(0.060 ns) = 10.616 ns; Loc. = LCCOMB_X46_Y45_N22; Fanout = 17; COMB Node = 'LC3_sim:inst\|EX:myex\|Cond~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { LC3_sim:inst|EX:myex|Cond~2 LC3_sim:inst|EX:myex|Cond~3 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.259 ns) 12.098 ns LC3_sim:inst\|EX:myex\|exCond~0 6 COMB LCCOMB_X53_Y49_N24 1 " "Info: 6: + IC(1.223 ns) + CELL(0.259 ns) = 12.098 ns; Loc. = LCCOMB_X53_Y49_N24; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|exCond~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { LC3_sim:inst|EX:myex|Cond~3 LC3_sim:inst|EX:myex|exCond~0 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 12.276 ns LC3_sim:inst\|EX:myex\|exCond 7 REG LCFF_X53_Y49_N25 18 " "Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 12.276 ns; Loc. = LCFF_X53_Y49_N25; Fanout = 18; REG Node = 'LC3_sim:inst\|EX:myex\|exCond'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { LC3_sim:inst|EX:myex|exCond~0 LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.536 ns ( 20.66 % ) " "Info: Total cell delay = 2.536 ns ( 20.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.740 ns ( 79.34 % ) " "Info: Total interconnect delay = 9.740 ns ( 79.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.276 ns" { reset LC3_sim:inst|PSR[1]~50 LC3_sim:inst|PSR[0]~54 LC3_sim:inst|EX:myex|Cond~2 LC3_sim:inst|EX:myex|Cond~3 LC3_sim:inst|EX:myex|exCond~0 LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.276 ns" { reset {} reset~combout {} LC3_sim:inst|PSR[1]~50 {} LC3_sim:inst|PSR[0]~54 {} LC3_sim:inst|EX:myex|Cond~2 {} LC3_sim:inst|EX:myex|Cond~3 {} LC3_sim:inst|EX:myex|exCond~0 {} LC3_sim:inst|EX:myex|exCond {} } { 0.000ns 0.000ns 5.945ns 0.293ns 0.977ns 1.302ns 1.223ns 0.000ns } { 0.000ns 0.984ns 0.259ns 0.398ns 0.398ns 0.060ns 0.259ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.015 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.378 ns clk~clkctrl 2 COMB CLKCTRL_G3 1033 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1033; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.710 ns) 4.015 ns LC3_sim:inst\|EX:myex\|exCond 3 REG LCFF_X53_Y49_N25 18 " "Info: 3: + IC(1.927 ns) + CELL(0.710 ns) = 4.015 ns; Loc. = LCFF_X53_Y49_N25; Fanout = 18; REG Node = 'LC3_sim:inst\|EX:myex\|exCond'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk~clkctrl LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 42.19 % ) " "Info: Total cell delay = 1.694 ns ( 42.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.321 ns ( 57.81 % ) " "Info: Total interconnect delay = 2.321 ns ( 57.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.015 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exCond {} } { 0.000ns 0.000ns 0.394ns 1.927ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.276 ns" { reset LC3_sim:inst|PSR[1]~50 LC3_sim:inst|PSR[0]~54 LC3_sim:inst|EX:myex|Cond~2 LC3_sim:inst|EX:myex|Cond~3 LC3_sim:inst|EX:myex|exCond~0 LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.276 ns" { reset {} reset~combout {} LC3_sim:inst|PSR[1]~50 {} LC3_sim:inst|PSR[0]~54 {} LC3_sim:inst|EX:myex|Cond~2 {} LC3_sim:inst|EX:myex|Cond~3 {} LC3_sim:inst|EX:myex|exCond~0 {} LC3_sim:inst|EX:myex|exCond {} } { 0.000ns 0.000ns 5.945ns 0.293ns 0.977ns 1.302ns 1.223ns 0.000ns } { 0.000ns 0.984ns 0.259ns 0.398ns 0.398ns 0.060ns 0.259ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.015 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exCond {} } { 0.000ns 0.000ns 0.394ns 1.927ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk intMDout_\[14\] LC3_sim:inst\|int_r 18.944 ns register " "Info: tco from clock \"clk\" to destination pin \"intMDout_\[14\]\" through register \"LC3_sim:inst\|int_r\" is 18.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.230 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.819 ns) 2.755 ns LC3_sim:inst\|INT:myint\|int_r_out 2 REG LCFF_X1_Y46_N25 2 " "Info: 2: + IC(0.952 ns) + CELL(0.819 ns) = 2.755 ns; Loc. = LCFF_X1_Y46_N25; Fanout = 2; REG Node = 'LC3_sim:inst\|INT:myint\|int_r_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { clk LC3_sim:inst|INT:myint|int_r_out } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.000 ns) 3.569 ns LC3_sim:inst\|INT:myint\|int_r_out~clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.569 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'LC3_sim:inst\|INT:myint\|int_r_out~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { LC3_sim:inst|INT:myint|int_r_out LC3_sim:inst|INT:myint|int_r_out~clkctrl } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.710 ns) 6.230 ns LC3_sim:inst\|int_r 4 REG LCFF_X60_Y48_N25 83 " "Info: 4: + IC(1.951 ns) + CELL(0.710 ns) = 6.230 ns; Loc. = LCFF_X60_Y48_N25; Fanout = 83; REG Node = 'LC3_sim:inst\|int_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { LC3_sim:inst|INT:myint|int_r_out~clkctrl LC3_sim:inst|int_r } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.513 ns ( 40.34 % ) " "Info: Total cell delay = 2.513 ns ( 40.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.717 ns ( 59.66 % ) " "Info: Total interconnect delay = 3.717 ns ( 59.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { clk LC3_sim:inst|INT:myint|int_r_out LC3_sim:inst|INT:myint|int_r_out~clkctrl LC3_sim:inst|int_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { clk {} clk~combout {} LC3_sim:inst|INT:myint|int_r_out {} LC3_sim:inst|INT:myint|int_r_out~clkctrl {} LC3_sim:inst|int_r {} } { 0.000ns 0.000ns 0.952ns 0.814ns 1.951ns } { 0.000ns 0.984ns 0.819ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.605 ns + Longest register pin " "Info: + Longest register to pin delay is 12.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LC3_sim:inst\|int_r 1 REG LCFF_X60_Y48_N25 83 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y48_N25; Fanout = 83; REG Node = 'LC3_sim:inst\|int_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LC3_sim:inst|int_r } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.262 ns) 1.299 ns LC3_sim:inst\|INT:myint\|flag~3 2 COMB LCCOMB_X63_Y46_N8 73 " "Info: 2: + IC(1.037 ns) + CELL(0.262 ns) = 1.299 ns; Loc. = LCCOMB_X63_Y46_N8; Fanout = 73; COMB Node = 'LC3_sim:inst\|INT:myint\|flag~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { LC3_sim:inst|int_r LC3_sim:inst|INT:myint|flag~3 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.593 ns) 2.733 ns LC3_sim:inst\|INT:myint\|Add1~2 3 COMB LCCOMB_X64_Y47_N0 2 " "Info: 3: + IC(0.841 ns) + CELL(0.593 ns) = 2.733 ns; Loc. = LCCOMB_X64_Y47_N0; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.774 ns LC3_sim:inst\|INT:myint\|Add1~6 4 COMB LCCOMB_X64_Y47_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 2.774 ns; Loc. = LCCOMB_X64_Y47_N2; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.815 ns LC3_sim:inst\|INT:myint\|Add1~10 5 COMB LCCOMB_X64_Y47_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 2.815 ns; Loc. = LCCOMB_X64_Y47_N4; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.856 ns LC3_sim:inst\|INT:myint\|Add1~14 6 COMB LCCOMB_X64_Y47_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 2.856 ns; Loc. = LCCOMB_X64_Y47_N6; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.897 ns LC3_sim:inst\|INT:myint\|Add1~18 7 COMB LCCOMB_X64_Y47_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 2.897 ns; Loc. = LCCOMB_X64_Y47_N8; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.938 ns LC3_sim:inst\|INT:myint\|Add1~22 8 COMB LCCOMB_X64_Y47_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 2.938 ns; Loc. = LCCOMB_X64_Y47_N10; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 2.979 ns LC3_sim:inst\|INT:myint\|Add1~26 9 COMB LCCOMB_X64_Y47_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.041 ns) = 2.979 ns; Loc. = LCCOMB_X64_Y47_N12; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.143 ns) 3.122 ns LC3_sim:inst\|INT:myint\|Add1~30 10 COMB LCCOMB_X64_Y47_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.143 ns) = 3.122 ns; Loc. = LCCOMB_X64_Y47_N14; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.163 ns LC3_sim:inst\|INT:myint\|Add1~34 11 COMB LCCOMB_X64_Y47_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 3.163 ns; Loc. = LCCOMB_X64_Y47_N16; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.204 ns LC3_sim:inst\|INT:myint\|Add1~38 12 COMB LCCOMB_X64_Y47_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 3.204 ns; Loc. = LCCOMB_X64_Y47_N18; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.245 ns LC3_sim:inst\|INT:myint\|Add1~42 13 COMB LCCOMB_X64_Y47_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 3.245 ns; Loc. = LCCOMB_X64_Y47_N20; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.286 ns LC3_sim:inst\|INT:myint\|Add1~46 14 COMB LCCOMB_X64_Y47_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 3.286 ns; Loc. = LCCOMB_X64_Y47_N22; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 3.430 ns LC3_sim:inst\|INT:myint\|Add1~49 15 COMB LCCOMB_X64_Y47_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.144 ns) = 3.430 ns; Loc. = LCCOMB_X64_Y47_N24; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~49 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.060 ns) 4.188 ns LC3_sim:inst\|INT:myint\|intMDout\[14\]~33 16 COMB LCCOMB_X64_Y48_N2 2 " "Info: 16: + IC(0.698 ns) + CELL(0.060 ns) = 4.188 ns; Loc. = LCCOMB_X64_Y48_N2; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|intMDout\[14\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { LC3_sim:inst|INT:myint|Add1~49 LC3_sim:inst|INT:myint|intMDout[14]~33 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.932 ns) + CELL(2.485 ns) 12.605 ns intMDout_\[14\] 17 PIN PIN_AN38 0 " "Info: 17: + IC(5.932 ns) + CELL(2.485 ns) = 12.605 ns; Loc. = PIN_AN38; Fanout = 0; PIN Node = 'intMDout_\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.417 ns" { LC3_sim:inst|INT:myint|intMDout[14]~33 intMDout_[14] } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { 400 392 592 416 "intMDout_\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.097 ns ( 32.50 % ) " "Info: Total cell delay = 4.097 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.508 ns ( 67.50 % ) " "Info: Total interconnect delay = 8.508 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.605 ns" { LC3_sim:inst|int_r LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~49 LC3_sim:inst|INT:myint|intMDout[14]~33 intMDout_[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.605 ns" { LC3_sim:inst|int_r {} LC3_sim:inst|INT:myint|flag~3 {} LC3_sim:inst|INT:myint|Add1~2 {} LC3_sim:inst|INT:myint|Add1~6 {} LC3_sim:inst|INT:myint|Add1~10 {} LC3_sim:inst|INT:myint|Add1~14 {} LC3_sim:inst|INT:myint|Add1~18 {} LC3_sim:inst|INT:myint|Add1~22 {} LC3_sim:inst|INT:myint|Add1~26 {} LC3_sim:inst|INT:myint|Add1~30 {} LC3_sim:inst|INT:myint|Add1~34 {} LC3_sim:inst|INT:myint|Add1~38 {} LC3_sim:inst|INT:myint|Add1~42 {} LC3_sim:inst|INT:myint|Add1~46 {} LC3_sim:inst|INT:myint|Add1~49 {} LC3_sim:inst|INT:myint|intMDout[14]~33 {} intMDout_[14] {} } { 0.000ns 1.037ns 0.841ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.698ns 5.932ns } { 0.000ns 0.262ns 0.593ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.143ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.060ns 2.485ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { clk LC3_sim:inst|INT:myint|int_r_out LC3_sim:inst|INT:myint|int_r_out~clkctrl LC3_sim:inst|int_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { clk {} clk~combout {} LC3_sim:inst|INT:myint|int_r_out {} LC3_sim:inst|INT:myint|int_r_out~clkctrl {} LC3_sim:inst|int_r {} } { 0.000ns 0.000ns 0.952ns 0.814ns 1.951ns } { 0.000ns 0.984ns 0.819ns 0.000ns 0.710ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.605 ns" { LC3_sim:inst|int_r LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~49 LC3_sim:inst|INT:myint|intMDout[14]~33 intMDout_[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.605 ns" { LC3_sim:inst|int_r {} LC3_sim:inst|INT:myint|flag~3 {} LC3_sim:inst|INT:myint|Add1~2 {} LC3_sim:inst|INT:myint|Add1~6 {} LC3_sim:inst|INT:myint|Add1~10 {} LC3_sim:inst|INT:myint|Add1~14 {} LC3_sim:inst|INT:myint|Add1~18 {} LC3_sim:inst|INT:myint|Add1~22 {} LC3_sim:inst|INT:myint|Add1~26 {} LC3_sim:inst|INT:myint|Add1~30 {} LC3_sim:inst|INT:myint|Add1~34 {} LC3_sim:inst|INT:myint|Add1~38 {} LC3_sim:inst|INT:myint|Add1~42 {} LC3_sim:inst|INT:myint|Add1~46 {} LC3_sim:inst|INT:myint|Add1~49 {} LC3_sim:inst|INT:myint|intMDout[14]~33 {} intMDout_[14] {} } { 0.000ns 1.037ns 0.841ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.698ns 5.932ns } { 0.000ns 0.262ns 0.593ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.143ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.060ns 2.485ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset intMDout_\[14\] 19.108 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"intMDout_\[14\]\" is 19.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns reset 1 PIN PIN_W37 91 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_W37; Fanout = 91; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -352 0 168 -336 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.420 ns) + CELL(0.398 ns) 7.802 ns LC3_sim:inst\|INT:myint\|flag~3 2 COMB LCCOMB_X63_Y46_N8 73 " "Info: 2: + IC(6.420 ns) + CELL(0.398 ns) = 7.802 ns; Loc. = LCCOMB_X63_Y46_N8; Fanout = 73; COMB Node = 'LC3_sim:inst\|INT:myint\|flag~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { reset LC3_sim:inst|INT:myint|flag~3 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.593 ns) 9.236 ns LC3_sim:inst\|INT:myint\|Add1~2 3 COMB LCCOMB_X64_Y47_N0 2 " "Info: 3: + IC(0.841 ns) + CELL(0.593 ns) = 9.236 ns; Loc. = LCCOMB_X64_Y47_N0; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.277 ns LC3_sim:inst\|INT:myint\|Add1~6 4 COMB LCCOMB_X64_Y47_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 9.277 ns; Loc. = LCCOMB_X64_Y47_N2; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.318 ns LC3_sim:inst\|INT:myint\|Add1~10 5 COMB LCCOMB_X64_Y47_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 9.318 ns; Loc. = LCCOMB_X64_Y47_N4; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.359 ns LC3_sim:inst\|INT:myint\|Add1~14 6 COMB LCCOMB_X64_Y47_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 9.359 ns; Loc. = LCCOMB_X64_Y47_N6; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.400 ns LC3_sim:inst\|INT:myint\|Add1~18 7 COMB LCCOMB_X64_Y47_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 9.400 ns; Loc. = LCCOMB_X64_Y47_N8; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.441 ns LC3_sim:inst\|INT:myint\|Add1~22 8 COMB LCCOMB_X64_Y47_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 9.441 ns; Loc. = LCCOMB_X64_Y47_N10; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.482 ns LC3_sim:inst\|INT:myint\|Add1~26 9 COMB LCCOMB_X64_Y47_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.041 ns) = 9.482 ns; Loc. = LCCOMB_X64_Y47_N12; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.143 ns) 9.625 ns LC3_sim:inst\|INT:myint\|Add1~30 10 COMB LCCOMB_X64_Y47_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.143 ns) = 9.625 ns; Loc. = LCCOMB_X64_Y47_N14; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.666 ns LC3_sim:inst\|INT:myint\|Add1~34 11 COMB LCCOMB_X64_Y47_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 9.666 ns; Loc. = LCCOMB_X64_Y47_N16; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.707 ns LC3_sim:inst\|INT:myint\|Add1~38 12 COMB LCCOMB_X64_Y47_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 9.707 ns; Loc. = LCCOMB_X64_Y47_N18; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.748 ns LC3_sim:inst\|INT:myint\|Add1~42 13 COMB LCCOMB_X64_Y47_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 9.748 ns; Loc. = LCCOMB_X64_Y47_N20; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.789 ns LC3_sim:inst\|INT:myint\|Add1~46 14 COMB LCCOMB_X64_Y47_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 9.789 ns; Loc. = LCCOMB_X64_Y47_N22; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 9.933 ns LC3_sim:inst\|INT:myint\|Add1~49 15 COMB LCCOMB_X64_Y47_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.144 ns) = 9.933 ns; Loc. = LCCOMB_X64_Y47_N24; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~49 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.060 ns) 10.691 ns LC3_sim:inst\|INT:myint\|intMDout\[14\]~33 16 COMB LCCOMB_X64_Y48_N2 2 " "Info: 16: + IC(0.698 ns) + CELL(0.060 ns) = 10.691 ns; Loc. = LCCOMB_X64_Y48_N2; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|intMDout\[14\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { LC3_sim:inst|INT:myint|Add1~49 LC3_sim:inst|INT:myint|intMDout[14]~33 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.932 ns) + CELL(2.485 ns) 19.108 ns intMDout_\[14\] 17 PIN PIN_AN38 0 " "Info: 17: + IC(5.932 ns) + CELL(2.485 ns) = 19.108 ns; Loc. = PIN_AN38; Fanout = 0; PIN Node = 'intMDout_\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.417 ns" { LC3_sim:inst|INT:myint|intMDout[14]~33 intMDout_[14] } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { 400 392 592 416 "intMDout_\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.217 ns ( 27.30 % ) " "Info: Total cell delay = 5.217 ns ( 27.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.891 ns ( 72.70 % ) " "Info: Total interconnect delay = 13.891 ns ( 72.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.108 ns" { reset LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~49 LC3_sim:inst|INT:myint|intMDout[14]~33 intMDout_[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.108 ns" { reset {} reset~combout {} LC3_sim:inst|INT:myint|flag~3 {} LC3_sim:inst|INT:myint|Add1~2 {} LC3_sim:inst|INT:myint|Add1~6 {} LC3_sim:inst|INT:myint|Add1~10 {} LC3_sim:inst|INT:myint|Add1~14 {} LC3_sim:inst|INT:myint|Add1~18 {} LC3_sim:inst|INT:myint|Add1~22 {} LC3_sim:inst|INT:myint|Add1~26 {} LC3_sim:inst|INT:myint|Add1~30 {} LC3_sim:inst|INT:myint|Add1~34 {} LC3_sim:inst|INT:myint|Add1~38 {} LC3_sim:inst|INT:myint|Add1~42 {} LC3_sim:inst|INT:myint|Add1~46 {} LC3_sim:inst|INT:myint|Add1~49 {} LC3_sim:inst|INT:myint|intMDout[14]~33 {} intMDout_[14] {} } { 0.000ns 0.000ns 6.420ns 0.841ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.698ns 5.932ns } { 0.000ns 0.984ns 0.398ns 0.593ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.143ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.060ns 2.485ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LC3_sim:inst\|INT:myint\|int_r_out reset clk -0.119 ns register " "Info: th for register \"LC3_sim:inst\|INT:myint\|int_r_out\" (data pin = \"reset\", clock pin = \"clk\") is -0.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.646 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.710 ns) 2.646 ns LC3_sim:inst\|INT:myint\|int_r_out 2 REG LCFF_X1_Y46_N25 2 " "Info: 2: + IC(0.952 ns) + CELL(0.710 ns) = 2.646 ns; Loc. = LCFF_X1_Y46_N25; Fanout = 2; REG Node = 'LC3_sim:inst\|INT:myint\|int_r_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { clk LC3_sim:inst|INT:myint|int_r_out } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 64.02 % ) " "Info: Total cell delay = 1.694 ns ( 64.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 35.98 % ) " "Info: Total interconnect delay = 0.952 ns ( 35.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk LC3_sim:inst|INT:myint|int_r_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} LC3_sim:inst|INT:myint|int_r_out {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.984ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.172 ns + " "Info: + Micro hold delay of destination is 0.172 ns" {  } { { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.937 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns reset 1 PIN PIN_W37 91 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_W37; Fanout = 91; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -352 0 168 -336 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.313 ns) 2.759 ns LC3_sim:inst\|INT:myint\|int_r_out~1 2 COMB LCCOMB_X1_Y46_N24 1 " "Info: 2: + IC(1.462 ns) + CELL(0.313 ns) = 2.759 ns; Loc. = LCCOMB_X1_Y46_N24; Fanout = 1; COMB Node = 'LC3_sim:inst\|INT:myint\|int_r_out~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { reset LC3_sim:inst|INT:myint|int_r_out~1 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.937 ns LC3_sim:inst\|INT:myint\|int_r_out 3 REG LCFF_X1_Y46_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.937 ns; Loc. = LCFF_X1_Y46_N25; Fanout = 2; REG Node = 'LC3_sim:inst\|INT:myint\|int_r_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { LC3_sim:inst|INT:myint|int_r_out~1 LC3_sim:inst|INT:myint|int_r_out } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 50.22 % ) " "Info: Total cell delay = 1.475 ns ( 50.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 49.78 % ) " "Info: Total interconnect delay = 1.462 ns ( 49.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { reset LC3_sim:inst|INT:myint|int_r_out~1 LC3_sim:inst|INT:myint|int_r_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { reset {} reset~combout {} LC3_sim:inst|INT:myint|int_r_out~1 {} LC3_sim:inst|INT:myint|int_r_out {} } { 0.000ns 0.000ns 1.462ns 0.000ns } { 0.000ns 0.984ns 0.313ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk LC3_sim:inst|INT:myint|int_r_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} LC3_sim:inst|INT:myint|int_r_out {} } { 0.000ns 0.000ns 0.952ns } { 0.000ns 0.984ns 0.710ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { reset LC3_sim:inst|INT:myint|int_r_out~1 LC3_sim:inst|INT:myint|int_r_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { reset {} reset~combout {} LC3_sim:inst|INT:myint|int_r_out~1 {} LC3_sim:inst|INT:myint|int_r_out {} } { 0.000ns 0.000ns 1.462ns 0.000ns } { 0.000ns 0.984ns 0.313ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 19:05:58 2013 " "Info: Processing ended: Fri May 24 19:05:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
