
*** Running vivado
    with args -log rc4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rc4.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rc4.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.129 ; gain = 43.016 ; free physical = 346481 ; free virtual = 417617
Command: synth_design -top rc4 -part xc7a100tfgg676-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32495 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1419.582 ; gain = 86.848 ; free physical = 346555 ; free virtual = 417716
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rc4' [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:24]
WARNING: [Synth 8-5788] Register key_reg in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register S_reg[0] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[1] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[2] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[3] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[4] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[5] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[6] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[7] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[8] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[9] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[10] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[11] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[12] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[13] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[14] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[15] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[16] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[17] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[18] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[19] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[20] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[21] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[22] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[23] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[24] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[25] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[26] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[27] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[28] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[29] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[30] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[31] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[32] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[33] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[34] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[35] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[36] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[37] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[38] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[39] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[40] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[41] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[42] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[43] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[44] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[45] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[46] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[47] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[48] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[49] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[50] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[51] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[52] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[53] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[54] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[55] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[56] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[57] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[58] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[59] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[60] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[61] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[62] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[63] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[64] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[65] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[66] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[67] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[68] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[69] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[70] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[71] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[72] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[73] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[74] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[75] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[76] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[77] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[78] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[79] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[80] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[81] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[82] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[83] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[84] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[85] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[86] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[87] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[88] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[89] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[90] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[91] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[92] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[93] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[94] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[95] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[96] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[97] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
WARNING: [Synth 8-5788] Register S_reg[98] in module rc4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:87]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM 'key_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "key_reg" dissolved into registers
WARNING: [Synth 8-3848] Net S[256] in module/entity rc4 does not have driver. [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:43]
INFO: [Synth 8-6155] done synthesizing module 'rc4' (1#1) [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 1514.215 ; gain = 181.480 ; free physical = 346304 ; free virtual = 417457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1514.215 ; gain = 181.480 ; free physical = 345968 ; free virtual = 417119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1522.215 ; gain = 189.480 ; free physical = 345968 ; free virtual = 417119
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/komal.inayat/Downloads/rc4-prbs/trunk/rc4.v:145]
INFO: [Synth 8-802] inferred FSM for state register 'KSState_reg' in module 'rc4'
INFO: [Synth 8-5546] ROM "S_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "S_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "K" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE2 |                              010 |                             0010
                 iSTATE1 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'KSState_reg' using encoding 'sequential' in module 'rc4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:38 . Memory (MB): peak = 1575.262 ; gain = 242.527 ; free physical = 346338 ; free virtual = 417522
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 264   
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 258   
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 776   
	   5 Input      1 Bit        Muxes := 264   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 264   
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 258   
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 776   
	   5 Input      1 Bit        Muxes := 264   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:51 ; elapsed = 00:17:48 . Memory (MB): peak = 2105.562 ; gain = 772.828 ; free physical = 370331 ; free virtual = 441675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:53 ; elapsed = 00:17:50 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369995 ; free virtual = 441340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:59 ; elapsed = 00:17:56 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 368883 ; free virtual = 440228
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:02 ; elapsed = 00:17:59 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369379 ; free virtual = 440726
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:02 ; elapsed = 00:18:00 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369367 ; free virtual = 440714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:03 ; elapsed = 00:18:00 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369369 ; free virtual = 440716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:03 ; elapsed = 00:18:00 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369368 ; free virtual = 440715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:04 ; elapsed = 00:18:01 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369316 ; free virtual = 440662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:04 ; elapsed = 00:18:01 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369293 ; free virtual = 440639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     3|
|4     |LUT2   |   157|
|5     |LUT3   |    76|
|6     |LUT4   |   227|
|7     |LUT5   |   674|
|8     |LUT6   |  4835|
|9     |MUXF7  |   805|
|10    |MUXF8  |   365|
|11    |FDCE   |    62|
|12    |FDRE   |  2123|
|13    |IBUF   |    10|
|14    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  9356|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:04 ; elapsed = 00:18:01 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369312 ; free virtual = 440658
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:04 ; elapsed = 00:18:01 . Memory (MB): peak = 2105.566 ; gain = 772.832 ; free physical = 369312 ; free virtual = 440658
Synthesis Optimization Complete : Time (s): cpu = 00:08:04 ; elapsed = 00:18:01 . Memory (MB): peak = 2105.570 ; gain = 772.832 ; free physical = 369312 ; free virtual = 440658
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rc4' is not ideal for floorplanning, since the cellview 'rc4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:10 ; elapsed = 00:18:08 . Memory (MB): peak = 2161.594 ; gain = 841.465 ; free physical = 370220 ; free virtual = 441566
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/komal.inayat/Downloads/rc4-prbs/project_1/project_1.runs/synth_1/rc4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rc4_utilization_synth.rpt -pb rc4_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2185.609 ; gain = 0.000 ; free physical = 370009 ; free virtual = 441372
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 13:24:07 2022...
