ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 70 3 view .LVU3
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 3


  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 70 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 70 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 71 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 71 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 71 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 71 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 71 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 75 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 80 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE134:
  92              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  93              		.align	1
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 4


  94              		.global	HAL_CAN_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_CAN_MspInit:
 100              	.LVL1:
 101              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 89 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 32
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 89 1 is_stmt 0 view .LVU16
 107 0000 00B5     		push	{lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 89B0     		sub	sp, sp, #36
 112              	.LCFI4:
 113              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 90 3 is_stmt 1 view .LVU17
 115              		.loc 1 90 20 is_stmt 0 view .LVU18
 116 0004 0023     		movs	r3, #0
 117 0006 0393     		str	r3, [sp, #12]
 118 0008 0493     		str	r3, [sp, #16]
 119 000a 0593     		str	r3, [sp, #20]
 120 000c 0693     		str	r3, [sp, #24]
 121 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN2)
 122              		.loc 1 91 3 is_stmt 1 view .LVU19
 123              		.loc 1 91 10 is_stmt 0 view .LVU20
 124 0010 0268     		ldr	r2, [r0]
 125              		.loc 1 91 5 view .LVU21
 126 0012 1A4B     		ldr	r3, .L9
 127 0014 9A42     		cmp	r2, r3
 128 0016 02D0     		beq	.L8
 129              	.LVL2:
 130              	.L5:
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 5


 102:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> CAN2_RX
 103:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> CAN2_TX
 104:Core/Src/stm32f4xx_hal_msp.c ****     */
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 115:Core/Src/stm32f4xx_hal_msp.c ****   }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** }
 131              		.loc 1 117 1 view .LVU22
 132 0018 09B0     		add	sp, sp, #36
 133              	.LCFI5:
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 4
 136              		@ sp needed
 137 001a 5DF804FB 		ldr	pc, [sp], #4
 138              	.LVL3:
 139              	.L8:
 140              	.LCFI6:
 141              		.cfi_restore_state
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 142              		.loc 1 97 5 is_stmt 1 view .LVU23
 143              	.LBB4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 144              		.loc 1 97 5 view .LVU24
 145 001e 0022     		movs	r2, #0
 146 0020 0092     		str	r2, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 147              		.loc 1 97 5 view .LVU25
 148 0022 03F5E833 		add	r3, r3, #118784
 149 0026 196C     		ldr	r1, [r3, #64]
 150 0028 41F08061 		orr	r1, r1, #67108864
 151 002c 1964     		str	r1, [r3, #64]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 152              		.loc 1 97 5 view .LVU26
 153 002e 196C     		ldr	r1, [r3, #64]
 154 0030 01F08061 		and	r1, r1, #67108864
 155 0034 0091     		str	r1, [sp]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 156              		.loc 1 97 5 view .LVU27
 157 0036 0099     		ldr	r1, [sp]
 158              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 159              		.loc 1 97 5 view .LVU28
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 160              		.loc 1 98 5 view .LVU29
 161              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 162              		.loc 1 98 5 view .LVU30
 163 0038 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 6


  98:Core/Src/stm32f4xx_hal_msp.c **** 
 164              		.loc 1 98 5 view .LVU31
 165 003a 196C     		ldr	r1, [r3, #64]
 166 003c 41F00071 		orr	r1, r1, #33554432
 167 0040 1964     		str	r1, [r3, #64]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 168              		.loc 1 98 5 view .LVU32
 169 0042 196C     		ldr	r1, [r3, #64]
 170 0044 01F00071 		and	r1, r1, #33554432
 171 0048 0191     		str	r1, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 172              		.loc 1 98 5 view .LVU33
 173 004a 0199     		ldr	r1, [sp, #4]
 174              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 98 5 view .LVU34
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 176              		.loc 1 100 5 view .LVU35
 177              	.LBB6:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 178              		.loc 1 100 5 view .LVU36
 179 004c 0292     		str	r2, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 180              		.loc 1 100 5 view .LVU37
 181 004e 1A6B     		ldr	r2, [r3, #48]
 182 0050 42F00202 		orr	r2, r2, #2
 183 0054 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 184              		.loc 1 100 5 view .LVU38
 185 0056 1B6B     		ldr	r3, [r3, #48]
 186 0058 03F00203 		and	r3, r3, #2
 187 005c 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 188              		.loc 1 100 5 view .LVU39
 189 005e 029B     		ldr	r3, [sp, #8]
 190              	.LBE6:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 191              		.loc 1 100 5 view .LVU40
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192              		.loc 1 105 5 view .LVU41
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 105 25 is_stmt 0 view .LVU42
 194 0060 6023     		movs	r3, #96
 195 0062 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 106 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 106 26 is_stmt 0 view .LVU44
 198 0064 0223     		movs	r3, #2
 199 0066 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 200              		.loc 1 107 5 is_stmt 1 view .LVU45
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 201              		.loc 1 108 5 view .LVU46
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 202              		.loc 1 108 27 is_stmt 0 view .LVU47
 203 0068 0323     		movs	r3, #3
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 7


 204 006a 0693     		str	r3, [sp, #24]
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 205              		.loc 1 109 5 is_stmt 1 view .LVU48
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 206              		.loc 1 109 31 is_stmt 0 view .LVU49
 207 006c 0923     		movs	r3, #9
 208 006e 0793     		str	r3, [sp, #28]
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 209              		.loc 1 110 5 is_stmt 1 view .LVU50
 210 0070 03A9     		add	r1, sp, #12
 211 0072 0348     		ldr	r0, .L9+4
 212              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 213              		.loc 1 110 5 is_stmt 0 view .LVU51
 214 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL5:
 216              		.loc 1 117 1 view .LVU52
 217 0078 CEE7     		b	.L5
 218              	.L10:
 219 007a 00BF     		.align	2
 220              	.L9:
 221 007c 00680040 		.word	1073768448
 222 0080 00040240 		.word	1073873920
 223              		.cfi_endproc
 224              	.LFE135:
 226              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 227              		.align	1
 228              		.global	HAL_CAN_MspDeInit
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 233              	HAL_CAN_MspDeInit:
 234              	.LVL6:
 235              	.LFB136:
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** /**
 120:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 121:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 123:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f4xx_hal_msp.c **** */
 125:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 126:Core/Src/stm32f4xx_hal_msp.c **** {
 236              		.loc 1 126 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		.loc 1 126 1 is_stmt 0 view .LVU54
 241 0000 08B5     		push	{r3, lr}
 242              	.LCFI7:
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 3, -8
 245              		.cfi_offset 14, -4
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN2)
 246              		.loc 1 127 3 is_stmt 1 view .LVU55
 247              		.loc 1 127 10 is_stmt 0 view .LVU56
 248 0002 0268     		ldr	r2, [r0]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 8


 249              		.loc 1 127 5 view .LVU57
 250 0004 094B     		ldr	r3, .L15
 251 0006 9A42     		cmp	r2, r3
 252 0008 00D0     		beq	.L14
 253              	.LVL7:
 254              	.L11:
 128:Core/Src/stm32f4xx_hal_msp.c ****   {
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 132:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 134:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 137:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> CAN2_RX
 138:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> CAN2_TX
 139:Core/Src/stm32f4xx_hal_msp.c ****     */
 140:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 145:Core/Src/stm32f4xx_hal_msp.c ****   }
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** }
 255              		.loc 1 147 1 view .LVU58
 256 000a 08BD     		pop	{r3, pc}
 257              	.LVL8:
 258              	.L14:
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 259              		.loc 1 133 5 is_stmt 1 view .LVU59
 260 000c 03F5E833 		add	r3, r3, #118784
 261 0010 1A6C     		ldr	r2, [r3, #64]
 262 0012 22F08062 		bic	r2, r2, #67108864
 263 0016 1A64     		str	r2, [r3, #64]
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 264              		.loc 1 134 5 view .LVU60
 265 0018 1A6C     		ldr	r2, [r3, #64]
 266 001a 22F00072 		bic	r2, r2, #33554432
 267 001e 1A64     		str	r2, [r3, #64]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 268              		.loc 1 140 5 view .LVU61
 269 0020 6021     		movs	r1, #96
 270 0022 0348     		ldr	r0, .L15+4
 271              	.LVL9:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 140 5 is_stmt 0 view .LVU62
 273 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 274              	.LVL10:
 275              		.loc 1 147 1 view .LVU63
 276 0028 EFE7     		b	.L11
 277              	.L16:
 278 002a 00BF     		.align	2
 279              	.L15:
 280 002c 00680040 		.word	1073768448
 281 0030 00040240 		.word	1073873920
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 9


 282              		.cfi_endproc
 283              	.LFE136:
 285              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_CRC_MspInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	HAL_CRC_MspInit:
 293              	.LVL11:
 294              	.LFB137:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c **** /**
 150:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP Initialization
 151:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 153:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f4xx_hal_msp.c **** */
 155:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 156:Core/Src/stm32f4xx_hal_msp.c **** {
 295              		.loc 1 156 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 157:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 300              		.loc 1 157 3 view .LVU65
 301              		.loc 1 157 10 is_stmt 0 view .LVU66
 302 0000 0268     		ldr	r2, [r0]
 303              		.loc 1 157 5 view .LVU67
 304 0002 094B     		ldr	r3, .L24
 305 0004 9A42     		cmp	r2, r3
 306 0006 00D0     		beq	.L23
 307 0008 7047     		bx	lr
 308              	.L23:
 156:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 309              		.loc 1 156 1 view .LVU68
 310 000a 82B0     		sub	sp, sp, #8
 311              	.LCFI8:
 312              		.cfi_def_cfa_offset 8
 158:Core/Src/stm32f4xx_hal_msp.c ****   {
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 162:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 313              		.loc 1 163 5 is_stmt 1 view .LVU69
 314              	.LBB7:
 315              		.loc 1 163 5 view .LVU70
 316 000c 0023     		movs	r3, #0
 317 000e 0193     		str	r3, [sp, #4]
 318              		.loc 1 163 5 view .LVU71
 319 0010 064B     		ldr	r3, .L24+4
 320 0012 1A6B     		ldr	r2, [r3, #48]
 321 0014 42F48052 		orr	r2, r2, #4096
 322 0018 1A63     		str	r2, [r3, #48]
 323              		.loc 1 163 5 view .LVU72
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 10


 324 001a 1B6B     		ldr	r3, [r3, #48]
 325 001c 03F48053 		and	r3, r3, #4096
 326 0020 0193     		str	r3, [sp, #4]
 327              		.loc 1 163 5 view .LVU73
 328 0022 019B     		ldr	r3, [sp, #4]
 329              	.LBE7:
 330              		.loc 1 163 5 view .LVU74
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 167:Core/Src/stm32f4xx_hal_msp.c ****   }
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c **** }
 331              		.loc 1 169 1 is_stmt 0 view .LVU75
 332 0024 02B0     		add	sp, sp, #8
 333              	.LCFI9:
 334              		.cfi_def_cfa_offset 0
 335              		@ sp needed
 336 0026 7047     		bx	lr
 337              	.L25:
 338              		.align	2
 339              	.L24:
 340 0028 00300240 		.word	1073885184
 341 002c 00380240 		.word	1073887232
 342              		.cfi_endproc
 343              	.LFE137:
 345              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_CRC_MspDeInit
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	HAL_CRC_MspDeInit:
 353              	.LVL12:
 354              	.LFB138:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c **** /**
 172:Core/Src/stm32f4xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 173:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 174:Core/Src/stm32f4xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 175:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 176:Core/Src/stm32f4xx_hal_msp.c **** */
 177:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 178:Core/Src/stm32f4xx_hal_msp.c **** {
 355              		.loc 1 178 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		@ link register save eliminated.
 179:Core/Src/stm32f4xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 360              		.loc 1 179 3 view .LVU77
 361              		.loc 1 179 10 is_stmt 0 view .LVU78
 362 0000 0268     		ldr	r2, [r0]
 363              		.loc 1 179 5 view .LVU79
 364 0002 054B     		ldr	r3, .L29
 365 0004 9A42     		cmp	r2, r3
 366 0006 00D0     		beq	.L28
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 11


 367              	.L26:
 180:Core/Src/stm32f4xx_hal_msp.c ****   {
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 189:Core/Src/stm32f4xx_hal_msp.c ****   }
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c **** }
 368              		.loc 1 191 1 view .LVU80
 369 0008 7047     		bx	lr
 370              	.L28:
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 371              		.loc 1 185 5 is_stmt 1 view .LVU81
 372 000a 044A     		ldr	r2, .L29+4
 373 000c 136B     		ldr	r3, [r2, #48]
 374 000e 23F48053 		bic	r3, r3, #4096
 375 0012 1363     		str	r3, [r2, #48]
 376              		.loc 1 191 1 is_stmt 0 view .LVU82
 377 0014 F8E7     		b	.L26
 378              	.L30:
 379 0016 00BF     		.align	2
 380              	.L29:
 381 0018 00300240 		.word	1073885184
 382 001c 00380240 		.word	1073887232
 383              		.cfi_endproc
 384              	.LFE138:
 386              		.section	.text.HAL_DMA2D_MspInit,"ax",%progbits
 387              		.align	1
 388              		.global	HAL_DMA2D_MspInit
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 393              	HAL_DMA2D_MspInit:
 394              	.LVL13:
 395              	.LFB139:
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c **** /**
 194:Core/Src/stm32f4xx_hal_msp.c **** * @brief DMA2D MSP Initialization
 195:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 196:Core/Src/stm32f4xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 197:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 198:Core/Src/stm32f4xx_hal_msp.c **** */
 199:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
 200:Core/Src/stm32f4xx_hal_msp.c **** {
 396              		.loc 1 200 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 8
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 201:Core/Src/stm32f4xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 400              		.loc 1 201 3 view .LVU84
 401              		.loc 1 201 12 is_stmt 0 view .LVU85
 402 0000 0268     		ldr	r2, [r0]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 12


 403              		.loc 1 201 5 view .LVU86
 404 0002 0E4B     		ldr	r3, .L38
 405 0004 9A42     		cmp	r2, r3
 406 0006 00D0     		beq	.L37
 407 0008 7047     		bx	lr
 408              	.L37:
 200:Core/Src/stm32f4xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 409              		.loc 1 200 1 view .LVU87
 410 000a 00B5     		push	{lr}
 411              	.LCFI10:
 412              		.cfi_def_cfa_offset 4
 413              		.cfi_offset 14, -4
 414 000c 83B0     		sub	sp, sp, #12
 415              	.LCFI11:
 416              		.cfi_def_cfa_offset 16
 202:Core/Src/stm32f4xx_hal_msp.c ****   {
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 0 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 0 */
 206:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_ENABLE();
 417              		.loc 1 207 5 is_stmt 1 view .LVU88
 418              	.LBB8:
 419              		.loc 1 207 5 view .LVU89
 420 000e 0022     		movs	r2, #0
 421 0010 0192     		str	r2, [sp, #4]
 422              		.loc 1 207 5 view .LVU90
 423 0012 A3F5F043 		sub	r3, r3, #30720
 424 0016 196B     		ldr	r1, [r3, #48]
 425 0018 41F40001 		orr	r1, r1, #8388608
 426 001c 1963     		str	r1, [r3, #48]
 427              		.loc 1 207 5 view .LVU91
 428 001e 1B6B     		ldr	r3, [r3, #48]
 429 0020 03F40003 		and	r3, r3, #8388608
 430 0024 0193     		str	r3, [sp, #4]
 431              		.loc 1 207 5 view .LVU92
 432 0026 019B     		ldr	r3, [sp, #4]
 433              	.LBE8:
 434              		.loc 1 207 5 view .LVU93
 208:Core/Src/stm32f4xx_hal_msp.c ****     /* DMA2D interrupt Init */
 209:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 435              		.loc 1 209 5 view .LVU94
 436 0028 0521     		movs	r1, #5
 437 002a 5A20     		movs	r0, #90
 438              	.LVL14:
 439              		.loc 1 209 5 is_stmt 0 view .LVU95
 440 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 441              	.LVL15:
 210:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 442              		.loc 1 210 5 is_stmt 1 view .LVU96
 443 0030 5A20     		movs	r0, #90
 444 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 445              	.LVL16:
 211:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 1 */
 214:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 13


 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c **** }
 446              		.loc 1 216 1 is_stmt 0 view .LVU97
 447 0036 03B0     		add	sp, sp, #12
 448              	.LCFI12:
 449              		.cfi_def_cfa_offset 4
 450              		@ sp needed
 451 0038 5DF804FB 		ldr	pc, [sp], #4
 452              	.L39:
 453              		.align	2
 454              	.L38:
 455 003c 00B00240 		.word	1073917952
 456              		.cfi_endproc
 457              	.LFE139:
 459              		.section	.text.HAL_DMA2D_MspDeInit,"ax",%progbits
 460              		.align	1
 461              		.global	HAL_DMA2D_MspDeInit
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	HAL_DMA2D_MspDeInit:
 467              	.LVL17:
 468              	.LFB140:
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c **** /**
 219:Core/Src/stm32f4xx_hal_msp.c **** * @brief DMA2D MSP De-Initialization
 220:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 221:Core/Src/stm32f4xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 222:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 223:Core/Src/stm32f4xx_hal_msp.c **** */
 224:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d)
 225:Core/Src/stm32f4xx_hal_msp.c **** {
 469              		.loc 1 225 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		.loc 1 225 1 is_stmt 0 view .LVU99
 474 0000 08B5     		push	{r3, lr}
 475              	.LCFI13:
 476              		.cfi_def_cfa_offset 8
 477              		.cfi_offset 3, -8
 478              		.cfi_offset 14, -4
 226:Core/Src/stm32f4xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 479              		.loc 1 226 3 is_stmt 1 view .LVU100
 480              		.loc 1 226 12 is_stmt 0 view .LVU101
 481 0002 0268     		ldr	r2, [r0]
 482              		.loc 1 226 5 view .LVU102
 483 0004 064B     		ldr	r3, .L44
 484 0006 9A42     		cmp	r2, r3
 485 0008 00D0     		beq	.L43
 486              	.LVL18:
 487              	.L40:
 227:Core/Src/stm32f4xx_hal_msp.c ****   {
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 0 */
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 14


 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_DISABLE();
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****     /* DMA2D interrupt DeInit */
 235:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(DMA2D_IRQn);
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 1 */
 239:Core/Src/stm32f4xx_hal_msp.c ****   }
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c **** }
 488              		.loc 1 241 1 view .LVU103
 489 000a 08BD     		pop	{r3, pc}
 490              	.LVL19:
 491              	.L43:
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 492              		.loc 1 232 5 is_stmt 1 view .LVU104
 493 000c 054A     		ldr	r2, .L44+4
 494 000e 136B     		ldr	r3, [r2, #48]
 495 0010 23F40003 		bic	r3, r3, #8388608
 496 0014 1363     		str	r3, [r2, #48]
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 497              		.loc 1 235 5 view .LVU105
 498 0016 5A20     		movs	r0, #90
 499              	.LVL20:
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 500              		.loc 1 235 5 is_stmt 0 view .LVU106
 501 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 502              	.LVL21:
 503              		.loc 1 241 1 view .LVU107
 504 001c F5E7     		b	.L40
 505              	.L45:
 506 001e 00BF     		.align	2
 507              	.L44:
 508 0020 00B00240 		.word	1073917952
 509 0024 00380240 		.word	1073887232
 510              		.cfi_endproc
 511              	.LFE140:
 513              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 514              		.align	1
 515              		.global	HAL_I2C_MspInit
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 520              	HAL_I2C_MspInit:
 521              	.LVL22:
 522              	.LFB141:
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c **** /**
 244:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 245:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 246:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 247:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 248:Core/Src/stm32f4xx_hal_msp.c **** */
 249:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 250:Core/Src/stm32f4xx_hal_msp.c **** {
 523              		.loc 1 250 1 is_stmt 1 view -0
 524              		.cfi_startproc
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 15


 525              		@ args = 0, pretend = 0, frame = 32
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		.loc 1 250 1 is_stmt 0 view .LVU109
 528 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 529              	.LCFI14:
 530              		.cfi_def_cfa_offset 24
 531              		.cfi_offset 4, -24
 532              		.cfi_offset 5, -20
 533              		.cfi_offset 6, -16
 534              		.cfi_offset 7, -12
 535              		.cfi_offset 8, -8
 536              		.cfi_offset 14, -4
 537 0004 88B0     		sub	sp, sp, #32
 538              	.LCFI15:
 539              		.cfi_def_cfa_offset 56
 251:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 540              		.loc 1 251 3 is_stmt 1 view .LVU110
 541              		.loc 1 251 20 is_stmt 0 view .LVU111
 542 0006 0023     		movs	r3, #0
 543 0008 0393     		str	r3, [sp, #12]
 544 000a 0493     		str	r3, [sp, #16]
 545 000c 0593     		str	r3, [sp, #20]
 546 000e 0693     		str	r3, [sp, #24]
 547 0010 0793     		str	r3, [sp, #28]
 252:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 548              		.loc 1 252 3 is_stmt 1 view .LVU112
 549              		.loc 1 252 10 is_stmt 0 view .LVU113
 550 0012 0268     		ldr	r2, [r0]
 551              		.loc 1 252 5 view .LVU114
 552 0014 204B     		ldr	r3, .L50
 553 0016 9A42     		cmp	r2, r3
 554 0018 02D0     		beq	.L49
 555              	.LVL23:
 556              	.L46:
 253:Core/Src/stm32f4xx_hal_msp.c ****   {
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 259:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 260:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 261:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 262:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 263:Core/Src/stm32f4xx_hal_msp.c ****     */
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 269:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 274:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 16


 276:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 279:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 280:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 283:Core/Src/stm32f4xx_hal_msp.c ****   }
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 285:Core/Src/stm32f4xx_hal_msp.c **** }
 557              		.loc 1 285 1 view .LVU115
 558 001a 08B0     		add	sp, sp, #32
 559              	.LCFI16:
 560              		.cfi_remember_state
 561              		.cfi_def_cfa_offset 24
 562              		@ sp needed
 563 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 564              	.LVL24:
 565              	.L49:
 566              	.LCFI17:
 567              		.cfi_restore_state
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 568              		.loc 1 258 5 is_stmt 1 view .LVU116
 569              	.LBB9:
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 570              		.loc 1 258 5 view .LVU117
 571 0020 0025     		movs	r5, #0
 572 0022 0095     		str	r5, [sp]
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 573              		.loc 1 258 5 view .LVU118
 574 0024 1D4C     		ldr	r4, .L50+4
 575 0026 236B     		ldr	r3, [r4, #48]
 576 0028 43F00403 		orr	r3, r3, #4
 577 002c 2363     		str	r3, [r4, #48]
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 578              		.loc 1 258 5 view .LVU119
 579 002e 236B     		ldr	r3, [r4, #48]
 580 0030 03F00403 		and	r3, r3, #4
 581 0034 0093     		str	r3, [sp]
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 582              		.loc 1 258 5 view .LVU120
 583 0036 009B     		ldr	r3, [sp]
 584              	.LBE9:
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 585              		.loc 1 258 5 view .LVU121
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 586              		.loc 1 259 5 view .LVU122
 587              	.LBB10:
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 588              		.loc 1 259 5 view .LVU123
 589 0038 0195     		str	r5, [sp, #4]
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 590              		.loc 1 259 5 view .LVU124
 591 003a 236B     		ldr	r3, [r4, #48]
 592 003c 43F00103 		orr	r3, r3, #1
 593 0040 2363     		str	r3, [r4, #48]
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 17


 594              		.loc 1 259 5 view .LVU125
 595 0042 236B     		ldr	r3, [r4, #48]
 596 0044 03F00103 		and	r3, r3, #1
 597 0048 0193     		str	r3, [sp, #4]
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 598              		.loc 1 259 5 view .LVU126
 599 004a 019B     		ldr	r3, [sp, #4]
 600              	.LBE10:
 259:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 601              		.loc 1 259 5 view .LVU127
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 602              		.loc 1 264 5 view .LVU128
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 603              		.loc 1 264 25 is_stmt 0 view .LVU129
 604 004c 4FF40073 		mov	r3, #512
 605 0050 0393     		str	r3, [sp, #12]
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 606              		.loc 1 265 5 is_stmt 1 view .LVU130
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 607              		.loc 1 265 26 is_stmt 0 view .LVU131
 608 0052 4FF01208 		mov	r8, #18
 609 0056 CDF81080 		str	r8, [sp, #16]
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 610              		.loc 1 266 5 is_stmt 1 view .LVU132
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 611              		.loc 1 266 26 is_stmt 0 view .LVU133
 612 005a 0127     		movs	r7, #1
 613 005c 0597     		str	r7, [sp, #20]
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 614              		.loc 1 267 5 is_stmt 1 view .LVU134
 268:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 615              		.loc 1 268 5 view .LVU135
 268:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 616              		.loc 1 268 31 is_stmt 0 view .LVU136
 617 005e 0426     		movs	r6, #4
 618 0060 0796     		str	r6, [sp, #28]
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 619              		.loc 1 269 5 is_stmt 1 view .LVU137
 620 0062 03A9     		add	r1, sp, #12
 621 0064 0E48     		ldr	r0, .L50+8
 622              	.LVL25:
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 623              		.loc 1 269 5 is_stmt 0 view .LVU138
 624 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 625              	.LVL26:
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 626              		.loc 1 271 5 is_stmt 1 view .LVU139
 271:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 627              		.loc 1 271 25 is_stmt 0 view .LVU140
 628 006a 4FF48073 		mov	r3, #256
 629 006e 0393     		str	r3, [sp, #12]
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 630              		.loc 1 272 5 is_stmt 1 view .LVU141
 272:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 631              		.loc 1 272 26 is_stmt 0 view .LVU142
 632 0070 CDF81080 		str	r8, [sp, #16]
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 18


 633              		.loc 1 273 5 is_stmt 1 view .LVU143
 273:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 634              		.loc 1 273 26 is_stmt 0 view .LVU144
 635 0074 0597     		str	r7, [sp, #20]
 274:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 636              		.loc 1 274 5 is_stmt 1 view .LVU145
 274:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 637              		.loc 1 274 27 is_stmt 0 view .LVU146
 638 0076 0695     		str	r5, [sp, #24]
 275:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 639              		.loc 1 275 5 is_stmt 1 view .LVU147
 275:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 640              		.loc 1 275 31 is_stmt 0 view .LVU148
 641 0078 0796     		str	r6, [sp, #28]
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 642              		.loc 1 276 5 is_stmt 1 view .LVU149
 643 007a 03A9     		add	r1, sp, #12
 644 007c 0948     		ldr	r0, .L50+12
 645 007e FFF7FEFF 		bl	HAL_GPIO_Init
 646              	.LVL27:
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 647              		.loc 1 279 5 view .LVU150
 648              	.LBB11:
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 649              		.loc 1 279 5 view .LVU151
 650 0082 0295     		str	r5, [sp, #8]
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 651              		.loc 1 279 5 view .LVU152
 652 0084 236C     		ldr	r3, [r4, #64]
 653 0086 43F40003 		orr	r3, r3, #8388608
 654 008a 2364     		str	r3, [r4, #64]
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 655              		.loc 1 279 5 view .LVU153
 656 008c 236C     		ldr	r3, [r4, #64]
 657 008e 03F40003 		and	r3, r3, #8388608
 658 0092 0293     		str	r3, [sp, #8]
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 659              		.loc 1 279 5 view .LVU154
 660 0094 029B     		ldr	r3, [sp, #8]
 661              	.LBE11:
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 662              		.loc 1 279 5 view .LVU155
 663              		.loc 1 285 1 is_stmt 0 view .LVU156
 664 0096 C0E7     		b	.L46
 665              	.L51:
 666              		.align	2
 667              	.L50:
 668 0098 005C0040 		.word	1073765376
 669 009c 00380240 		.word	1073887232
 670 00a0 00080240 		.word	1073874944
 671 00a4 00000240 		.word	1073872896
 672              		.cfi_endproc
 673              	.LFE141:
 675              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 676              		.align	1
 677              		.global	HAL_I2C_MspDeInit
 678              		.syntax unified
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 19


 679              		.thumb
 680              		.thumb_func
 682              	HAL_I2C_MspDeInit:
 683              	.LVL28:
 684              	.LFB142:
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 287:Core/Src/stm32f4xx_hal_msp.c **** /**
 288:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 289:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 290:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 291:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 292:Core/Src/stm32f4xx_hal_msp.c **** */
 293:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 294:Core/Src/stm32f4xx_hal_msp.c **** {
 685              		.loc 1 294 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		.loc 1 294 1 is_stmt 0 view .LVU158
 690 0000 08B5     		push	{r3, lr}
 691              	.LCFI18:
 692              		.cfi_def_cfa_offset 8
 693              		.cfi_offset 3, -8
 694              		.cfi_offset 14, -4
 295:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 695              		.loc 1 295 3 is_stmt 1 view .LVU159
 696              		.loc 1 295 10 is_stmt 0 view .LVU160
 697 0002 0268     		ldr	r2, [r0]
 698              		.loc 1 295 5 view .LVU161
 699 0004 094B     		ldr	r3, .L56
 700 0006 9A42     		cmp	r2, r3
 701 0008 00D0     		beq	.L55
 702              	.LVL29:
 703              	.L52:
 296:Core/Src/stm32f4xx_hal_msp.c ****   {
 297:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 299:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 300:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 301:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 304:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> I2C3_SDA
 305:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 306:Core/Src/stm32f4xx_hal_msp.c ****     */
 307:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 313:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 314:Core/Src/stm32f4xx_hal_msp.c ****   }
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c **** }
 704              		.loc 1 316 1 view .LVU162
 705 000a 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 20


 706              	.LVL30:
 707              	.L55:
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 708              		.loc 1 301 5 is_stmt 1 view .LVU163
 709 000c 084A     		ldr	r2, .L56+4
 710 000e 136C     		ldr	r3, [r2, #64]
 711 0010 23F40003 		bic	r3, r3, #8388608
 712 0014 1364     		str	r3, [r2, #64]
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 713              		.loc 1 307 5 view .LVU164
 714 0016 4FF40071 		mov	r1, #512
 715 001a 0648     		ldr	r0, .L56+8
 716              	.LVL31:
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 717              		.loc 1 307 5 is_stmt 0 view .LVU165
 718 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 719              	.LVL32:
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 720              		.loc 1 309 5 is_stmt 1 view .LVU166
 721 0020 4FF48071 		mov	r1, #256
 722 0024 0448     		ldr	r0, .L56+12
 723 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 724              	.LVL33:
 725              		.loc 1 316 1 is_stmt 0 view .LVU167
 726 002a EEE7     		b	.L52
 727              	.L57:
 728              		.align	2
 729              	.L56:
 730 002c 005C0040 		.word	1073765376
 731 0030 00380240 		.word	1073887232
 732 0034 00080240 		.word	1073874944
 733 0038 00000240 		.word	1073872896
 734              		.cfi_endproc
 735              	.LFE142:
 737              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
 738              		.align	1
 739              		.global	HAL_LTDC_MspInit
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 744              	HAL_LTDC_MspInit:
 745              	.LVL34:
 746              	.LFB143:
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c **** /**
 319:Core/Src/stm32f4xx_hal_msp.c **** * @brief LTDC MSP Initialization
 320:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 321:Core/Src/stm32f4xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 322:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 323:Core/Src/stm32f4xx_hal_msp.c **** */
 324:Core/Src/stm32f4xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 325:Core/Src/stm32f4xx_hal_msp.c **** {
 747              		.loc 1 325 1 is_stmt 1 view -0
 748              		.cfi_startproc
 749              		@ args = 0, pretend = 0, frame = 96
 750              		@ frame_needed = 0, uses_anonymous_args = 0
 751              		.loc 1 325 1 is_stmt 0 view .LVU169
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 21


 752 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 753              	.LCFI19:
 754              		.cfi_def_cfa_offset 24
 755              		.cfi_offset 4, -24
 756              		.cfi_offset 5, -20
 757              		.cfi_offset 6, -16
 758              		.cfi_offset 7, -12
 759              		.cfi_offset 8, -8
 760              		.cfi_offset 14, -4
 761 0004 98B0     		sub	sp, sp, #96
 762              	.LCFI20:
 763              		.cfi_def_cfa_offset 120
 764 0006 0446     		mov	r4, r0
 326:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 765              		.loc 1 326 3 is_stmt 1 view .LVU170
 766              		.loc 1 326 20 is_stmt 0 view .LVU171
 767 0008 0021     		movs	r1, #0
 768 000a 1391     		str	r1, [sp, #76]
 769 000c 1491     		str	r1, [sp, #80]
 770 000e 1591     		str	r1, [sp, #84]
 771 0010 1691     		str	r1, [sp, #88]
 772 0012 1791     		str	r1, [sp, #92]
 327:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 773              		.loc 1 327 3 is_stmt 1 view .LVU172
 774              		.loc 1 327 28 is_stmt 0 view .LVU173
 775 0014 3022     		movs	r2, #48
 776 0016 07A8     		add	r0, sp, #28
 777              	.LVL35:
 778              		.loc 1 327 28 view .LVU174
 779 0018 FFF7FEFF 		bl	memset
 780              	.LVL36:
 328:Core/Src/stm32f4xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 781              		.loc 1 328 3 is_stmt 1 view .LVU175
 782              		.loc 1 328 11 is_stmt 0 view .LVU176
 783 001c 2268     		ldr	r2, [r4]
 784              		.loc 1 328 5 view .LVU177
 785 001e 624B     		ldr	r3, .L64
 786 0020 9A42     		cmp	r2, r3
 787 0022 02D0     		beq	.L62
 788              	.LVL37:
 789              	.L58:
 329:Core/Src/stm32f4xx_hal_msp.c ****   {
 330:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 332:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 335:Core/Src/stm32f4xx_hal_msp.c ****   */
 336:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 337:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 338:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 339:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 340:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 341:Core/Src/stm32f4xx_hal_msp.c ****     {
 342:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 343:Core/Src/stm32f4xx_hal_msp.c ****     }
 344:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 22


 345:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 346:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 347:Core/Src/stm32f4xx_hal_msp.c **** 
 348:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 350:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 353:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 354:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 355:Core/Src/stm32f4xx_hal_msp.c ****     PF10     ------> LTDC_DE
 356:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> LTDC_B5
 357:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> LTDC_VSYNC
 358:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> LTDC_G2
 359:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> LTDC_R3
 360:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> LTDC_R6
 361:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> LTDC_G4
 362:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> LTDC_G5
 363:Core/Src/stm32f4xx_hal_msp.c ****     PG6     ------> LTDC_R7
 364:Core/Src/stm32f4xx_hal_msp.c ****     PG7     ------> LTDC_CLK
 365:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> LTDC_HSYNC
 366:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> LTDC_G6
 367:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> LTDC_R4
 368:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> LTDC_R5
 369:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> LTDC_R2
 370:Core/Src/stm32f4xx_hal_msp.c ****     PD3     ------> LTDC_G7
 371:Core/Src/stm32f4xx_hal_msp.c ****     PD6     ------> LTDC_B2
 372:Core/Src/stm32f4xx_hal_msp.c ****     PG10     ------> LTDC_G3
 373:Core/Src/stm32f4xx_hal_msp.c ****     PG11     ------> LTDC_B3
 374:Core/Src/stm32f4xx_hal_msp.c ****     PG12     ------> LTDC_B4
 375:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> LTDC_B6
 376:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> LTDC_B7
 377:Core/Src/stm32f4xx_hal_msp.c ****     */
 378:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = ENABLE_Pin;
 379:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 382:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 383:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 386:Core/Src/stm32f4xx_hal_msp.c ****                           |R5_Pin;
 387:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 388:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 390:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 391:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 395:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 396:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 397:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 401:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 23


 402:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 403:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 404:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 405:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 406:Core/Src/stm32f4xx_hal_msp.c **** 
 407:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 408:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 409:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 410:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 411:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 412:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 413:Core/Src/stm32f4xx_hal_msp.c **** 
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 416:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 418:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 419:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 422:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 423:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 424:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 425:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 426:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 428:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 430:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 432:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 433:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 434:Core/Src/stm32f4xx_hal_msp.c **** 
 435:Core/Src/stm32f4xx_hal_msp.c ****     /* LTDC interrupt Init */
 436:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 437:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 438:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 439:Core/Src/stm32f4xx_hal_msp.c **** 
 440:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 441:Core/Src/stm32f4xx_hal_msp.c ****   }
 442:Core/Src/stm32f4xx_hal_msp.c **** 
 443:Core/Src/stm32f4xx_hal_msp.c **** }
 790              		.loc 1 443 1 view .LVU178
 791 0024 18B0     		add	sp, sp, #96
 792              	.LCFI21:
 793              		.cfi_remember_state
 794              		.cfi_def_cfa_offset 24
 795              		@ sp needed
 796 0026 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 797              	.LVL38:
 798              	.L62:
 799              	.LCFI22:
 800              		.cfi_restore_state
 336:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 801              		.loc 1 336 5 is_stmt 1 view .LVU179
 336:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 802              		.loc 1 336 46 is_stmt 0 view .LVU180
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 24


 803 002a 0823     		movs	r3, #8
 804 002c 0793     		str	r3, [sp, #28]
 337:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 805              		.loc 1 337 5 is_stmt 1 view .LVU181
 337:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 806              		.loc 1 337 40 is_stmt 0 view .LVU182
 807 002e 3123     		movs	r3, #49
 808 0030 0B93     		str	r3, [sp, #44]
 338:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 809              		.loc 1 338 5 is_stmt 1 view .LVU183
 338:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 810              		.loc 1 338 40 is_stmt 0 view .LVU184
 811 0032 0223     		movs	r3, #2
 812 0034 0D93     		str	r3, [sp, #52]
 339:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 813              		.loc 1 339 5 is_stmt 1 view .LVU185
 340:Core/Src/stm32f4xx_hal_msp.c ****     {
 814              		.loc 1 340 5 view .LVU186
 340:Core/Src/stm32f4xx_hal_msp.c ****     {
 815              		.loc 1 340 9 is_stmt 0 view .LVU187
 816 0036 07A8     		add	r0, sp, #28
 817 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 818              	.LVL39:
 340:Core/Src/stm32f4xx_hal_msp.c ****     {
 819              		.loc 1 340 8 view .LVU188
 820 003c 0028     		cmp	r0, #0
 821 003e 40F0B080 		bne	.L63
 822              	.L60:
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 346 5 is_stmt 1 view .LVU189
 824              	.LBB12:
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 825              		.loc 1 346 5 view .LVU190
 826 0042 0024     		movs	r4, #0
 827              	.LVL40:
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 828              		.loc 1 346 5 is_stmt 0 view .LVU191
 829 0044 0094     		str	r4, [sp]
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 830              		.loc 1 346 5 is_stmt 1 view .LVU192
 831 0046 594B     		ldr	r3, .L64+4
 832 0048 5A6C     		ldr	r2, [r3, #68]
 833 004a 42F08062 		orr	r2, r2, #67108864
 834 004e 5A64     		str	r2, [r3, #68]
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 835              		.loc 1 346 5 view .LVU193
 836 0050 5A6C     		ldr	r2, [r3, #68]
 837 0052 02F08062 		and	r2, r2, #67108864
 838 0056 0092     		str	r2, [sp]
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 839              		.loc 1 346 5 view .LVU194
 840 0058 009A     		ldr	r2, [sp]
 841              	.LBE12:
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 842              		.loc 1 346 5 view .LVU195
 348:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 843              		.loc 1 348 5 view .LVU196
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 25


 844              	.LBB13:
 348:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 845              		.loc 1 348 5 view .LVU197
 846 005a 0194     		str	r4, [sp, #4]
 348:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 847              		.loc 1 348 5 view .LVU198
 848 005c 1A6B     		ldr	r2, [r3, #48]
 849 005e 42F02002 		orr	r2, r2, #32
 850 0062 1A63     		str	r2, [r3, #48]
 348:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 851              		.loc 1 348 5 view .LVU199
 852 0064 1A6B     		ldr	r2, [r3, #48]
 853 0066 02F02002 		and	r2, r2, #32
 854 006a 0192     		str	r2, [sp, #4]
 348:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 855              		.loc 1 348 5 view .LVU200
 856 006c 019A     		ldr	r2, [sp, #4]
 857              	.LBE13:
 348:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 858              		.loc 1 348 5 view .LVU201
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 859              		.loc 1 349 5 view .LVU202
 860              	.LBB14:
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 861              		.loc 1 349 5 view .LVU203
 862 006e 0294     		str	r4, [sp, #8]
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 863              		.loc 1 349 5 view .LVU204
 864 0070 1A6B     		ldr	r2, [r3, #48]
 865 0072 42F00102 		orr	r2, r2, #1
 866 0076 1A63     		str	r2, [r3, #48]
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 867              		.loc 1 349 5 view .LVU205
 868 0078 1A6B     		ldr	r2, [r3, #48]
 869 007a 02F00102 		and	r2, r2, #1
 870 007e 0292     		str	r2, [sp, #8]
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 871              		.loc 1 349 5 view .LVU206
 872 0080 029A     		ldr	r2, [sp, #8]
 873              	.LBE14:
 349:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 874              		.loc 1 349 5 view .LVU207
 350:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 875              		.loc 1 350 5 view .LVU208
 876              	.LBB15:
 350:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 877              		.loc 1 350 5 view .LVU209
 878 0082 0394     		str	r4, [sp, #12]
 350:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 879              		.loc 1 350 5 view .LVU210
 880 0084 1A6B     		ldr	r2, [r3, #48]
 881 0086 42F00202 		orr	r2, r2, #2
 882 008a 1A63     		str	r2, [r3, #48]
 350:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 883              		.loc 1 350 5 view .LVU211
 884 008c 1A6B     		ldr	r2, [r3, #48]
 885 008e 02F00202 		and	r2, r2, #2
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 26


 886 0092 0392     		str	r2, [sp, #12]
 350:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 887              		.loc 1 350 5 view .LVU212
 888 0094 039A     		ldr	r2, [sp, #12]
 889              	.LBE15:
 350:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 890              		.loc 1 350 5 view .LVU213
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 891              		.loc 1 351 5 view .LVU214
 892              	.LBB16:
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 893              		.loc 1 351 5 view .LVU215
 894 0096 0494     		str	r4, [sp, #16]
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 895              		.loc 1 351 5 view .LVU216
 896 0098 1A6B     		ldr	r2, [r3, #48]
 897 009a 42F04002 		orr	r2, r2, #64
 898 009e 1A63     		str	r2, [r3, #48]
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 899              		.loc 1 351 5 view .LVU217
 900 00a0 1A6B     		ldr	r2, [r3, #48]
 901 00a2 02F04002 		and	r2, r2, #64
 902 00a6 0492     		str	r2, [sp, #16]
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 903              		.loc 1 351 5 view .LVU218
 904 00a8 049A     		ldr	r2, [sp, #16]
 905              	.LBE16:
 351:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 906              		.loc 1 351 5 view .LVU219
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 907              		.loc 1 352 5 view .LVU220
 908              	.LBB17:
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 909              		.loc 1 352 5 view .LVU221
 910 00aa 0594     		str	r4, [sp, #20]
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 911              		.loc 1 352 5 view .LVU222
 912 00ac 1A6B     		ldr	r2, [r3, #48]
 913 00ae 42F00402 		orr	r2, r2, #4
 914 00b2 1A63     		str	r2, [r3, #48]
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 915              		.loc 1 352 5 view .LVU223
 916 00b4 1A6B     		ldr	r2, [r3, #48]
 917 00b6 02F00402 		and	r2, r2, #4
 918 00ba 0592     		str	r2, [sp, #20]
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 919              		.loc 1 352 5 view .LVU224
 920 00bc 059A     		ldr	r2, [sp, #20]
 921              	.LBE17:
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 922              		.loc 1 352 5 view .LVU225
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 923              		.loc 1 353 5 view .LVU226
 924              	.LBB18:
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 925              		.loc 1 353 5 view .LVU227
 926 00be 0694     		str	r4, [sp, #24]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 27


 353:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 927              		.loc 1 353 5 view .LVU228
 928 00c0 1A6B     		ldr	r2, [r3, #48]
 929 00c2 42F00802 		orr	r2, r2, #8
 930 00c6 1A63     		str	r2, [r3, #48]
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 931              		.loc 1 353 5 view .LVU229
 932 00c8 1B6B     		ldr	r3, [r3, #48]
 933 00ca 03F00803 		and	r3, r3, #8
 934 00ce 0693     		str	r3, [sp, #24]
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 935              		.loc 1 353 5 view .LVU230
 936 00d0 069B     		ldr	r3, [sp, #24]
 937              	.LBE18:
 353:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 938              		.loc 1 353 5 view .LVU231
 378:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 939              		.loc 1 378 5 view .LVU232
 378:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 940              		.loc 1 378 25 is_stmt 0 view .LVU233
 941 00d2 4FF48063 		mov	r3, #1024
 942 00d6 1393     		str	r3, [sp, #76]
 379:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 943              		.loc 1 379 5 is_stmt 1 view .LVU234
 379:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 944              		.loc 1 379 26 is_stmt 0 view .LVU235
 945 00d8 0225     		movs	r5, #2
 946 00da 1495     		str	r5, [sp, #80]
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 947              		.loc 1 380 5 is_stmt 1 view .LVU236
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 948              		.loc 1 380 26 is_stmt 0 view .LVU237
 949 00dc 1594     		str	r4, [sp, #84]
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 950              		.loc 1 381 5 is_stmt 1 view .LVU238
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 951              		.loc 1 381 27 is_stmt 0 view .LVU239
 952 00de 1694     		str	r4, [sp, #88]
 382:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 953              		.loc 1 382 5 is_stmt 1 view .LVU240
 382:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 954              		.loc 1 382 31 is_stmt 0 view .LVU241
 955 00e0 0E26     		movs	r6, #14
 956 00e2 1796     		str	r6, [sp, #92]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 957              		.loc 1 383 5 is_stmt 1 view .LVU242
 958 00e4 13A9     		add	r1, sp, #76
 959 00e6 3248     		ldr	r0, .L64+8
 960 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 961              	.LVL41:
 385:Core/Src/stm32f4xx_hal_msp.c ****                           |R5_Pin;
 962              		.loc 1 385 5 view .LVU243
 385:Core/Src/stm32f4xx_hal_msp.c ****                           |R5_Pin;
 963              		.loc 1 385 25 is_stmt 0 view .LVU244
 964 00ec 41F65803 		movw	r3, #6232
 965 00f0 1393     		str	r3, [sp, #76]
 387:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 28


 966              		.loc 1 387 5 is_stmt 1 view .LVU245
 387:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 967              		.loc 1 387 26 is_stmt 0 view .LVU246
 968 00f2 1495     		str	r5, [sp, #80]
 388:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 969              		.loc 1 388 5 is_stmt 1 view .LVU247
 388:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 970              		.loc 1 388 26 is_stmt 0 view .LVU248
 971 00f4 1594     		str	r4, [sp, #84]
 389:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 972              		.loc 1 389 5 is_stmt 1 view .LVU249
 389:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 973              		.loc 1 389 27 is_stmt 0 view .LVU250
 974 00f6 1694     		str	r4, [sp, #88]
 390:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 975              		.loc 1 390 5 is_stmt 1 view .LVU251
 390:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 976              		.loc 1 390 31 is_stmt 0 view .LVU252
 977 00f8 1796     		str	r6, [sp, #92]
 391:Core/Src/stm32f4xx_hal_msp.c **** 
 978              		.loc 1 391 5 is_stmt 1 view .LVU253
 979 00fa 13A9     		add	r1, sp, #76
 980 00fc 2D48     		ldr	r0, .L64+12
 981 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 982              	.LVL42:
 393:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 983              		.loc 1 393 5 view .LVU254
 393:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 984              		.loc 1 393 25 is_stmt 0 view .LVU255
 985 0102 0323     		movs	r3, #3
 986 0104 1393     		str	r3, [sp, #76]
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 987              		.loc 1 394 5 is_stmt 1 view .LVU256
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 988              		.loc 1 394 26 is_stmt 0 view .LVU257
 989 0106 1495     		str	r5, [sp, #80]
 395:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 990              		.loc 1 395 5 is_stmt 1 view .LVU258
 395:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 991              		.loc 1 395 26 is_stmt 0 view .LVU259
 992 0108 1594     		str	r4, [sp, #84]
 396:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 993              		.loc 1 396 5 is_stmt 1 view .LVU260
 396:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 994              		.loc 1 396 27 is_stmt 0 view .LVU261
 995 010a 1694     		str	r4, [sp, #88]
 397:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 996              		.loc 1 397 5 is_stmt 1 view .LVU262
 397:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 997              		.loc 1 397 31 is_stmt 0 view .LVU263
 998 010c 4FF00908 		mov	r8, #9
 999 0110 CDF85C80 		str	r8, [sp, #92]
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 1000              		.loc 1 398 5 is_stmt 1 view .LVU264
 1001 0114 284F     		ldr	r7, .L64+16
 1002 0116 13A9     		add	r1, sp, #76
 1003 0118 3846     		mov	r0, r7
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 29


 1004 011a FFF7FEFF 		bl	HAL_GPIO_Init
 1005              	.LVL43:
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1006              		.loc 1 400 5 view .LVU265
 400:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1007              		.loc 1 400 25 is_stmt 0 view .LVU266
 1008 011e 4FF47063 		mov	r3, #3840
 1009 0122 1393     		str	r3, [sp, #76]
 401:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1010              		.loc 1 401 5 is_stmt 1 view .LVU267
 401:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1011              		.loc 1 401 26 is_stmt 0 view .LVU268
 1012 0124 1495     		str	r5, [sp, #80]
 402:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1013              		.loc 1 402 5 is_stmt 1 view .LVU269
 402:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1014              		.loc 1 402 26 is_stmt 0 view .LVU270
 1015 0126 1594     		str	r4, [sp, #84]
 403:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1016              		.loc 1 403 5 is_stmt 1 view .LVU271
 403:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1017              		.loc 1 403 27 is_stmt 0 view .LVU272
 1018 0128 1694     		str	r4, [sp, #88]
 404:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1019              		.loc 1 404 5 is_stmt 1 view .LVU273
 404:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1020              		.loc 1 404 31 is_stmt 0 view .LVU274
 1021 012a 1796     		str	r6, [sp, #92]
 405:Core/Src/stm32f4xx_hal_msp.c **** 
 1022              		.loc 1 405 5 is_stmt 1 view .LVU275
 1023 012c 13A9     		add	r1, sp, #76
 1024 012e 3846     		mov	r0, r7
 1025 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 1026              	.LVL44:
 407:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1027              		.loc 1 407 5 view .LVU276
 407:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1028              		.loc 1 407 25 is_stmt 0 view .LVU277
 1029 0134 4FF40C63 		mov	r3, #2240
 1030 0138 1393     		str	r3, [sp, #76]
 408:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1031              		.loc 1 408 5 is_stmt 1 view .LVU278
 408:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1032              		.loc 1 408 26 is_stmt 0 view .LVU279
 1033 013a 1495     		str	r5, [sp, #80]
 409:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1034              		.loc 1 409 5 is_stmt 1 view .LVU280
 409:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1035              		.loc 1 409 26 is_stmt 0 view .LVU281
 1036 013c 1594     		str	r4, [sp, #84]
 410:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1037              		.loc 1 410 5 is_stmt 1 view .LVU282
 410:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1038              		.loc 1 410 27 is_stmt 0 view .LVU283
 1039 013e 1694     		str	r4, [sp, #88]
 411:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1040              		.loc 1 411 5 is_stmt 1 view .LVU284
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 30


 411:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1041              		.loc 1 411 31 is_stmt 0 view .LVU285
 1042 0140 1796     		str	r6, [sp, #92]
 412:Core/Src/stm32f4xx_hal_msp.c **** 
 1043              		.loc 1 412 5 is_stmt 1 view .LVU286
 1044 0142 07F5A057 		add	r7, r7, #5120
 1045 0146 13A9     		add	r1, sp, #76
 1046 0148 3846     		mov	r0, r7
 1047 014a FFF7FEFF 		bl	HAL_GPIO_Init
 1048              	.LVL45:
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1049              		.loc 1 414 5 view .LVU287
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1050              		.loc 1 414 25 is_stmt 0 view .LVU288
 1051 014e 4FF49863 		mov	r3, #1216
 1052 0152 1393     		str	r3, [sp, #76]
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1053              		.loc 1 415 5 is_stmt 1 view .LVU289
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1054              		.loc 1 415 26 is_stmt 0 view .LVU290
 1055 0154 1495     		str	r5, [sp, #80]
 416:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1056              		.loc 1 416 5 is_stmt 1 view .LVU291
 416:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1057              		.loc 1 416 26 is_stmt 0 view .LVU292
 1058 0156 1594     		str	r4, [sp, #84]
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1059              		.loc 1 417 5 is_stmt 1 view .LVU293
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1060              		.loc 1 417 27 is_stmt 0 view .LVU294
 1061 0158 1694     		str	r4, [sp, #88]
 418:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1062              		.loc 1 418 5 is_stmt 1 view .LVU295
 418:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1063              		.loc 1 418 31 is_stmt 0 view .LVU296
 1064 015a 1796     		str	r6, [sp, #92]
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1065              		.loc 1 419 5 is_stmt 1 view .LVU297
 1066 015c 13A9     		add	r1, sp, #76
 1067 015e 1748     		ldr	r0, .L64+20
 1068 0160 FFF7FEFF 		bl	HAL_GPIO_Init
 1069              	.LVL46:
 421:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1070              		.loc 1 421 5 view .LVU298
 421:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1071              		.loc 1 421 25 is_stmt 0 view .LVU299
 1072 0164 4823     		movs	r3, #72
 1073 0166 1393     		str	r3, [sp, #76]
 422:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1074              		.loc 1 422 5 is_stmt 1 view .LVU300
 422:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1075              		.loc 1 422 26 is_stmt 0 view .LVU301
 1076 0168 1495     		str	r5, [sp, #80]
 423:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1077              		.loc 1 423 5 is_stmt 1 view .LVU302
 423:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1078              		.loc 1 423 26 is_stmt 0 view .LVU303
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 31


 1079 016a 1594     		str	r4, [sp, #84]
 424:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1080              		.loc 1 424 5 is_stmt 1 view .LVU304
 424:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1081              		.loc 1 424 27 is_stmt 0 view .LVU305
 1082 016c 1694     		str	r4, [sp, #88]
 425:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1083              		.loc 1 425 5 is_stmt 1 view .LVU306
 425:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1084              		.loc 1 425 31 is_stmt 0 view .LVU307
 1085 016e 1796     		str	r6, [sp, #92]
 426:Core/Src/stm32f4xx_hal_msp.c **** 
 1086              		.loc 1 426 5 is_stmt 1 view .LVU308
 1087 0170 13A9     		add	r1, sp, #76
 1088 0172 1348     		ldr	r0, .L64+24
 1089 0174 FFF7FEFF 		bl	HAL_GPIO_Init
 1090              	.LVL47:
 428:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1091              		.loc 1 428 5 view .LVU309
 428:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1092              		.loc 1 428 25 is_stmt 0 view .LVU310
 1093 0178 4FF4A053 		mov	r3, #5120
 1094 017c 1393     		str	r3, [sp, #76]
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1095              		.loc 1 429 5 is_stmt 1 view .LVU311
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1096              		.loc 1 429 26 is_stmt 0 view .LVU312
 1097 017e 1495     		str	r5, [sp, #80]
 430:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1098              		.loc 1 430 5 is_stmt 1 view .LVU313
 430:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1099              		.loc 1 430 26 is_stmt 0 view .LVU314
 1100 0180 1594     		str	r4, [sp, #84]
 431:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1101              		.loc 1 431 5 is_stmt 1 view .LVU315
 431:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1102              		.loc 1 431 27 is_stmt 0 view .LVU316
 1103 0182 1694     		str	r4, [sp, #88]
 432:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1104              		.loc 1 432 5 is_stmt 1 view .LVU317
 432:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1105              		.loc 1 432 31 is_stmt 0 view .LVU318
 1106 0184 CDF85C80 		str	r8, [sp, #92]
 433:Core/Src/stm32f4xx_hal_msp.c **** 
 1107              		.loc 1 433 5 is_stmt 1 view .LVU319
 1108 0188 13A9     		add	r1, sp, #76
 1109 018a 3846     		mov	r0, r7
 1110 018c FFF7FEFF 		bl	HAL_GPIO_Init
 1111              	.LVL48:
 436:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 1112              		.loc 1 436 5 view .LVU320
 1113 0190 2246     		mov	r2, r4
 1114 0192 0521     		movs	r1, #5
 1115 0194 5820     		movs	r0, #88
 1116 0196 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1117              	.LVL49:
 437:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 32


 1118              		.loc 1 437 5 view .LVU321
 1119 019a 5820     		movs	r0, #88
 1120 019c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1121              	.LVL50:
 1122              		.loc 1 443 1 is_stmt 0 view .LVU322
 1123 01a0 40E7     		b	.L58
 1124              	.LVL51:
 1125              	.L63:
 342:Core/Src/stm32f4xx_hal_msp.c ****     }
 1126              		.loc 1 342 7 is_stmt 1 view .LVU323
 1127 01a2 FFF7FEFF 		bl	Error_Handler
 1128              	.LVL52:
 1129 01a6 4CE7     		b	.L60
 1130              	.L65:
 1131              		.align	2
 1132              	.L64:
 1133 01a8 00680140 		.word	1073833984
 1134 01ac 00380240 		.word	1073887232
 1135 01b0 00140240 		.word	1073878016
 1136 01b4 00000240 		.word	1073872896
 1137 01b8 00040240 		.word	1073873920
 1138 01bc 00080240 		.word	1073874944
 1139 01c0 000C0240 		.word	1073875968
 1140              		.cfi_endproc
 1141              	.LFE143:
 1143              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 1144              		.align	1
 1145              		.global	HAL_LTDC_MspDeInit
 1146              		.syntax unified
 1147              		.thumb
 1148              		.thumb_func
 1150              	HAL_LTDC_MspDeInit:
 1151              	.LVL53:
 1152              	.LFB144:
 444:Core/Src/stm32f4xx_hal_msp.c **** 
 445:Core/Src/stm32f4xx_hal_msp.c **** /**
 446:Core/Src/stm32f4xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 447:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 448:Core/Src/stm32f4xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 449:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 450:Core/Src/stm32f4xx_hal_msp.c **** */
 451:Core/Src/stm32f4xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 452:Core/Src/stm32f4xx_hal_msp.c **** {
 1153              		.loc 1 452 1 view -0
 1154              		.cfi_startproc
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 1157              		.loc 1 452 1 is_stmt 0 view .LVU325
 1158 0000 08B5     		push	{r3, lr}
 1159              	.LCFI23:
 1160              		.cfi_def_cfa_offset 8
 1161              		.cfi_offset 3, -8
 1162              		.cfi_offset 14, -4
 453:Core/Src/stm32f4xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1163              		.loc 1 453 3 is_stmt 1 view .LVU326
 1164              		.loc 1 453 11 is_stmt 0 view .LVU327
 1165 0002 0268     		ldr	r2, [r0]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 33


 1166              		.loc 1 453 5 view .LVU328
 1167 0004 144B     		ldr	r3, .L70
 1168 0006 9A42     		cmp	r2, r3
 1169 0008 00D0     		beq	.L69
 1170              	.LVL54:
 1171              	.L66:
 454:Core/Src/stm32f4xx_hal_msp.c ****   {
 455:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 456:Core/Src/stm32f4xx_hal_msp.c **** 
 457:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 458:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 459:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 461:Core/Src/stm32f4xx_hal_msp.c ****     /**LTDC GPIO Configuration
 462:Core/Src/stm32f4xx_hal_msp.c ****     PF10     ------> LTDC_DE
 463:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> LTDC_B5
 464:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> LTDC_VSYNC
 465:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> LTDC_G2
 466:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> LTDC_R3
 467:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> LTDC_R6
 468:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> LTDC_G4
 469:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> LTDC_G5
 470:Core/Src/stm32f4xx_hal_msp.c ****     PG6     ------> LTDC_R7
 471:Core/Src/stm32f4xx_hal_msp.c ****     PG7     ------> LTDC_CLK
 472:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> LTDC_HSYNC
 473:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> LTDC_G6
 474:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> LTDC_R4
 475:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> LTDC_R5
 476:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> LTDC_R2
 477:Core/Src/stm32f4xx_hal_msp.c ****     PD3     ------> LTDC_G7
 478:Core/Src/stm32f4xx_hal_msp.c ****     PD6     ------> LTDC_B2
 479:Core/Src/stm32f4xx_hal_msp.c ****     PG10     ------> LTDC_G3
 480:Core/Src/stm32f4xx_hal_msp.c ****     PG11     ------> LTDC_B3
 481:Core/Src/stm32f4xx_hal_msp.c ****     PG12     ------> LTDC_B4
 482:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> LTDC_B6
 483:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> LTDC_B7
 484:Core/Src/stm32f4xx_hal_msp.c ****     */
 485:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(ENABLE_GPIO_Port, ENABLE_Pin);
 486:Core/Src/stm32f4xx_hal_msp.c **** 
 487:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 488:Core/Src/stm32f4xx_hal_msp.c ****                           |R5_Pin);
 489:Core/Src/stm32f4xx_hal_msp.c **** 
 490:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, R3_Pin|R6_Pin|G4_Pin|G5_Pin
 491:Core/Src/stm32f4xx_hal_msp.c ****                           |B6_Pin|B7_Pin);
 492:Core/Src/stm32f4xx_hal_msp.c **** 
 493:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, R7_Pin|DOTCLK_Pin|G3_Pin|B3_Pin
 494:Core/Src/stm32f4xx_hal_msp.c ****                           |B4_Pin);
 495:Core/Src/stm32f4xx_hal_msp.c **** 
 496:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, HSYNC_Pin|G6_Pin|R2_Pin);
 497:Core/Src/stm32f4xx_hal_msp.c **** 
 498:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, G7_Pin|B2_Pin);
 499:Core/Src/stm32f4xx_hal_msp.c **** 
 500:Core/Src/stm32f4xx_hal_msp.c ****     /* LTDC interrupt DeInit */
 501:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LTDC_IRQn);
 502:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 504:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 34


 505:Core/Src/stm32f4xx_hal_msp.c ****   }
 506:Core/Src/stm32f4xx_hal_msp.c **** 
 507:Core/Src/stm32f4xx_hal_msp.c **** }
 1172              		.loc 1 507 1 view .LVU329
 1173 000a 08BD     		pop	{r3, pc}
 1174              	.LVL55:
 1175              	.L69:
 459:Core/Src/stm32f4xx_hal_msp.c **** 
 1176              		.loc 1 459 5 is_stmt 1 view .LVU330
 1177 000c 134A     		ldr	r2, .L70+4
 1178 000e 536C     		ldr	r3, [r2, #68]
 1179 0010 23F08063 		bic	r3, r3, #67108864
 1180 0014 5364     		str	r3, [r2, #68]
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 1181              		.loc 1 485 5 view .LVU331
 1182 0016 4FF48061 		mov	r1, #1024
 1183 001a 1148     		ldr	r0, .L70+8
 1184              	.LVL56:
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 1185              		.loc 1 485 5 is_stmt 0 view .LVU332
 1186 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1187              	.LVL57:
 487:Core/Src/stm32f4xx_hal_msp.c ****                           |R5_Pin);
 1188              		.loc 1 487 5 is_stmt 1 view .LVU333
 1189 0020 41F65801 		movw	r1, #6232
 1190 0024 0F48     		ldr	r0, .L70+12
 1191 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1192              	.LVL58:
 490:Core/Src/stm32f4xx_hal_msp.c ****                           |B6_Pin|B7_Pin);
 1193              		.loc 1 490 5 view .LVU334
 1194 002a 40F60371 		movw	r1, #3843
 1195 002e 0E48     		ldr	r0, .L70+16
 1196 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1197              	.LVL59:
 493:Core/Src/stm32f4xx_hal_msp.c ****                           |B4_Pin);
 1198              		.loc 1 493 5 view .LVU335
 1199 0034 4FF4E651 		mov	r1, #7360
 1200 0038 0C48     		ldr	r0, .L70+20
 1201 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1202              	.LVL60:
 496:Core/Src/stm32f4xx_hal_msp.c **** 
 1203              		.loc 1 496 5 view .LVU336
 1204 003e 4FF49861 		mov	r1, #1216
 1205 0042 0B48     		ldr	r0, .L70+24
 1206 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1207              	.LVL61:
 498:Core/Src/stm32f4xx_hal_msp.c **** 
 1208              		.loc 1 498 5 view .LVU337
 1209 0048 4821     		movs	r1, #72
 1210 004a 0A48     		ldr	r0, .L70+28
 1211 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1212              	.LVL62:
 501:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 1213              		.loc 1 501 5 view .LVU338
 1214 0050 5820     		movs	r0, #88
 1215 0052 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1216              	.LVL63:
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 35


 1217              		.loc 1 507 1 is_stmt 0 view .LVU339
 1218 0056 D8E7     		b	.L66
 1219              	.L71:
 1220              		.align	2
 1221              	.L70:
 1222 0058 00680140 		.word	1073833984
 1223 005c 00380240 		.word	1073887232
 1224 0060 00140240 		.word	1073878016
 1225 0064 00000240 		.word	1073872896
 1226 0068 00040240 		.word	1073873920
 1227 006c 00180240 		.word	1073879040
 1228 0070 00080240 		.word	1073874944
 1229 0074 000C0240 		.word	1073875968
 1230              		.cfi_endproc
 1231              	.LFE144:
 1233              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1234              		.align	1
 1235              		.global	HAL_SPI_MspInit
 1236              		.syntax unified
 1237              		.thumb
 1238              		.thumb_func
 1240              	HAL_SPI_MspInit:
 1241              	.LVL64:
 1242              	.LFB145:
 508:Core/Src/stm32f4xx_hal_msp.c **** 
 509:Core/Src/stm32f4xx_hal_msp.c **** /**
 510:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 511:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 512:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 513:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 514:Core/Src/stm32f4xx_hal_msp.c **** */
 515:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 516:Core/Src/stm32f4xx_hal_msp.c **** {
 1243              		.loc 1 516 1 is_stmt 1 view -0
 1244              		.cfi_startproc
 1245              		@ args = 0, pretend = 0, frame = 32
 1246              		@ frame_needed = 0, uses_anonymous_args = 0
 1247              		.loc 1 516 1 is_stmt 0 view .LVU341
 1248 0000 00B5     		push	{lr}
 1249              	.LCFI24:
 1250              		.cfi_def_cfa_offset 4
 1251              		.cfi_offset 14, -4
 1252 0002 89B0     		sub	sp, sp, #36
 1253              	.LCFI25:
 1254              		.cfi_def_cfa_offset 40
 517:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1255              		.loc 1 517 3 is_stmt 1 view .LVU342
 1256              		.loc 1 517 20 is_stmt 0 view .LVU343
 1257 0004 0023     		movs	r3, #0
 1258 0006 0393     		str	r3, [sp, #12]
 1259 0008 0493     		str	r3, [sp, #16]
 1260 000a 0593     		str	r3, [sp, #20]
 1261 000c 0693     		str	r3, [sp, #24]
 1262 000e 0793     		str	r3, [sp, #28]
 518:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI5)
 1263              		.loc 1 518 3 is_stmt 1 view .LVU344
 1264              		.loc 1 518 10 is_stmt 0 view .LVU345
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 36


 1265 0010 0268     		ldr	r2, [r0]
 1266              		.loc 1 518 5 view .LVU346
 1267 0012 144B     		ldr	r3, .L76
 1268 0014 9A42     		cmp	r2, r3
 1269 0016 02D0     		beq	.L75
 1270              	.LVL65:
 1271              	.L72:
 519:Core/Src/stm32f4xx_hal_msp.c ****   {
 520:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 0 */
 521:Core/Src/stm32f4xx_hal_msp.c **** 
 522:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 0 */
 523:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 524:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_ENABLE();
 525:Core/Src/stm32f4xx_hal_msp.c **** 
 526:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 527:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 528:Core/Src/stm32f4xx_hal_msp.c ****     PF7     ------> SPI5_SCK
 529:Core/Src/stm32f4xx_hal_msp.c ****     PF8     ------> SPI5_MISO
 530:Core/Src/stm32f4xx_hal_msp.c ****     PF9     ------> SPI5_MOSI
 531:Core/Src/stm32f4xx_hal_msp.c ****     */
 532:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 533:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 534:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 535:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 536:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 537:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 538:Core/Src/stm32f4xx_hal_msp.c **** 
 539:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspInit 1 */
 540:Core/Src/stm32f4xx_hal_msp.c **** 
 541:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspInit 1 */
 542:Core/Src/stm32f4xx_hal_msp.c ****   }
 543:Core/Src/stm32f4xx_hal_msp.c **** 
 544:Core/Src/stm32f4xx_hal_msp.c **** }
 1272              		.loc 1 544 1 view .LVU347
 1273 0018 09B0     		add	sp, sp, #36
 1274              	.LCFI26:
 1275              		.cfi_remember_state
 1276              		.cfi_def_cfa_offset 4
 1277              		@ sp needed
 1278 001a 5DF804FB 		ldr	pc, [sp], #4
 1279              	.LVL66:
 1280              	.L75:
 1281              	.LCFI27:
 1282              		.cfi_restore_state
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1283              		.loc 1 524 5 is_stmt 1 view .LVU348
 1284              	.LBB19:
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1285              		.loc 1 524 5 view .LVU349
 1286 001e 0021     		movs	r1, #0
 1287 0020 0191     		str	r1, [sp, #4]
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1288              		.loc 1 524 5 view .LVU350
 1289 0022 03F56843 		add	r3, r3, #59392
 1290 0026 5A6C     		ldr	r2, [r3, #68]
 1291 0028 42F48012 		orr	r2, r2, #1048576
 1292 002c 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 37


 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1293              		.loc 1 524 5 view .LVU351
 1294 002e 5A6C     		ldr	r2, [r3, #68]
 1295 0030 02F48012 		and	r2, r2, #1048576
 1296 0034 0192     		str	r2, [sp, #4]
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1297              		.loc 1 524 5 view .LVU352
 1298 0036 019A     		ldr	r2, [sp, #4]
 1299              	.LBE19:
 524:Core/Src/stm32f4xx_hal_msp.c **** 
 1300              		.loc 1 524 5 view .LVU353
 526:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1301              		.loc 1 526 5 view .LVU354
 1302              	.LBB20:
 526:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1303              		.loc 1 526 5 view .LVU355
 1304 0038 0291     		str	r1, [sp, #8]
 526:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1305              		.loc 1 526 5 view .LVU356
 1306 003a 1A6B     		ldr	r2, [r3, #48]
 1307 003c 42F02002 		orr	r2, r2, #32
 1308 0040 1A63     		str	r2, [r3, #48]
 526:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1309              		.loc 1 526 5 view .LVU357
 1310 0042 1B6B     		ldr	r3, [r3, #48]
 1311 0044 03F02003 		and	r3, r3, #32
 1312 0048 0293     		str	r3, [sp, #8]
 526:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1313              		.loc 1 526 5 view .LVU358
 1314 004a 029B     		ldr	r3, [sp, #8]
 1315              	.LBE20:
 526:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 1316              		.loc 1 526 5 view .LVU359
 532:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1317              		.loc 1 532 5 view .LVU360
 532:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1318              		.loc 1 532 25 is_stmt 0 view .LVU361
 1319 004c 4FF46073 		mov	r3, #896
 1320 0050 0393     		str	r3, [sp, #12]
 533:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1321              		.loc 1 533 5 is_stmt 1 view .LVU362
 533:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1322              		.loc 1 533 26 is_stmt 0 view .LVU363
 1323 0052 0223     		movs	r3, #2
 1324 0054 0493     		str	r3, [sp, #16]
 534:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1325              		.loc 1 534 5 is_stmt 1 view .LVU364
 535:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 1326              		.loc 1 535 5 view .LVU365
 536:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1327              		.loc 1 536 5 view .LVU366
 536:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1328              		.loc 1 536 31 is_stmt 0 view .LVU367
 1329 0056 0523     		movs	r3, #5
 1330 0058 0793     		str	r3, [sp, #28]
 537:Core/Src/stm32f4xx_hal_msp.c **** 
 1331              		.loc 1 537 5 is_stmt 1 view .LVU368
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 38


 1332 005a 03A9     		add	r1, sp, #12
 1333 005c 0248     		ldr	r0, .L76+4
 1334              	.LVL67:
 537:Core/Src/stm32f4xx_hal_msp.c **** 
 1335              		.loc 1 537 5 is_stmt 0 view .LVU369
 1336 005e FFF7FEFF 		bl	HAL_GPIO_Init
 1337              	.LVL68:
 1338              		.loc 1 544 1 view .LVU370
 1339 0062 D9E7     		b	.L72
 1340              	.L77:
 1341              		.align	2
 1342              	.L76:
 1343 0064 00500140 		.word	1073827840
 1344 0068 00140240 		.word	1073878016
 1345              		.cfi_endproc
 1346              	.LFE145:
 1348              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1349              		.align	1
 1350              		.global	HAL_SPI_MspDeInit
 1351              		.syntax unified
 1352              		.thumb
 1353              		.thumb_func
 1355              	HAL_SPI_MspDeInit:
 1356              	.LVL69:
 1357              	.LFB146:
 545:Core/Src/stm32f4xx_hal_msp.c **** 
 546:Core/Src/stm32f4xx_hal_msp.c **** /**
 547:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 548:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 549:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 550:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 551:Core/Src/stm32f4xx_hal_msp.c **** */
 552:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 553:Core/Src/stm32f4xx_hal_msp.c **** {
 1358              		.loc 1 553 1 is_stmt 1 view -0
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		.loc 1 553 1 is_stmt 0 view .LVU372
 1363 0000 08B5     		push	{r3, lr}
 1364              	.LCFI28:
 1365              		.cfi_def_cfa_offset 8
 1366              		.cfi_offset 3, -8
 1367              		.cfi_offset 14, -4
 554:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI5)
 1368              		.loc 1 554 3 is_stmt 1 view .LVU373
 1369              		.loc 1 554 10 is_stmt 0 view .LVU374
 1370 0002 0268     		ldr	r2, [r0]
 1371              		.loc 1 554 5 view .LVU375
 1372 0004 074B     		ldr	r3, .L82
 1373 0006 9A42     		cmp	r2, r3
 1374 0008 00D0     		beq	.L81
 1375              	.LVL70:
 1376              	.L78:
 555:Core/Src/stm32f4xx_hal_msp.c ****   {
 556:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 0 */
 557:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 39


 558:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 0 */
 559:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 560:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI5_CLK_DISABLE();
 561:Core/Src/stm32f4xx_hal_msp.c **** 
 562:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI5 GPIO Configuration
 563:Core/Src/stm32f4xx_hal_msp.c ****     PF7     ------> SPI5_SCK
 564:Core/Src/stm32f4xx_hal_msp.c ****     PF8     ------> SPI5_MISO
 565:Core/Src/stm32f4xx_hal_msp.c ****     PF9     ------> SPI5_MOSI
 566:Core/Src/stm32f4xx_hal_msp.c ****     */
 567:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 568:Core/Src/stm32f4xx_hal_msp.c **** 
 569:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI5_MspDeInit 1 */
 570:Core/Src/stm32f4xx_hal_msp.c **** 
 571:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI5_MspDeInit 1 */
 572:Core/Src/stm32f4xx_hal_msp.c ****   }
 573:Core/Src/stm32f4xx_hal_msp.c **** 
 574:Core/Src/stm32f4xx_hal_msp.c **** }
 1377              		.loc 1 574 1 view .LVU376
 1378 000a 08BD     		pop	{r3, pc}
 1379              	.LVL71:
 1380              	.L81:
 560:Core/Src/stm32f4xx_hal_msp.c **** 
 1381              		.loc 1 560 5 is_stmt 1 view .LVU377
 1382 000c 064A     		ldr	r2, .L82+4
 1383 000e 536C     		ldr	r3, [r2, #68]
 1384 0010 23F48013 		bic	r3, r3, #1048576
 1385 0014 5364     		str	r3, [r2, #68]
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1386              		.loc 1 567 5 view .LVU378
 1387 0016 4FF46071 		mov	r1, #896
 1388 001a 0448     		ldr	r0, .L82+8
 1389              	.LVL72:
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1390              		.loc 1 567 5 is_stmt 0 view .LVU379
 1391 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1392              	.LVL73:
 1393              		.loc 1 574 1 view .LVU380
 1394 0020 F3E7     		b	.L78
 1395              	.L83:
 1396 0022 00BF     		.align	2
 1397              	.L82:
 1398 0024 00500140 		.word	1073827840
 1399 0028 00380240 		.word	1073887232
 1400 002c 00140240 		.word	1073878016
 1401              		.cfi_endproc
 1402              	.LFE146:
 1404              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1405              		.align	1
 1406              		.global	HAL_TIM_Base_MspInit
 1407              		.syntax unified
 1408              		.thumb
 1409              		.thumb_func
 1411              	HAL_TIM_Base_MspInit:
 1412              	.LVL74:
 1413              	.LFB147:
 575:Core/Src/stm32f4xx_hal_msp.c **** 
 576:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 40


 577:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 578:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 579:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 580:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 581:Core/Src/stm32f4xx_hal_msp.c **** */
 582:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 583:Core/Src/stm32f4xx_hal_msp.c **** {
 1414              		.loc 1 583 1 is_stmt 1 view -0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 8
 1417              		@ frame_needed = 0, uses_anonymous_args = 0
 1418              		@ link register save eliminated.
 584:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1419              		.loc 1 584 3 view .LVU382
 1420              		.loc 1 584 15 is_stmt 0 view .LVU383
 1421 0000 0268     		ldr	r2, [r0]
 1422              		.loc 1 584 5 view .LVU384
 1423 0002 094B     		ldr	r3, .L91
 1424 0004 9A42     		cmp	r2, r3
 1425 0006 00D0     		beq	.L90
 1426 0008 7047     		bx	lr
 1427              	.L90:
 583:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1428              		.loc 1 583 1 view .LVU385
 1429 000a 82B0     		sub	sp, sp, #8
 1430              	.LCFI29:
 1431              		.cfi_def_cfa_offset 8
 585:Core/Src/stm32f4xx_hal_msp.c ****   {
 586:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 587:Core/Src/stm32f4xx_hal_msp.c **** 
 588:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 589:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 590:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 1432              		.loc 1 590 5 is_stmt 1 view .LVU386
 1433              	.LBB21:
 1434              		.loc 1 590 5 view .LVU387
 1435 000c 0023     		movs	r3, #0
 1436 000e 0193     		str	r3, [sp, #4]
 1437              		.loc 1 590 5 view .LVU388
 1438 0010 064B     		ldr	r3, .L91+4
 1439 0012 5A6C     		ldr	r2, [r3, #68]
 1440 0014 42F00102 		orr	r2, r2, #1
 1441 0018 5A64     		str	r2, [r3, #68]
 1442              		.loc 1 590 5 view .LVU389
 1443 001a 5B6C     		ldr	r3, [r3, #68]
 1444 001c 03F00103 		and	r3, r3, #1
 1445 0020 0193     		str	r3, [sp, #4]
 1446              		.loc 1 590 5 view .LVU390
 1447 0022 019B     		ldr	r3, [sp, #4]
 1448              	.LBE21:
 1449              		.loc 1 590 5 view .LVU391
 591:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 592:Core/Src/stm32f4xx_hal_msp.c **** 
 593:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 594:Core/Src/stm32f4xx_hal_msp.c ****   }
 595:Core/Src/stm32f4xx_hal_msp.c **** 
 596:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 41


 1450              		.loc 1 596 1 is_stmt 0 view .LVU392
 1451 0024 02B0     		add	sp, sp, #8
 1452              	.LCFI30:
 1453              		.cfi_def_cfa_offset 0
 1454              		@ sp needed
 1455 0026 7047     		bx	lr
 1456              	.L92:
 1457              		.align	2
 1458              	.L91:
 1459 0028 00000140 		.word	1073807360
 1460 002c 00380240 		.word	1073887232
 1461              		.cfi_endproc
 1462              	.LFE147:
 1464              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1465              		.align	1
 1466              		.global	HAL_TIM_Base_MspDeInit
 1467              		.syntax unified
 1468              		.thumb
 1469              		.thumb_func
 1471              	HAL_TIM_Base_MspDeInit:
 1472              	.LVL75:
 1473              	.LFB148:
 597:Core/Src/stm32f4xx_hal_msp.c **** 
 598:Core/Src/stm32f4xx_hal_msp.c **** /**
 599:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 600:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 601:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 602:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 603:Core/Src/stm32f4xx_hal_msp.c **** */
 604:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 605:Core/Src/stm32f4xx_hal_msp.c **** {
 1474              		.loc 1 605 1 is_stmt 1 view -0
 1475              		.cfi_startproc
 1476              		@ args = 0, pretend = 0, frame = 0
 1477              		@ frame_needed = 0, uses_anonymous_args = 0
 1478              		@ link register save eliminated.
 606:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1479              		.loc 1 606 3 view .LVU394
 1480              		.loc 1 606 15 is_stmt 0 view .LVU395
 1481 0000 0268     		ldr	r2, [r0]
 1482              		.loc 1 606 5 view .LVU396
 1483 0002 054B     		ldr	r3, .L96
 1484 0004 9A42     		cmp	r2, r3
 1485 0006 00D0     		beq	.L95
 1486              	.L93:
 607:Core/Src/stm32f4xx_hal_msp.c ****   {
 608:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 609:Core/Src/stm32f4xx_hal_msp.c **** 
 610:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 611:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 612:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 613:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 614:Core/Src/stm32f4xx_hal_msp.c **** 
 615:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 616:Core/Src/stm32f4xx_hal_msp.c ****   }
 617:Core/Src/stm32f4xx_hal_msp.c **** 
 618:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 42


 1487              		.loc 1 618 1 view .LVU397
 1488 0008 7047     		bx	lr
 1489              	.L95:
 612:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1490              		.loc 1 612 5 is_stmt 1 view .LVU398
 1491 000a 044A     		ldr	r2, .L96+4
 1492 000c 536C     		ldr	r3, [r2, #68]
 1493 000e 23F00103 		bic	r3, r3, #1
 1494 0012 5364     		str	r3, [r2, #68]
 1495              		.loc 1 618 1 is_stmt 0 view .LVU399
 1496 0014 F8E7     		b	.L93
 1497              	.L97:
 1498 0016 00BF     		.align	2
 1499              	.L96:
 1500 0018 00000140 		.word	1073807360
 1501 001c 00380240 		.word	1073887232
 1502              		.cfi_endproc
 1503              	.LFE148:
 1505              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1506              		.align	1
 1507              		.global	HAL_UART_MspInit
 1508              		.syntax unified
 1509              		.thumb
 1510              		.thumb_func
 1512              	HAL_UART_MspInit:
 1513              	.LVL76:
 1514              	.LFB149:
 619:Core/Src/stm32f4xx_hal_msp.c **** 
 620:Core/Src/stm32f4xx_hal_msp.c **** /**
 621:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 622:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 623:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 624:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 625:Core/Src/stm32f4xx_hal_msp.c **** */
 626:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 627:Core/Src/stm32f4xx_hal_msp.c **** {
 1515              		.loc 1 627 1 is_stmt 1 view -0
 1516              		.cfi_startproc
 1517              		@ args = 0, pretend = 0, frame = 32
 1518              		@ frame_needed = 0, uses_anonymous_args = 0
 1519              		.loc 1 627 1 is_stmt 0 view .LVU401
 1520 0000 00B5     		push	{lr}
 1521              	.LCFI31:
 1522              		.cfi_def_cfa_offset 4
 1523              		.cfi_offset 14, -4
 1524 0002 89B0     		sub	sp, sp, #36
 1525              	.LCFI32:
 1526              		.cfi_def_cfa_offset 40
 628:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1527              		.loc 1 628 3 is_stmt 1 view .LVU402
 1528              		.loc 1 628 20 is_stmt 0 view .LVU403
 1529 0004 0023     		movs	r3, #0
 1530 0006 0393     		str	r3, [sp, #12]
 1531 0008 0493     		str	r3, [sp, #16]
 1532 000a 0593     		str	r3, [sp, #20]
 1533 000c 0693     		str	r3, [sp, #24]
 1534 000e 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 43


 629:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1535              		.loc 1 629 3 is_stmt 1 view .LVU404
 1536              		.loc 1 629 11 is_stmt 0 view .LVU405
 1537 0010 0268     		ldr	r2, [r0]
 1538              		.loc 1 629 5 view .LVU406
 1539 0012 03F18043 		add	r3, r3, #1073741824
 1540 0016 03F58833 		add	r3, r3, #69632
 1541 001a 9A42     		cmp	r2, r3
 1542 001c 02D0     		beq	.L101
 1543              	.LVL77:
 1544              	.L98:
 630:Core/Src/stm32f4xx_hal_msp.c ****   {
 631:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 632:Core/Src/stm32f4xx_hal_msp.c **** 
 633:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 634:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 635:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 636:Core/Src/stm32f4xx_hal_msp.c **** 
 637:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 638:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 639:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 640:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 641:Core/Src/stm32f4xx_hal_msp.c ****     */
 642:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 643:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 644:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 645:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 646:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 647:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 648:Core/Src/stm32f4xx_hal_msp.c **** 
 649:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 650:Core/Src/stm32f4xx_hal_msp.c **** 
 651:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 652:Core/Src/stm32f4xx_hal_msp.c ****   }
 653:Core/Src/stm32f4xx_hal_msp.c **** 
 654:Core/Src/stm32f4xx_hal_msp.c **** }
 1545              		.loc 1 654 1 view .LVU407
 1546 001e 09B0     		add	sp, sp, #36
 1547              	.LCFI33:
 1548              		.cfi_remember_state
 1549              		.cfi_def_cfa_offset 4
 1550              		@ sp needed
 1551 0020 5DF804FB 		ldr	pc, [sp], #4
 1552              	.LVL78:
 1553              	.L101:
 1554              	.LCFI34:
 1555              		.cfi_restore_state
 635:Core/Src/stm32f4xx_hal_msp.c **** 
 1556              		.loc 1 635 5 is_stmt 1 view .LVU408
 1557              	.LBB22:
 635:Core/Src/stm32f4xx_hal_msp.c **** 
 1558              		.loc 1 635 5 view .LVU409
 1559 0024 0021     		movs	r1, #0
 1560 0026 0191     		str	r1, [sp, #4]
 635:Core/Src/stm32f4xx_hal_msp.c **** 
 1561              		.loc 1 635 5 view .LVU410
 1562 0028 03F59433 		add	r3, r3, #75776
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 44


 1563 002c 5A6C     		ldr	r2, [r3, #68]
 1564 002e 42F01002 		orr	r2, r2, #16
 1565 0032 5A64     		str	r2, [r3, #68]
 635:Core/Src/stm32f4xx_hal_msp.c **** 
 1566              		.loc 1 635 5 view .LVU411
 1567 0034 5A6C     		ldr	r2, [r3, #68]
 1568 0036 02F01002 		and	r2, r2, #16
 1569 003a 0192     		str	r2, [sp, #4]
 635:Core/Src/stm32f4xx_hal_msp.c **** 
 1570              		.loc 1 635 5 view .LVU412
 1571 003c 019A     		ldr	r2, [sp, #4]
 1572              	.LBE22:
 635:Core/Src/stm32f4xx_hal_msp.c **** 
 1573              		.loc 1 635 5 view .LVU413
 637:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1574              		.loc 1 637 5 view .LVU414
 1575              	.LBB23:
 637:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1576              		.loc 1 637 5 view .LVU415
 1577 003e 0291     		str	r1, [sp, #8]
 637:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1578              		.loc 1 637 5 view .LVU416
 1579 0040 1A6B     		ldr	r2, [r3, #48]
 1580 0042 42F00102 		orr	r2, r2, #1
 1581 0046 1A63     		str	r2, [r3, #48]
 637:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1582              		.loc 1 637 5 view .LVU417
 1583 0048 1B6B     		ldr	r3, [r3, #48]
 1584 004a 03F00103 		and	r3, r3, #1
 1585 004e 0293     		str	r3, [sp, #8]
 637:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1586              		.loc 1 637 5 view .LVU418
 1587 0050 029B     		ldr	r3, [sp, #8]
 1588              	.LBE23:
 637:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1589              		.loc 1 637 5 view .LVU419
 642:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1590              		.loc 1 642 5 view .LVU420
 642:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1591              		.loc 1 642 25 is_stmt 0 view .LVU421
 1592 0052 4FF4C063 		mov	r3, #1536
 1593 0056 0393     		str	r3, [sp, #12]
 643:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1594              		.loc 1 643 5 is_stmt 1 view .LVU422
 643:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1595              		.loc 1 643 26 is_stmt 0 view .LVU423
 1596 0058 0223     		movs	r3, #2
 1597 005a 0493     		str	r3, [sp, #16]
 644:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1598              		.loc 1 644 5 is_stmt 1 view .LVU424
 645:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1599              		.loc 1 645 5 view .LVU425
 645:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1600              		.loc 1 645 27 is_stmt 0 view .LVU426
 1601 005c 0323     		movs	r3, #3
 1602 005e 0693     		str	r3, [sp, #24]
 646:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 45


 1603              		.loc 1 646 5 is_stmt 1 view .LVU427
 646:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1604              		.loc 1 646 31 is_stmt 0 view .LVU428
 1605 0060 0723     		movs	r3, #7
 1606 0062 0793     		str	r3, [sp, #28]
 647:Core/Src/stm32f4xx_hal_msp.c **** 
 1607              		.loc 1 647 5 is_stmt 1 view .LVU429
 1608 0064 03A9     		add	r1, sp, #12
 1609 0066 0248     		ldr	r0, .L102
 1610              	.LVL79:
 647:Core/Src/stm32f4xx_hal_msp.c **** 
 1611              		.loc 1 647 5 is_stmt 0 view .LVU430
 1612 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1613              	.LVL80:
 1614              		.loc 1 654 1 view .LVU431
 1615 006c D7E7     		b	.L98
 1616              	.L103:
 1617 006e 00BF     		.align	2
 1618              	.L102:
 1619 0070 00000240 		.word	1073872896
 1620              		.cfi_endproc
 1621              	.LFE149:
 1623              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1624              		.align	1
 1625              		.global	HAL_UART_MspDeInit
 1626              		.syntax unified
 1627              		.thumb
 1628              		.thumb_func
 1630              	HAL_UART_MspDeInit:
 1631              	.LVL81:
 1632              	.LFB150:
 655:Core/Src/stm32f4xx_hal_msp.c **** 
 656:Core/Src/stm32f4xx_hal_msp.c **** /**
 657:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 658:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 659:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 660:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 661:Core/Src/stm32f4xx_hal_msp.c **** */
 662:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 663:Core/Src/stm32f4xx_hal_msp.c **** {
 1633              		.loc 1 663 1 is_stmt 1 view -0
 1634              		.cfi_startproc
 1635              		@ args = 0, pretend = 0, frame = 0
 1636              		@ frame_needed = 0, uses_anonymous_args = 0
 1637              		.loc 1 663 1 is_stmt 0 view .LVU433
 1638 0000 08B5     		push	{r3, lr}
 1639              	.LCFI35:
 1640              		.cfi_def_cfa_offset 8
 1641              		.cfi_offset 3, -8
 1642              		.cfi_offset 14, -4
 664:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1643              		.loc 1 664 3 is_stmt 1 view .LVU434
 1644              		.loc 1 664 11 is_stmt 0 view .LVU435
 1645 0002 0268     		ldr	r2, [r0]
 1646              		.loc 1 664 5 view .LVU436
 1647 0004 074B     		ldr	r3, .L108
 1648 0006 9A42     		cmp	r2, r3
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 46


 1649 0008 00D0     		beq	.L107
 1650              	.LVL82:
 1651              	.L104:
 665:Core/Src/stm32f4xx_hal_msp.c ****   {
 666:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 667:Core/Src/stm32f4xx_hal_msp.c **** 
 668:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 669:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 670:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 671:Core/Src/stm32f4xx_hal_msp.c **** 
 672:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 673:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 674:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 675:Core/Src/stm32f4xx_hal_msp.c ****     */
 676:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, STLINK_RX_Pin|STLINK_TX_Pin);
 677:Core/Src/stm32f4xx_hal_msp.c **** 
 678:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 679:Core/Src/stm32f4xx_hal_msp.c **** 
 680:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 681:Core/Src/stm32f4xx_hal_msp.c ****   }
 682:Core/Src/stm32f4xx_hal_msp.c **** 
 683:Core/Src/stm32f4xx_hal_msp.c **** }
 1652              		.loc 1 683 1 view .LVU437
 1653 000a 08BD     		pop	{r3, pc}
 1654              	.LVL83:
 1655              	.L107:
 670:Core/Src/stm32f4xx_hal_msp.c **** 
 1656              		.loc 1 670 5 is_stmt 1 view .LVU438
 1657 000c 064A     		ldr	r2, .L108+4
 1658 000e 536C     		ldr	r3, [r2, #68]
 1659 0010 23F01003 		bic	r3, r3, #16
 1660 0014 5364     		str	r3, [r2, #68]
 676:Core/Src/stm32f4xx_hal_msp.c **** 
 1661              		.loc 1 676 5 view .LVU439
 1662 0016 4FF4C061 		mov	r1, #1536
 1663 001a 0448     		ldr	r0, .L108+8
 1664              	.LVL84:
 676:Core/Src/stm32f4xx_hal_msp.c **** 
 1665              		.loc 1 676 5 is_stmt 0 view .LVU440
 1666 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1667              	.LVL85:
 1668              		.loc 1 683 1 view .LVU441
 1669 0020 F3E7     		b	.L104
 1670              	.L109:
 1671 0022 00BF     		.align	2
 1672              	.L108:
 1673 0024 00100140 		.word	1073811456
 1674 0028 00380240 		.word	1073887232
 1675 002c 00000240 		.word	1073872896
 1676              		.cfi_endproc
 1677              	.LFE150:
 1679              		.text
 1680              	.Letext0:
 1681              		.file 2 "c:\\armgcc_toolchain\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.1
 1682              		.file 3 "c:\\armgcc_toolchain\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.1
 1683              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 1684              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 47


 1685              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1686              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1687              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1688              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1689              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 1690              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1691              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma2d.h"
 1692              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1693              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_ltdc.h"
 1694              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1695              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1696              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1697              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1698              		.file 19 "Core/Inc/main.h"
 1699              		.file 20 "<built-in>"
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:88     .text.HAL_MspInit:00000040 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:93     .text.HAL_CAN_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:99     .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:221    .text.HAL_CAN_MspInit:0000007c $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:227    .text.HAL_CAN_MspDeInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:233    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:280    .text.HAL_CAN_MspDeInit:0000002c $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:286    .text.HAL_CRC_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:292    .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:340    .text.HAL_CRC_MspInit:00000028 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:346    .text.HAL_CRC_MspDeInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:352    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:381    .text.HAL_CRC_MspDeInit:00000018 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:387    .text.HAL_DMA2D_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:393    .text.HAL_DMA2D_MspInit:00000000 HAL_DMA2D_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:455    .text.HAL_DMA2D_MspInit:0000003c $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:460    .text.HAL_DMA2D_MspDeInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:466    .text.HAL_DMA2D_MspDeInit:00000000 HAL_DMA2D_MspDeInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:508    .text.HAL_DMA2D_MspDeInit:00000020 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:514    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:520    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:668    .text.HAL_I2C_MspInit:00000098 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:676    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:682    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:730    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:738    .text.HAL_LTDC_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:744    .text.HAL_LTDC_MspInit:00000000 HAL_LTDC_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1133   .text.HAL_LTDC_MspInit:000001a8 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1144   .text.HAL_LTDC_MspDeInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1150   .text.HAL_LTDC_MspDeInit:00000000 HAL_LTDC_MspDeInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1222   .text.HAL_LTDC_MspDeInit:00000058 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1234   .text.HAL_SPI_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1240   .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1343   .text.HAL_SPI_MspInit:00000064 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1349   .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1355   .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1398   .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1405   .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1411   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1459   .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1465   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1471   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1500   .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1506   .text.HAL_UART_MspInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1512   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1619   .text.HAL_UART_MspInit:00000070 $d
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1624   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1630   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s:1673   .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
ARM GAS  C:\Users\efrank\AppData\Local\Temp\ccRCyYvQ.s 			page 49


HAL_GPIO_DeInit
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
