{
  "design": {
    "design_info": {
      "boundary_crc": "0x590E467F33E02C06",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../MIDI_Interface.gen/sources_1/bd/group_0",
      "name": "group_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_regmap_0": "",
      "fifo_adapter_0": "",
      "fifo_reader_0": "",
      "param_file_0": ""
    },
    "interface_ports": {
      "S_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "31"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "4"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x7FFFFFFF",
          "width": "31"
        }
      }
    },
    "ports": {
      "S_AXI_ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI"
          },
          "ASSOCIATED_RESET": {
            "value": "rst:S_AXI_ARESETN"
          },
          "CLK_DOMAIN": {
            "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "S_AXI_ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "queue_cap": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "data_valid_0": {
        "direction": "O"
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "trigger_0": {
        "direction": "O"
      },
      "velocity_0": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "note_index": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "trigger_states_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "cpu_cap": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "mod_adsr_0": {
        "direction": "O",
        "left": "27",
        "right": "0"
      },
      "vca_adsr_0": {
        "direction": "O",
        "left": "27",
        "right": "0"
      },
      "vcf_adsr_0": {
        "direction": "O",
        "left": "27",
        "right": "0"
      },
      "waveform_sel_out_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "axi_regmap_0": {
        "vlnv": "SHREC:SHREC:axi_regmap:1.0",
        "xci_name": "group_0_axi_regmap_0_0",
        "xci_path": "ip\\group_0_axi_regmap_0_0\\group_0_axi_regmap_0_0.xci",
        "inst_hier_path": "axi_regmap_0",
        "parameters": {
          "NUM_REGS": {
            "value": "4"
          },
          "WIDTH0": {
            "value": "16"
          },
          "WIDTH1": {
            "value": "8"
          },
          "WIDTH2": {
            "value": "1"
          },
          "WIDTH3": {
            "value": "1"
          }
        }
      },
      "fifo_adapter_0": {
        "vlnv": "xilinx.com:module_ref:fifo_adapter:1.0",
        "xci_name": "group_0_fifo_adapter_0_0",
        "xci_path": "ip\\group_0_fifo_adapter_0_0\\group_0_fifo_adapter_0_0.xci",
        "inst_hier_path": "fifo_adapter_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifo_adapter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "push": {
            "direction": "I"
          },
          "pop": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "data_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "count": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "wait_push": {
            "direction": "O"
          },
          "not_empty": {
            "direction": "O"
          }
        }
      },
      "fifo_reader_0": {
        "vlnv": "xilinx.com:module_ref:fifo_reader:1.0",
        "xci_name": "group_0_fifo_reader_0_0",
        "xci_path": "ip\\group_0_fifo_reader_0_0\\group_0_fifo_reader_0_0.xci",
        "inst_hier_path": "fifo_reader_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fifo_reader",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "not_empty": {
            "direction": "I"
          },
          "pop_ctrl_en": {
            "direction": "I"
          },
          "pop_ctrl": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pop_data": {
            "direction": "O"
          },
          "data_valid": {
            "direction": "O"
          },
          "trigger": {
            "direction": "O"
          },
          "trigger_states": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "note_index": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "velocity": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "param_write": {
            "direction": "O"
          },
          "param_number": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "param_value": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "param_file_0": {
        "vlnv": "xilinx.com:module_ref:param_file:1.0",
        "xci_name": "group_0_param_file_0_0",
        "xci_path": "ip\\group_0_param_file_0_0\\group_0_param_file_0_0.xci",
        "inst_hier_path": "param_file_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "param_file",
          "boundary_crc": "0x0"
        },
        "ports": {
          "change": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "zynq_system_processing_system7_0_1_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "clear": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "param": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "value": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "waveform_sel_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "vca_adsr": {
            "direction": "O",
            "left": "27",
            "right": "0"
          },
          "vcf_adsr": {
            "direction": "O",
            "left": "27",
            "right": "0"
          },
          "mod_adsr": {
            "direction": "O",
            "left": "27",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "S_AXI",
          "axi_regmap_0/S_AXI"
        ]
      }
    },
    "nets": {
      "axi_regmap_0_REG0_OUT": {
        "ports": [
          "axi_regmap_0/REG0_OUT",
          "fifo_adapter_0/data_in"
        ]
      },
      "axi_regmap_0_REG0_WR": {
        "ports": [
          "axi_regmap_0/REG0_WR",
          "fifo_adapter_0/push"
        ]
      },
      "axi_regmap_0_REG1_OUT": {
        "ports": [
          "axi_regmap_0/REG1_OUT",
          "cpu_cap"
        ]
      },
      "axi_regmap_0_REG2_OUT": {
        "ports": [
          "axi_regmap_0/REG2_OUT",
          "fifo_reader_0/pop_ctrl_en"
        ]
      },
      "axi_regmap_0_REG3_OUT": {
        "ports": [
          "axi_regmap_0/REG3_OUT",
          "fifo_reader_0/pop_ctrl"
        ]
      },
      "fifo_adapter_0_count": {
        "ports": [
          "fifo_adapter_0/count",
          "queue_cap",
          "axi_regmap_0/REG1_IN"
        ]
      },
      "fifo_adapter_0_data_out": {
        "ports": [
          "fifo_adapter_0/data_out",
          "axi_regmap_0/REG0_IN",
          "fifo_reader_0/data_in"
        ]
      },
      "fifo_adapter_0_not_empty": {
        "ports": [
          "fifo_adapter_0/not_empty",
          "fifo_reader_0/not_empty"
        ]
      },
      "fifo_adapter_0_wait_push": {
        "ports": [
          "fifo_adapter_0/wait_push",
          "axi_regmap_0/REG2_IN"
        ]
      },
      "fifo_reader_0_data_valid": {
        "ports": [
          "fifo_reader_0/data_valid",
          "data_valid_0"
        ]
      },
      "fifo_reader_0_note": {
        "ports": [
          "fifo_reader_0/note_index",
          "note_index"
        ]
      },
      "fifo_reader_0_param_number": {
        "ports": [
          "fifo_reader_0/param_number",
          "param_file_0/param"
        ]
      },
      "fifo_reader_0_param_value": {
        "ports": [
          "fifo_reader_0/param_value",
          "param_file_0/value"
        ]
      },
      "fifo_reader_0_param_write": {
        "ports": [
          "fifo_reader_0/param_write",
          "param_file_0/change"
        ]
      },
      "fifo_reader_0_pop_data": {
        "ports": [
          "fifo_reader_0/pop_data",
          "fifo_adapter_0/pop"
        ]
      },
      "fifo_reader_0_trigger": {
        "ports": [
          "fifo_reader_0/trigger",
          "trigger_0"
        ]
      },
      "fifo_reader_0_trigger_states": {
        "ports": [
          "fifo_reader_0/trigger_states",
          "trigger_states_0"
        ]
      },
      "fifo_reader_0_velocity": {
        "ports": [
          "fifo_reader_0/velocity",
          "velocity_0"
        ]
      },
      "param_file_0_mod_adsr": {
        "ports": [
          "param_file_0/mod_adsr",
          "mod_adsr_0"
        ]
      },
      "param_file_0_vca_adsr": {
        "ports": [
          "param_file_0/vca_adsr",
          "vca_adsr_0"
        ]
      },
      "param_file_0_vcf_adsr": {
        "ports": [
          "param_file_0/vcf_adsr",
          "vcf_adsr_0"
        ]
      },
      "param_file_0_waveform_sel_out": {
        "ports": [
          "param_file_0/waveform_sel_out",
          "waveform_sel_out_0"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "S_AXI_ACLK",
          "axi_regmap_0/S_AXI_ACLK",
          "fifo_adapter_0/clk",
          "fifo_reader_0/clk",
          "param_file_0/clk"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "S_AXI_ARESETN",
          "axi_regmap_0/S_AXI_ARESETN"
        ]
      },
      "rst_ps7_0_100M_peripheral_reset": {
        "ports": [
          "rst",
          "fifo_adapter_0/rst",
          "fifo_reader_0/rst",
          "param_file_0/clear"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI": {
            "range": "2G",
            "width": "31",
            "segments": {
              "SEG_axi_regmap_0_reg0": {
                "address_block": "/axi_regmap_0/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}