// Seed: 2561998703
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply0 id_9
    , id_14,
    output uwire id_10,
    output supply0 id_11,
    output tri1 id_12
);
  wor   id_15;
  uwire id_16 = 1;
  assign (strong1, strong0) id_11 = 1 == id_4;
  assign id_0 = 1'd0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri1 id_6,
    output tri1 id_7,
    output tri id_8,
    input tri1 id_9,
    input supply0 id_10,
    output wand id_11,
    input uwire id_12,
    output supply0 id_13,
    input wire id_14,
    inout tri0 id_15,
    input tri id_16,
    output wand id_17
    , id_27,
    output tri id_18,
    input supply0 id_19,
    input tri0 id_20,
    input supply1 id_21,
    input tri1 id_22,
    input supply0 id_23,
    output wor id_24
    , id_28,
    input wor id_25
);
  module_0 modCall_1 (
      id_8,
      id_13,
      id_16,
      id_1,
      id_9,
      id_21,
      id_3,
      id_20,
      id_5,
      id_9,
      id_17,
      id_7,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
