/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000000648012491_3151998091_1003797999_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1003797999", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1003797999.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2636502601_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2636502601", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2636502601.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0464626919_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0464626919", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0464626919.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1276542356_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1276542356", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1276542356.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_4035472970_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_4035472970", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_4035472970.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2269818417_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2269818417", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2269818417.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0896168481_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0896168481", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0896168481.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0651267415_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0651267415", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0651267415.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3292315892_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3292315892", "isim/tb_uart_tx_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3292315892.didat");
}
