$timescale 1ms $end
$scope module logic $end
$var wire 1 a iogA_0 $end
$var wire 1 d iogD_2 $end
$enddefinitions $end
$dumpvars
x a
x d
$end
#0
1 a
1 d
#10
0 d
#20
1 d
#30
0 d
#100
1 d
#150
0 d
