DECL|ADC1_2_EXTERNALTRIGINJEC_EXT_IT15|macro|ADC1_2_EXTERNALTRIGINJEC_EXT_IT15
DECL|ADC1_2_EXTERNALTRIGINJEC_EXT_IT15|macro|ADC1_2_EXTERNALTRIGINJEC_EXT_IT15
DECL|ADC1_2_EXTERNALTRIGINJEC_EXT_IT15|macro|ADC1_2_EXTERNALTRIGINJEC_EXT_IT15
DECL|ADC1_2_EXTERNALTRIGINJEC_EXT_IT15|macro|ADC1_2_EXTERNALTRIGINJEC_EXT_IT15
DECL|ADC1_2_EXTERNALTRIGINJEC_HRTIM_TRG2|macro|ADC1_2_EXTERNALTRIGINJEC_HRTIM_TRG2
DECL|ADC1_2_EXTERNALTRIGINJEC_HRTIM_TRG4|macro|ADC1_2_EXTERNALTRIGINJEC_HRTIM_TRG4
DECL|ADC1_2_EXTERNALTRIGINJEC_T15_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T15_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T15_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T15_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T15_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T15_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T15_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T15_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T1_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T1_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T1_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T1_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO2|macro|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO2
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO2|macro|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO2
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO2|macro|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO2
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO2|macro|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO2
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T1_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T2_CC1|macro|ADC1_2_EXTERNALTRIGINJEC_T2_CC1
DECL|ADC1_2_EXTERNALTRIGINJEC_T2_CC1|macro|ADC1_2_EXTERNALTRIGINJEC_T2_CC1
DECL|ADC1_2_EXTERNALTRIGINJEC_T2_CC1|macro|ADC1_2_EXTERNALTRIGINJEC_T2_CC1
DECL|ADC1_2_EXTERNALTRIGINJEC_T2_CC1|macro|ADC1_2_EXTERNALTRIGINJEC_T2_CC1
DECL|ADC1_2_EXTERNALTRIGINJEC_T2_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T2_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T2_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T2_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T2_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T2_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T2_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T2_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC1|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC1
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC1|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC1
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC1|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC1
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC1|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC1
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC3|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC3
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC3|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC3
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC3|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC3
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC3|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC3
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T3_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T3_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T3_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T3_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T3_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T3_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T4_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T4_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T4_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T4_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T4_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T4_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T6_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T6_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T6_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T6_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T6_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T6_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T6_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T6_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T8_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T8_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T8_CC4|macro|ADC1_2_EXTERNALTRIGINJEC_T8_CC4
DECL|ADC1_2_EXTERNALTRIGINJEC_T8_TRGO2|macro|ADC1_2_EXTERNALTRIGINJEC_T8_TRGO2
DECL|ADC1_2_EXTERNALTRIGINJEC_T8_TRGO2|macro|ADC1_2_EXTERNALTRIGINJEC_T8_TRGO2
DECL|ADC1_2_EXTERNALTRIGINJEC_T8_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T8_TRGO
DECL|ADC1_2_EXTERNALTRIGINJEC_T8_TRGO|macro|ADC1_2_EXTERNALTRIGINJEC_T8_TRGO
DECL|ADC1_2_EXTERNALTRIG_EXT_IT11|macro|ADC1_2_EXTERNALTRIG_EXT_IT11
DECL|ADC1_2_EXTERNALTRIG_EXT_IT11|macro|ADC1_2_EXTERNALTRIG_EXT_IT11
DECL|ADC1_2_EXTERNALTRIG_EXT_IT11|macro|ADC1_2_EXTERNALTRIG_EXT_IT11
DECL|ADC1_2_EXTERNALTRIG_EXT_IT11|macro|ADC1_2_EXTERNALTRIG_EXT_IT11
DECL|ADC1_2_EXTERNALTRIG_HRTIM_TRG1|macro|ADC1_2_EXTERNALTRIG_HRTIM_TRG1
DECL|ADC1_2_EXTERNALTRIG_HRTIM_TRG3|macro|ADC1_2_EXTERNALTRIG_HRTIM_TRG3
DECL|ADC1_2_EXTERNALTRIG_T15_TRGO|macro|ADC1_2_EXTERNALTRIG_T15_TRGO
DECL|ADC1_2_EXTERNALTRIG_T15_TRGO|macro|ADC1_2_EXTERNALTRIG_T15_TRGO
DECL|ADC1_2_EXTERNALTRIG_T15_TRGO|macro|ADC1_2_EXTERNALTRIG_T15_TRGO
DECL|ADC1_2_EXTERNALTRIG_T15_TRGO|macro|ADC1_2_EXTERNALTRIG_T15_TRGO
DECL|ADC1_2_EXTERNALTRIG_T1_CC1|macro|ADC1_2_EXTERNALTRIG_T1_CC1
DECL|ADC1_2_EXTERNALTRIG_T1_CC1|macro|ADC1_2_EXTERNALTRIG_T1_CC1
DECL|ADC1_2_EXTERNALTRIG_T1_CC1|macro|ADC1_2_EXTERNALTRIG_T1_CC1
DECL|ADC1_2_EXTERNALTRIG_T1_CC1|macro|ADC1_2_EXTERNALTRIG_T1_CC1
DECL|ADC1_2_EXTERNALTRIG_T1_CC2|macro|ADC1_2_EXTERNALTRIG_T1_CC2
DECL|ADC1_2_EXTERNALTRIG_T1_CC2|macro|ADC1_2_EXTERNALTRIG_T1_CC2
DECL|ADC1_2_EXTERNALTRIG_T1_CC2|macro|ADC1_2_EXTERNALTRIG_T1_CC2
DECL|ADC1_2_EXTERNALTRIG_T1_CC2|macro|ADC1_2_EXTERNALTRIG_T1_CC2
DECL|ADC1_2_EXTERNALTRIG_T1_CC3|macro|ADC1_2_EXTERNALTRIG_T1_CC3
DECL|ADC1_2_EXTERNALTRIG_T1_CC3|macro|ADC1_2_EXTERNALTRIG_T1_CC3
DECL|ADC1_2_EXTERNALTRIG_T1_CC3|macro|ADC1_2_EXTERNALTRIG_T1_CC3
DECL|ADC1_2_EXTERNALTRIG_T1_CC3|macro|ADC1_2_EXTERNALTRIG_T1_CC3
DECL|ADC1_2_EXTERNALTRIG_T1_TRGO2|macro|ADC1_2_EXTERNALTRIG_T1_TRGO2
DECL|ADC1_2_EXTERNALTRIG_T1_TRGO2|macro|ADC1_2_EXTERNALTRIG_T1_TRGO2
DECL|ADC1_2_EXTERNALTRIG_T1_TRGO2|macro|ADC1_2_EXTERNALTRIG_T1_TRGO2
DECL|ADC1_2_EXTERNALTRIG_T1_TRGO2|macro|ADC1_2_EXTERNALTRIG_T1_TRGO2
DECL|ADC1_2_EXTERNALTRIG_T1_TRGO|macro|ADC1_2_EXTERNALTRIG_T1_TRGO
DECL|ADC1_2_EXTERNALTRIG_T1_TRGO|macro|ADC1_2_EXTERNALTRIG_T1_TRGO
DECL|ADC1_2_EXTERNALTRIG_T1_TRGO|macro|ADC1_2_EXTERNALTRIG_T1_TRGO
DECL|ADC1_2_EXTERNALTRIG_T1_TRGO|macro|ADC1_2_EXTERNALTRIG_T1_TRGO
DECL|ADC1_2_EXTERNALTRIG_T2_CC2|macro|ADC1_2_EXTERNALTRIG_T2_CC2
DECL|ADC1_2_EXTERNALTRIG_T2_CC2|macro|ADC1_2_EXTERNALTRIG_T2_CC2
DECL|ADC1_2_EXTERNALTRIG_T2_CC2|macro|ADC1_2_EXTERNALTRIG_T2_CC2
DECL|ADC1_2_EXTERNALTRIG_T2_CC2|macro|ADC1_2_EXTERNALTRIG_T2_CC2
DECL|ADC1_2_EXTERNALTRIG_T2_TRGO|macro|ADC1_2_EXTERNALTRIG_T2_TRGO
DECL|ADC1_2_EXTERNALTRIG_T2_TRGO|macro|ADC1_2_EXTERNALTRIG_T2_TRGO
DECL|ADC1_2_EXTERNALTRIG_T2_TRGO|macro|ADC1_2_EXTERNALTRIG_T2_TRGO
DECL|ADC1_2_EXTERNALTRIG_T2_TRGO|macro|ADC1_2_EXTERNALTRIG_T2_TRGO
DECL|ADC1_2_EXTERNALTRIG_T3_CC4|macro|ADC1_2_EXTERNALTRIG_T3_CC4
DECL|ADC1_2_EXTERNALTRIG_T3_CC4|macro|ADC1_2_EXTERNALTRIG_T3_CC4
DECL|ADC1_2_EXTERNALTRIG_T3_CC4|macro|ADC1_2_EXTERNALTRIG_T3_CC4
DECL|ADC1_2_EXTERNALTRIG_T3_CC4|macro|ADC1_2_EXTERNALTRIG_T3_CC4
DECL|ADC1_2_EXTERNALTRIG_T3_TRGO|macro|ADC1_2_EXTERNALTRIG_T3_TRGO
DECL|ADC1_2_EXTERNALTRIG_T3_TRGO|macro|ADC1_2_EXTERNALTRIG_T3_TRGO
DECL|ADC1_2_EXTERNALTRIG_T3_TRGO|macro|ADC1_2_EXTERNALTRIG_T3_TRGO
DECL|ADC1_2_EXTERNALTRIG_T3_TRGO|macro|ADC1_2_EXTERNALTRIG_T3_TRGO
DECL|ADC1_2_EXTERNALTRIG_T4_CC4|macro|ADC1_2_EXTERNALTRIG_T4_CC4
DECL|ADC1_2_EXTERNALTRIG_T4_CC4|macro|ADC1_2_EXTERNALTRIG_T4_CC4
DECL|ADC1_2_EXTERNALTRIG_T4_CC4|macro|ADC1_2_EXTERNALTRIG_T4_CC4
DECL|ADC1_2_EXTERNALTRIG_T4_TRGO|macro|ADC1_2_EXTERNALTRIG_T4_TRGO
DECL|ADC1_2_EXTERNALTRIG_T4_TRGO|macro|ADC1_2_EXTERNALTRIG_T4_TRGO
DECL|ADC1_2_EXTERNALTRIG_T4_TRGO|macro|ADC1_2_EXTERNALTRIG_T4_TRGO
DECL|ADC1_2_EXTERNALTRIG_T6_TRGO|macro|ADC1_2_EXTERNALTRIG_T6_TRGO
DECL|ADC1_2_EXTERNALTRIG_T6_TRGO|macro|ADC1_2_EXTERNALTRIG_T6_TRGO
DECL|ADC1_2_EXTERNALTRIG_T6_TRGO|macro|ADC1_2_EXTERNALTRIG_T6_TRGO
DECL|ADC1_2_EXTERNALTRIG_T6_TRGO|macro|ADC1_2_EXTERNALTRIG_T6_TRGO
DECL|ADC1_2_EXTERNALTRIG_T8_TRGO2|macro|ADC1_2_EXTERNALTRIG_T8_TRGO2
DECL|ADC1_2_EXTERNALTRIG_T8_TRGO2|macro|ADC1_2_EXTERNALTRIG_T8_TRGO2
DECL|ADC1_2_EXTERNALTRIG_T8_TRGO|macro|ADC1_2_EXTERNALTRIG_T8_TRGO
DECL|ADC1_2_EXTERNALTRIG_T8_TRGO|macro|ADC1_2_EXTERNALTRIG_T8_TRGO
DECL|ADC1_EXTERNALTRIGINJEC_EXT_IT15|macro|ADC1_EXTERNALTRIGINJEC_EXT_IT15
DECL|ADC1_EXTERNALTRIGINJEC_T15_TRGO|macro|ADC1_EXTERNALTRIGINJEC_T15_TRGO
DECL|ADC1_EXTERNALTRIGINJEC_T1_CC4|macro|ADC1_EXTERNALTRIGINJEC_T1_CC4
DECL|ADC1_EXTERNALTRIGINJEC_T1_TRGO2|macro|ADC1_EXTERNALTRIGINJEC_T1_TRGO2
DECL|ADC1_EXTERNALTRIGINJEC_T1_TRGO|macro|ADC1_EXTERNALTRIGINJEC_T1_TRGO
DECL|ADC1_EXTERNALTRIGINJEC_T2_CC1|macro|ADC1_EXTERNALTRIGINJEC_T2_CC1
DECL|ADC1_EXTERNALTRIGINJEC_T2_TRGO|macro|ADC1_EXTERNALTRIGINJEC_T2_TRGO
DECL|ADC1_EXTERNALTRIGINJEC_T6_TRGO|macro|ADC1_EXTERNALTRIGINJEC_T6_TRGO
DECL|ADC1_EXTERNALTRIG_EXT_IT11|macro|ADC1_EXTERNALTRIG_EXT_IT11
DECL|ADC1_EXTERNALTRIG_T15_TRGO|macro|ADC1_EXTERNALTRIG_T15_TRGO
DECL|ADC1_EXTERNALTRIG_T1_CC1|macro|ADC1_EXTERNALTRIG_T1_CC1
DECL|ADC1_EXTERNALTRIG_T1_CC2|macro|ADC1_EXTERNALTRIG_T1_CC2
DECL|ADC1_EXTERNALTRIG_T1_CC3|macro|ADC1_EXTERNALTRIG_T1_CC3
DECL|ADC1_EXTERNALTRIG_T1_TRGO2|macro|ADC1_EXTERNALTRIG_T1_TRGO2
DECL|ADC1_EXTERNALTRIG_T1_TRGO|macro|ADC1_EXTERNALTRIG_T1_TRGO
DECL|ADC1_EXTERNALTRIG_T2_TRGO|macro|ADC1_EXTERNALTRIG_T2_TRGO
DECL|ADC1_EXTERNALTRIG_T6_TRGO|macro|ADC1_EXTERNALTRIG_T6_TRGO
DECL|ADC3_4_EXTERNALTRIGINJEC_T15_TRGO|macro|ADC3_4_EXTERNALTRIGINJEC_T15_TRGO
DECL|ADC3_4_EXTERNALTRIGINJEC_T1_CC3|macro|ADC3_4_EXTERNALTRIGINJEC_T1_CC3
DECL|ADC3_4_EXTERNALTRIGINJEC_T1_CC4|macro|ADC3_4_EXTERNALTRIGINJEC_T1_CC4
DECL|ADC3_4_EXTERNALTRIGINJEC_T1_TRGO2|macro|ADC3_4_EXTERNALTRIGINJEC_T1_TRGO2
DECL|ADC3_4_EXTERNALTRIGINJEC_T1_TRGO|macro|ADC3_4_EXTERNALTRIGINJEC_T1_TRGO
DECL|ADC3_4_EXTERNALTRIGINJEC_T20_TRGO|macro|ADC3_4_EXTERNALTRIGINJEC_T20_TRGO
DECL|ADC3_4_EXTERNALTRIGINJEC_T2_TRGO|macro|ADC3_4_EXTERNALTRIGINJEC_T2_TRGO
DECL|ADC3_4_EXTERNALTRIGINJEC_T3_TRGO|macro|ADC3_4_EXTERNALTRIGINJEC_T3_TRGO
DECL|ADC3_4_EXTERNALTRIGINJEC_T4_CC3|macro|ADC3_4_EXTERNALTRIGINJEC_T4_CC3
DECL|ADC3_4_EXTERNALTRIGINJEC_T4_CC4|macro|ADC3_4_EXTERNALTRIGINJEC_T4_CC4
DECL|ADC3_4_EXTERNALTRIGINJEC_T4_TRGO|macro|ADC3_4_EXTERNALTRIGINJEC_T4_TRGO
DECL|ADC3_4_EXTERNALTRIGINJEC_T7_TRGO|macro|ADC3_4_EXTERNALTRIGINJEC_T7_TRGO
DECL|ADC3_4_EXTERNALTRIGINJEC_T8_CC2|macro|ADC3_4_EXTERNALTRIGINJEC_T8_CC2
DECL|ADC3_4_EXTERNALTRIGINJEC_T8_CC4|macro|ADC3_4_EXTERNALTRIGINJEC_T8_CC4
DECL|ADC3_4_EXTERNALTRIGINJEC_T8_TRGO2|macro|ADC3_4_EXTERNALTRIGINJEC_T8_TRGO2
DECL|ADC3_4_EXTERNALTRIGINJEC_T8_TRGO|macro|ADC3_4_EXTERNALTRIGINJEC_T8_TRGO
DECL|ADC3_4_EXTERNALTRIG_EXT_IT2|macro|ADC3_4_EXTERNALTRIG_EXT_IT2
DECL|ADC3_4_EXTERNALTRIG_T15_TRGO|macro|ADC3_4_EXTERNALTRIG_T15_TRGO
DECL|ADC3_4_EXTERNALTRIG_T1_CC3|macro|ADC3_4_EXTERNALTRIG_T1_CC3
DECL|ADC3_4_EXTERNALTRIG_T1_TRGO2|macro|ADC3_4_EXTERNALTRIG_T1_TRGO2
DECL|ADC3_4_EXTERNALTRIG_T1_TRGO|macro|ADC3_4_EXTERNALTRIG_T1_TRGO
DECL|ADC3_4_EXTERNALTRIG_T2_CC1|macro|ADC3_4_EXTERNALTRIG_T2_CC1
DECL|ADC3_4_EXTERNALTRIG_T2_CC3|macro|ADC3_4_EXTERNALTRIG_T2_CC3
DECL|ADC3_4_EXTERNALTRIG_T2_TRGO|macro|ADC3_4_EXTERNALTRIG_T2_TRGO
DECL|ADC3_4_EXTERNALTRIG_T3_CC1|macro|ADC3_4_EXTERNALTRIG_T3_CC1
DECL|ADC3_4_EXTERNALTRIG_T3_TRGO|macro|ADC3_4_EXTERNALTRIG_T3_TRGO
DECL|ADC3_4_EXTERNALTRIG_T4_CC1|macro|ADC3_4_EXTERNALTRIG_T4_CC1
DECL|ADC3_4_EXTERNALTRIG_T4_TRGO|macro|ADC3_4_EXTERNALTRIG_T4_TRGO
DECL|ADC3_4_EXTERNALTRIG_T7_TRGO|macro|ADC3_4_EXTERNALTRIG_T7_TRGO
DECL|ADC3_4_EXTERNALTRIG_T8_CC1|macro|ADC3_4_EXTERNALTRIG_T8_CC1
DECL|ADC3_4_EXTERNALTRIG_T8_TRGO2|macro|ADC3_4_EXTERNALTRIG_T8_TRGO2
DECL|ADC3_4_EXTERNALTRIG_T8_TRGO|macro|ADC3_4_EXTERNALTRIG_T8_TRGO
DECL|ADC_ANALOGWATCHDOG_1|macro|ADC_ANALOGWATCHDOG_1
DECL|ADC_ANALOGWATCHDOG_2|macro|ADC_ANALOGWATCHDOG_2
DECL|ADC_ANALOGWATCHDOG_3|macro|ADC_ANALOGWATCHDOG_3
DECL|ADC_ANALOGWATCHDOG_ALL_INJEC|macro|ADC_ANALOGWATCHDOG_ALL_INJEC
DECL|ADC_ANALOGWATCHDOG_ALL_INJEC|macro|ADC_ANALOGWATCHDOG_ALL_INJEC
DECL|ADC_ANALOGWATCHDOG_ALL_REGINJEC|macro|ADC_ANALOGWATCHDOG_ALL_REGINJEC
DECL|ADC_ANALOGWATCHDOG_ALL_REGINJEC|macro|ADC_ANALOGWATCHDOG_ALL_REGINJEC
DECL|ADC_ANALOGWATCHDOG_ALL_REG|macro|ADC_ANALOGWATCHDOG_ALL_REG
DECL|ADC_ANALOGWATCHDOG_ALL_REG|macro|ADC_ANALOGWATCHDOG_ALL_REG
DECL|ADC_ANALOGWATCHDOG_NONE|macro|ADC_ANALOGWATCHDOG_NONE
DECL|ADC_ANALOGWATCHDOG_NONE|macro|ADC_ANALOGWATCHDOG_NONE
DECL|ADC_ANALOGWATCHDOG_SINGLE_INJEC|macro|ADC_ANALOGWATCHDOG_SINGLE_INJEC
DECL|ADC_ANALOGWATCHDOG_SINGLE_INJEC|macro|ADC_ANALOGWATCHDOG_SINGLE_INJEC
DECL|ADC_ANALOGWATCHDOG_SINGLE_REGINJEC|macro|ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
DECL|ADC_ANALOGWATCHDOG_SINGLE_REGINJEC|macro|ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
DECL|ADC_ANALOGWATCHDOG_SINGLE_REG|macro|ADC_ANALOGWATCHDOG_SINGLE_REG
DECL|ADC_ANALOGWATCHDOG_SINGLE_REG|macro|ADC_ANALOGWATCHDOG_SINGLE_REG
DECL|ADC_AWD1THRESHOLD_SHIFT_RESOLUTION|macro|ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
DECL|ADC_AWD1_EVENT|macro|ADC_AWD1_EVENT
DECL|ADC_AWD23THRESHOLD_SHIFT_RESOLUTION|macro|ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
DECL|ADC_AWD2_EVENT|macro|ADC_AWD2_EVENT
DECL|ADC_AWD3_EVENT|macro|ADC_AWD3_EVENT
DECL|ADC_AWD_EVENT|macro|ADC_AWD_EVENT
DECL|ADC_AWD_EVENT|macro|ADC_AWD_EVENT
DECL|ADC_AnalogWDGConfTypeDef|typedef|}ADC_AnalogWDGConfTypeDef;
DECL|ADC_AnalogWDGConfTypeDef|typedef|}ADC_AnalogWDGConfTypeDef;
DECL|ADC_CALFACT_DIFF_GET|macro|ADC_CALFACT_DIFF_GET
DECL|ADC_CALFACT_DIFF_GET|macro|ADC_CALFACT_DIFF_GET
DECL|ADC_CALFACT_DIFF_SET|macro|ADC_CALFACT_DIFF_SET
DECL|ADC_CALFACT_DIFF_SET|macro|ADC_CALFACT_DIFF_SET
DECL|ADC_CCR_MULTI_DMACONTREQ|macro|ADC_CCR_MULTI_DMACONTREQ
DECL|ADC_CFGR_AUTOWAIT|macro|ADC_CFGR_AUTOWAIT
DECL|ADC_CFGR_AWD1CH_SHIFT|macro|ADC_CFGR_AWD1CH_SHIFT
DECL|ADC_CFGR_AWD23CR|macro|ADC_CFGR_AWD23CR
DECL|ADC_CFGR_CONTINUOUS|macro|ADC_CFGR_CONTINUOUS
DECL|ADC_CFGR_DISCONTINUOUS_NUM|macro|ADC_CFGR_DISCONTINUOUS_NUM
DECL|ADC_CFGR_DMACONTREQ|macro|ADC_CFGR_DMACONTREQ
DECL|ADC_CFGR_EXTSEL_SET|macro|ADC_CFGR_EXTSEL_SET
DECL|ADC_CFGR_EXTSEL_SET|macro|ADC_CFGR_EXTSEL_SET
DECL|ADC_CFGR_EXTSEL_SET|macro|ADC_CFGR_EXTSEL_SET
DECL|ADC_CFGR_INJECT_AUTO_CONVERSION|macro|ADC_CFGR_INJECT_AUTO_CONVERSION
DECL|ADC_CFGR_INJECT_CONTEXT_QUEUE|macro|ADC_CFGR_INJECT_CONTEXT_QUEUE
DECL|ADC_CFGR_INJECT_DISCCONTINUOUS|macro|ADC_CFGR_INJECT_DISCCONTINUOUS
DECL|ADC_CFGR_OVERRUN|macro|ADC_CFGR_OVERRUN
DECL|ADC_CFGR_REG_DISCCONTINUOUS|macro|ADC_CFGR_REG_DISCCONTINUOUS
DECL|ADC_CHANNEL_0|macro|ADC_CHANNEL_0
DECL|ADC_CHANNEL_10|macro|ADC_CHANNEL_10
DECL|ADC_CHANNEL_10|macro|ADC_CHANNEL_10
DECL|ADC_CHANNEL_11|macro|ADC_CHANNEL_11
DECL|ADC_CHANNEL_11|macro|ADC_CHANNEL_11
DECL|ADC_CHANNEL_12|macro|ADC_CHANNEL_12
DECL|ADC_CHANNEL_12|macro|ADC_CHANNEL_12
DECL|ADC_CHANNEL_13|macro|ADC_CHANNEL_13
DECL|ADC_CHANNEL_13|macro|ADC_CHANNEL_13
DECL|ADC_CHANNEL_14|macro|ADC_CHANNEL_14
DECL|ADC_CHANNEL_14|macro|ADC_CHANNEL_14
DECL|ADC_CHANNEL_15|macro|ADC_CHANNEL_15
DECL|ADC_CHANNEL_15|macro|ADC_CHANNEL_15
DECL|ADC_CHANNEL_16|macro|ADC_CHANNEL_16
DECL|ADC_CHANNEL_16|macro|ADC_CHANNEL_16
DECL|ADC_CHANNEL_17|macro|ADC_CHANNEL_17
DECL|ADC_CHANNEL_17|macro|ADC_CHANNEL_17
DECL|ADC_CHANNEL_18|macro|ADC_CHANNEL_18
DECL|ADC_CHANNEL_18|macro|ADC_CHANNEL_18
DECL|ADC_CHANNEL_1|macro|ADC_CHANNEL_1
DECL|ADC_CHANNEL_1|macro|ADC_CHANNEL_1
DECL|ADC_CHANNEL_2|macro|ADC_CHANNEL_2
DECL|ADC_CHANNEL_2|macro|ADC_CHANNEL_2
DECL|ADC_CHANNEL_3|macro|ADC_CHANNEL_3
DECL|ADC_CHANNEL_3|macro|ADC_CHANNEL_3
DECL|ADC_CHANNEL_4|macro|ADC_CHANNEL_4
DECL|ADC_CHANNEL_4|macro|ADC_CHANNEL_4
DECL|ADC_CHANNEL_5|macro|ADC_CHANNEL_5
DECL|ADC_CHANNEL_5|macro|ADC_CHANNEL_5
DECL|ADC_CHANNEL_6|macro|ADC_CHANNEL_6
DECL|ADC_CHANNEL_6|macro|ADC_CHANNEL_6
DECL|ADC_CHANNEL_7|macro|ADC_CHANNEL_7
DECL|ADC_CHANNEL_7|macro|ADC_CHANNEL_7
DECL|ADC_CHANNEL_8|macro|ADC_CHANNEL_8
DECL|ADC_CHANNEL_8|macro|ADC_CHANNEL_8
DECL|ADC_CHANNEL_9|macro|ADC_CHANNEL_9
DECL|ADC_CHANNEL_9|macro|ADC_CHANNEL_9
DECL|ADC_CHANNEL_TEMPSENSOR|macro|ADC_CHANNEL_TEMPSENSOR
DECL|ADC_CHANNEL_TEMPSENSOR|macro|ADC_CHANNEL_TEMPSENSOR
DECL|ADC_CHANNEL_VBAT|macro|ADC_CHANNEL_VBAT
DECL|ADC_CHANNEL_VBAT|macro|ADC_CHANNEL_VBAT
DECL|ADC_CHANNEL_VOPAMP1|macro|ADC_CHANNEL_VOPAMP1
DECL|ADC_CHANNEL_VOPAMP2|macro|ADC_CHANNEL_VOPAMP2
DECL|ADC_CHANNEL_VOPAMP3|macro|ADC_CHANNEL_VOPAMP3
DECL|ADC_CHANNEL_VOPAMP4|macro|ADC_CHANNEL_VOPAMP4
DECL|ADC_CHANNEL_VREFINT|macro|ADC_CHANNEL_VREFINT
DECL|ADC_CHANNEL_VREFINT|macro|ADC_CHANNEL_VREFINT
DECL|ADC_CLEAR_ERRORCODE|macro|ADC_CLEAR_ERRORCODE
DECL|ADC_CLEAR_ERRORCODE|macro|ADC_CLEAR_ERRORCODE
DECL|ADC_CLOCK_ASYNC_DIV1|macro|ADC_CLOCK_ASYNC_DIV1
DECL|ADC_CLOCK_PRESCALER_RANGE|macro|ADC_CLOCK_PRESCALER_RANGE
DECL|ADC_CLOCK_SYNC_PCLK_DIV1|macro|ADC_CLOCK_SYNC_PCLK_DIV1
DECL|ADC_CLOCK_SYNC_PCLK_DIV1|macro|ADC_CLOCK_SYNC_PCLK_DIV1
DECL|ADC_CLOCK_SYNC_PCLK_DIV2|macro|ADC_CLOCK_SYNC_PCLK_DIV2
DECL|ADC_CLOCK_SYNC_PCLK_DIV2|macro|ADC_CLOCK_SYNC_PCLK_DIV2
DECL|ADC_CLOCK_SYNC_PCLK_DIV4|macro|ADC_CLOCK_SYNC_PCLK_DIV4
DECL|ADC_CLOCK_SYNC_PCLK_DIV4|macro|ADC_CLOCK_SYNC_PCLK_DIV4
DECL|ADC_COMMON_ADC_OTHER|macro|ADC_COMMON_ADC_OTHER
DECL|ADC_COMMON_ADC_OTHER|macro|ADC_COMMON_ADC_OTHER
DECL|ADC_COMMON_ADC_OTHER|macro|ADC_COMMON_ADC_OTHER
DECL|ADC_COMMON_CCR_MULTI|macro|ADC_COMMON_CCR_MULTI
DECL|ADC_COMMON_CCR_MULTI|macro|ADC_COMMON_CCR_MULTI
DECL|ADC_COMMON_CCR_MULTI|macro|ADC_COMMON_CCR_MULTI
DECL|ADC_COMMON_REGISTER|macro|ADC_COMMON_REGISTER
DECL|ADC_COMMON_REGISTER|macro|ADC_COMMON_REGISTER
DECL|ADC_COMMON_REGISTER|macro|ADC_COMMON_REGISTER
DECL|ADC_CONVCYCLES_MAX_RANGE|macro|ADC_CONVCYCLES_MAX_RANGE
DECL|ADC_CR1_DISCONTINUOUS_NUM|macro|ADC_CR1_DISCONTINUOUS_NUM
DECL|ADC_CR1_SCAN_SET|macro|ADC_CR1_SCAN_SET
DECL|ADC_CR2_CONTINUOUS|macro|ADC_CR2_CONTINUOUS
DECL|ADC_ChannelConfTypeDef|typedef|}ADC_ChannelConfTypeDef;
DECL|ADC_ChannelConfTypeDef|typedef|}ADC_ChannelConfTypeDef;
DECL|ADC_DATAALIGN_LEFT|macro|ADC_DATAALIGN_LEFT
DECL|ADC_DATAALIGN_LEFT|macro|ADC_DATAALIGN_LEFT
DECL|ADC_DATAALIGN_RIGHT|macro|ADC_DATAALIGN_RIGHT
DECL|ADC_DATAALIGN_RIGHT|macro|ADC_DATAALIGN_RIGHT
DECL|ADC_DIFFERENTIAL_ENDED|macro|ADC_DIFFERENTIAL_ENDED
DECL|ADC_DIFSEL_CHANNEL|macro|ADC_DIFSEL_CHANNEL
DECL|ADC_DISABLING_CONDITIONS|macro|ADC_DISABLING_CONDITIONS
DECL|ADC_DMAACCESSMODE_12_10_BITS|macro|ADC_DMAACCESSMODE_12_10_BITS
DECL|ADC_DMAACCESSMODE_8_6_BITS|macro|ADC_DMAACCESSMODE_8_6_BITS
DECL|ADC_DMAACCESSMODE_DISABLED|macro|ADC_DMAACCESSMODE_DISABLED
DECL|ADC_DUALMODE_ALTERTRIG|macro|ADC_DUALMODE_ALTERTRIG
DECL|ADC_DUALMODE_INJECSIMULT|macro|ADC_DUALMODE_INJECSIMULT
DECL|ADC_DUALMODE_INTERL|macro|ADC_DUALMODE_INTERL
DECL|ADC_DUALMODE_REGINTERL_INJECSIMULT|macro|ADC_DUALMODE_REGINTERL_INJECSIMULT
DECL|ADC_DUALMODE_REGSIMULT_ALTERTRIG|macro|ADC_DUALMODE_REGSIMULT_ALTERTRIG
DECL|ADC_DUALMODE_REGSIMULT_INJECSIMULT|macro|ADC_DUALMODE_REGSIMULT_INJECSIMULT
DECL|ADC_DUALMODE_REGSIMULT|macro|ADC_DUALMODE_REGSIMULT
DECL|ADC_ENABLING_CONDITIONS|macro|ADC_ENABLING_CONDITIONS
DECL|ADC_EOC_SEQ_CONV|macro|ADC_EOC_SEQ_CONV
DECL|ADC_EOC_SINGLE_CONV|macro|ADC_EOC_SINGLE_CONV
DECL|ADC_EXTERNALTRIGCONVEDGE_FALLING|macro|ADC_EXTERNALTRIGCONVEDGE_FALLING
DECL|ADC_EXTERNALTRIGCONVEDGE_NONE|macro|ADC_EXTERNALTRIGCONVEDGE_NONE
DECL|ADC_EXTERNALTRIGCONVEDGE_NONE|macro|ADC_EXTERNALTRIGCONVEDGE_NONE
DECL|ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING|macro|ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
DECL|ADC_EXTERNALTRIGCONVEDGE_RISING|macro|ADC_EXTERNALTRIGCONVEDGE_RISING
DECL|ADC_EXTERNALTRIGCONVEDGE_RISING|macro|ADC_EXTERNALTRIGCONVEDGE_RISING
DECL|ADC_EXTERNALTRIGCONVHRTIM_TRG1|macro|ADC_EXTERNALTRIGCONVHRTIM_TRG1
DECL|ADC_EXTERNALTRIGCONVHRTIM_TRG3|macro|ADC_EXTERNALTRIGCONVHRTIM_TRG3
DECL|ADC_EXTERNALTRIGCONV_EXT_IT11|macro|ADC_EXTERNALTRIGCONV_EXT_IT11
DECL|ADC_EXTERNALTRIGCONV_EXT_IT11|macro|ADC_EXTERNALTRIGCONV_EXT_IT11
DECL|ADC_EXTERNALTRIGCONV_EXT_IT11|macro|ADC_EXTERNALTRIGCONV_EXT_IT11
DECL|ADC_EXTERNALTRIGCONV_EXT_IT11|macro|ADC_EXTERNALTRIGCONV_EXT_IT11
DECL|ADC_EXTERNALTRIGCONV_EXT_IT11|macro|ADC_EXTERNALTRIGCONV_EXT_IT11
DECL|ADC_EXTERNALTRIGCONV_EXT_IT11|macro|ADC_EXTERNALTRIGCONV_EXT_IT11
DECL|ADC_EXTERNALTRIGCONV_EXT_IT2|macro|ADC_EXTERNALTRIGCONV_EXT_IT2
DECL|ADC_EXTERNALTRIGCONV_T15_TRGO|macro|ADC_EXTERNALTRIGCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGCONV_T15_TRGO|macro|ADC_EXTERNALTRIGCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGCONV_T15_TRGO|macro|ADC_EXTERNALTRIGCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGCONV_T15_TRGO|macro|ADC_EXTERNALTRIGCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGCONV_T15_TRGO|macro|ADC_EXTERNALTRIGCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGCONV_T19_CC3|macro|ADC_EXTERNALTRIGCONV_T19_CC3
DECL|ADC_EXTERNALTRIGCONV_T19_CC4|macro|ADC_EXTERNALTRIGCONV_T19_CC4
DECL|ADC_EXTERNALTRIGCONV_T19_TRGO|macro|ADC_EXTERNALTRIGCONV_T19_TRGO
DECL|ADC_EXTERNALTRIGCONV_T1_CC1|macro|ADC_EXTERNALTRIGCONV_T1_CC1
DECL|ADC_EXTERNALTRIGCONV_T1_CC1|macro|ADC_EXTERNALTRIGCONV_T1_CC1
DECL|ADC_EXTERNALTRIGCONV_T1_CC1|macro|ADC_EXTERNALTRIGCONV_T1_CC1
DECL|ADC_EXTERNALTRIGCONV_T1_CC1|macro|ADC_EXTERNALTRIGCONV_T1_CC1
DECL|ADC_EXTERNALTRIGCONV_T1_CC1|macro|ADC_EXTERNALTRIGCONV_T1_CC1
DECL|ADC_EXTERNALTRIGCONV_T1_CC2|macro|ADC_EXTERNALTRIGCONV_T1_CC2
DECL|ADC_EXTERNALTRIGCONV_T1_CC2|macro|ADC_EXTERNALTRIGCONV_T1_CC2
DECL|ADC_EXTERNALTRIGCONV_T1_CC2|macro|ADC_EXTERNALTRIGCONV_T1_CC2
DECL|ADC_EXTERNALTRIGCONV_T1_CC2|macro|ADC_EXTERNALTRIGCONV_T1_CC2
DECL|ADC_EXTERNALTRIGCONV_T1_CC2|macro|ADC_EXTERNALTRIGCONV_T1_CC2
DECL|ADC_EXTERNALTRIGCONV_T1_CC3|macro|ADC_EXTERNALTRIGCONV_T1_CC3
DECL|ADC_EXTERNALTRIGCONV_T1_CC3|macro|ADC_EXTERNALTRIGCONV_T1_CC3
DECL|ADC_EXTERNALTRIGCONV_T1_CC3|macro|ADC_EXTERNALTRIGCONV_T1_CC3
DECL|ADC_EXTERNALTRIGCONV_T1_CC3|macro|ADC_EXTERNALTRIGCONV_T1_CC3
DECL|ADC_EXTERNALTRIGCONV_T1_CC3|macro|ADC_EXTERNALTRIGCONV_T1_CC3
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO|macro|ADC_EXTERNALTRIGCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO|macro|ADC_EXTERNALTRIGCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO|macro|ADC_EXTERNALTRIGCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO|macro|ADC_EXTERNALTRIGCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGCONV_T1_TRGO|macro|ADC_EXTERNALTRIGCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGCONV_T20_CC1|macro|ADC_EXTERNALTRIGCONV_T20_CC1
DECL|ADC_EXTERNALTRIGCONV_T20_CC2|macro|ADC_EXTERNALTRIGCONV_T20_CC2
DECL|ADC_EXTERNALTRIGCONV_T20_CC2|macro|ADC_EXTERNALTRIGCONV_T20_CC2
DECL|ADC_EXTERNALTRIGCONV_T20_CC3|macro|ADC_EXTERNALTRIGCONV_T20_CC3
DECL|ADC_EXTERNALTRIGCONV_T20_CC3|macro|ADC_EXTERNALTRIGCONV_T20_CC3
DECL|ADC_EXTERNALTRIGCONV_T20_MASK|macro|ADC_EXTERNALTRIGCONV_T20_MASK
DECL|ADC_EXTERNALTRIGCONV_T20_MASK|macro|ADC_EXTERNALTRIGCONV_T20_MASK
DECL|ADC_EXTERNALTRIGCONV_T20_TRGO2|macro|ADC_EXTERNALTRIGCONV_T20_TRGO2
DECL|ADC_EXTERNALTRIGCONV_T20_TRGO|macro|ADC_EXTERNALTRIGCONV_T20_TRGO
DECL|ADC_EXTERNALTRIGCONV_T2_CC1|macro|ADC_EXTERNALTRIGCONV_T2_CC1
DECL|ADC_EXTERNALTRIGCONV_T2_CC2|macro|ADC_EXTERNALTRIGCONV_T2_CC2
DECL|ADC_EXTERNALTRIGCONV_T2_CC2|macro|ADC_EXTERNALTRIGCONV_T2_CC2
DECL|ADC_EXTERNALTRIGCONV_T2_CC2|macro|ADC_EXTERNALTRIGCONV_T2_CC2
DECL|ADC_EXTERNALTRIGCONV_T2_CC2|macro|ADC_EXTERNALTRIGCONV_T2_CC2
DECL|ADC_EXTERNALTRIGCONV_T2_CC2|macro|ADC_EXTERNALTRIGCONV_T2_CC2
DECL|ADC_EXTERNALTRIGCONV_T2_CC3|macro|ADC_EXTERNALTRIGCONV_T2_CC3
DECL|ADC_EXTERNALTRIGCONV_T2_TRGO|macro|ADC_EXTERNALTRIGCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGCONV_T2_TRGO|macro|ADC_EXTERNALTRIGCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGCONV_T2_TRGO|macro|ADC_EXTERNALTRIGCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGCONV_T2_TRGO|macro|ADC_EXTERNALTRIGCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGCONV_T2_TRGO|macro|ADC_EXTERNALTRIGCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGCONV_T3_CC1|macro|ADC_EXTERNALTRIGCONV_T3_CC1
DECL|ADC_EXTERNALTRIGCONV_T3_CC4|macro|ADC_EXTERNALTRIGCONV_T3_CC4
DECL|ADC_EXTERNALTRIGCONV_T3_CC4|macro|ADC_EXTERNALTRIGCONV_T3_CC4
DECL|ADC_EXTERNALTRIGCONV_T3_CC4|macro|ADC_EXTERNALTRIGCONV_T3_CC4
DECL|ADC_EXTERNALTRIGCONV_T3_CC4|macro|ADC_EXTERNALTRIGCONV_T3_CC4
DECL|ADC_EXTERNALTRIGCONV_T3_TRGO|macro|ADC_EXTERNALTRIGCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGCONV_T3_TRGO|macro|ADC_EXTERNALTRIGCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGCONV_T3_TRGO|macro|ADC_EXTERNALTRIGCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGCONV_T3_TRGO|macro|ADC_EXTERNALTRIGCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGCONV_T3_TRGO|macro|ADC_EXTERNALTRIGCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGCONV_T4_CC1|macro|ADC_EXTERNALTRIGCONV_T4_CC1
DECL|ADC_EXTERNALTRIGCONV_T4_CC4|macro|ADC_EXTERNALTRIGCONV_T4_CC4
DECL|ADC_EXTERNALTRIGCONV_T4_CC4|macro|ADC_EXTERNALTRIGCONV_T4_CC4
DECL|ADC_EXTERNALTRIGCONV_T4_CC4|macro|ADC_EXTERNALTRIGCONV_T4_CC4
DECL|ADC_EXTERNALTRIGCONV_T4_CC4|macro|ADC_EXTERNALTRIGCONV_T4_CC4
DECL|ADC_EXTERNALTRIGCONV_T4_TRGO|macro|ADC_EXTERNALTRIGCONV_T4_TRGO
DECL|ADC_EXTERNALTRIGCONV_T4_TRGO|macro|ADC_EXTERNALTRIGCONV_T4_TRGO
DECL|ADC_EXTERNALTRIGCONV_T4_TRGO|macro|ADC_EXTERNALTRIGCONV_T4_TRGO
DECL|ADC_EXTERNALTRIGCONV_T6_TRGO|macro|ADC_EXTERNALTRIGCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGCONV_T6_TRGO|macro|ADC_EXTERNALTRIGCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGCONV_T6_TRGO|macro|ADC_EXTERNALTRIGCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGCONV_T6_TRGO|macro|ADC_EXTERNALTRIGCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGCONV_T6_TRGO|macro|ADC_EXTERNALTRIGCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGCONV_T7_TRGO|macro|ADC_EXTERNALTRIGCONV_T7_TRGO
DECL|ADC_EXTERNALTRIGCONV_T8_CC1|macro|ADC_EXTERNALTRIGCONV_T8_CC1
DECL|ADC_EXTERNALTRIGCONV_T8_TRGO2|macro|ADC_EXTERNALTRIGCONV_T8_TRGO2
DECL|ADC_EXTERNALTRIGCONV_T8_TRGO2|macro|ADC_EXTERNALTRIGCONV_T8_TRGO2
DECL|ADC_EXTERNALTRIGCONV_T8_TRGO|macro|ADC_EXTERNALTRIGCONV_T8_TRGO
DECL|ADC_EXTERNALTRIGCONV_T8_TRGO|macro|ADC_EXTERNALTRIGCONV_T8_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_NONE|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_NONE
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_NONE|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_NONE
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_RISING|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_RISING
DECL|ADC_EXTERNALTRIGINJECCONV_EDGE_RISING|macro|ADC_EXTERNALTRIGINJECCONV_EDGE_RISING
DECL|ADC_EXTERNALTRIGINJECCONV_EXT_IT15|macro|ADC_EXTERNALTRIGINJECCONV_EXT_IT15
DECL|ADC_EXTERNALTRIGINJECCONV_EXT_IT15|macro|ADC_EXTERNALTRIGINJECCONV_EXT_IT15
DECL|ADC_EXTERNALTRIGINJECCONV_EXT_IT15|macro|ADC_EXTERNALTRIGINJECCONV_EXT_IT15
DECL|ADC_EXTERNALTRIGINJECCONV_EXT_IT15|macro|ADC_EXTERNALTRIGINJECCONV_EXT_IT15
DECL|ADC_EXTERNALTRIGINJECCONV_EXT_IT15|macro|ADC_EXTERNALTRIGINJECCONV_EXT_IT15
DECL|ADC_EXTERNALTRIGINJECCONV_EXT_IT15|macro|ADC_EXTERNALTRIGINJECCONV_EXT_IT15
DECL|ADC_EXTERNALTRIGINJECCONV_HRTIM_TRG2|macro|ADC_EXTERNALTRIGINJECCONV_HRTIM_TRG2
DECL|ADC_EXTERNALTRIGINJECCONV_HRTIM_TRG4|macro|ADC_EXTERNALTRIGINJECCONV_HRTIM_TRG4
DECL|ADC_EXTERNALTRIGINJECCONV_T15_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T15_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T15_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T15_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T15_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T15_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T19_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T19_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T19_CC2|macro|ADC_EXTERNALTRIGINJECCONV_T19_CC2
DECL|ADC_EXTERNALTRIGINJECCONV_T1_CC3|macro|ADC_EXTERNALTRIGINJECCONV_T1_CC3
DECL|ADC_EXTERNALTRIGINJECCONV_T1_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T1_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T1_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T1_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T1_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T1_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T1_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T1_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T1_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T1_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T1_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T1_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T20_CC2|macro|ADC_EXTERNALTRIGINJECCONV_T20_CC2
DECL|ADC_EXTERNALTRIGINJECCONV_T20_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T20_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T20_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T20_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T20_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T20_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T20_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T20_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T20_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T20_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T20_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T20_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T2_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T2_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T2_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T2_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T2_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T2_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T2_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T2_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T2_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T2_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T2_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T2_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T2_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T2_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T2_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T2_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T2_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T2_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T2_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC1|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC1
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC3|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC3
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC3|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC3
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC3|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC3
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC3|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC3
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T3_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T3_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T3_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T3_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T3_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T3_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T3_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T4_CC3|macro|ADC_EXTERNALTRIGINJECCONV_T4_CC3
DECL|ADC_EXTERNALTRIGINJECCONV_T4_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T4_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T4_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T4_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T4_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T4_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T4_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T4_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T4_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T4_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T6_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T6_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T6_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T6_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T6_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T6_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T7_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T7_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T8_CC2|macro|ADC_EXTERNALTRIGINJECCONV_T8_CC2
DECL|ADC_EXTERNALTRIGINJECCONV_T8_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T8_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T8_CC4|macro|ADC_EXTERNALTRIGINJECCONV_T8_CC4
DECL|ADC_EXTERNALTRIGINJECCONV_T8_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T8_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T8_TRGO2|macro|ADC_EXTERNALTRIGINJECCONV_T8_TRGO2
DECL|ADC_EXTERNALTRIGINJECCONV_T8_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T8_TRGO
DECL|ADC_EXTERNALTRIGINJECCONV_T8_TRGO|macro|ADC_EXTERNALTRIGINJECCONV_T8_TRGO
DECL|ADC_EXTERNALTRIGINJEC_EXT_IT15|macro|ADC_EXTERNALTRIGINJEC_EXT_IT15
DECL|ADC_EXTERNALTRIGINJEC_T19_CC1|macro|ADC_EXTERNALTRIGINJEC_T19_CC1
DECL|ADC_EXTERNALTRIGINJEC_T19_CC2|macro|ADC_EXTERNALTRIGINJEC_T19_CC2
DECL|ADC_EXTERNALTRIGINJEC_T2_CC1|macro|ADC_EXTERNALTRIGINJEC_T2_CC1
DECL|ADC_EXTERNALTRIGINJEC_T2_TRGO|macro|ADC_EXTERNALTRIGINJEC_T2_TRGO
DECL|ADC_EXTERNALTRIGINJEC_T3_CC4|macro|ADC_EXTERNALTRIGINJEC_T3_CC4
DECL|ADC_EXTERNALTRIGINJEC_T4_TRGO|macro|ADC_EXTERNALTRIGINJEC_T4_TRGO
DECL|ADC_EXTERNALTRIG_EXT_IT11|macro|ADC_EXTERNALTRIG_EXT_IT11
DECL|ADC_EXTERNALTRIG_T19_CC3|macro|ADC_EXTERNALTRIG_T19_CC3
DECL|ADC_EXTERNALTRIG_T19_CC4|macro|ADC_EXTERNALTRIG_T19_CC4
DECL|ADC_EXTERNALTRIG_T19_TRGO|macro|ADC_EXTERNALTRIG_T19_TRGO
DECL|ADC_EXTERNALTRIG_T2_CC2|macro|ADC_EXTERNALTRIG_T2_CC2
DECL|ADC_EXTERNALTRIG_T3_TRGO|macro|ADC_EXTERNALTRIG_T3_TRGO
DECL|ADC_EXTERNALTRIG_T4_CC4|macro|ADC_EXTERNALTRIG_T4_CC4
DECL|ADC_FLAG_ALL|macro|ADC_FLAG_ALL
DECL|ADC_FLAG_AWD1|macro|ADC_FLAG_AWD1
DECL|ADC_FLAG_AWD2|macro|ADC_FLAG_AWD2
DECL|ADC_FLAG_AWD3|macro|ADC_FLAG_AWD3
DECL|ADC_FLAG_AWD|macro|ADC_FLAG_AWD
DECL|ADC_FLAG_AWD|macro|ADC_FLAG_AWD
DECL|ADC_FLAG_EOC|macro|ADC_FLAG_EOC
DECL|ADC_FLAG_EOC|macro|ADC_FLAG_EOC
DECL|ADC_FLAG_EOSMP|macro|ADC_FLAG_EOSMP
DECL|ADC_FLAG_EOS|macro|ADC_FLAG_EOS
DECL|ADC_FLAG_JEOC|macro|ADC_FLAG_JEOC
DECL|ADC_FLAG_JEOC|macro|ADC_FLAG_JEOC
DECL|ADC_FLAG_JEOS|macro|ADC_FLAG_JEOS
DECL|ADC_FLAG_JQOVF|macro|ADC_FLAG_JQOVF
DECL|ADC_FLAG_JSTRT|macro|ADC_FLAG_JSTRT
DECL|ADC_FLAG_OVR|macro|ADC_FLAG_OVR
DECL|ADC_FLAG_POSTCONV_ALL|macro|ADC_FLAG_POSTCONV_ALL
DECL|ADC_FLAG_POSTCONV_ALL|macro|ADC_FLAG_POSTCONV_ALL
DECL|ADC_FLAG_RDY|macro|ADC_FLAG_RDY
DECL|ADC_FLAG_STRT|macro|ADC_FLAG_STRT
DECL|ADC_GET_CLOCK_PRESCALER|macro|ADC_GET_CLOCK_PRESCALER
DECL|ADC_GET_RESOLUTION|macro|ADC_GET_RESOLUTION
DECL|ADC_INJECTED_GROUP|macro|ADC_INJECTED_GROUP
DECL|ADC_INJECTED_GROUP|macro|ADC_INJECTED_GROUP
DECL|ADC_INJECTED_RANK_1|macro|ADC_INJECTED_RANK_1
DECL|ADC_INJECTED_RANK_1|macro|ADC_INJECTED_RANK_1
DECL|ADC_INJECTED_RANK_2|macro|ADC_INJECTED_RANK_2
DECL|ADC_INJECTED_RANK_2|macro|ADC_INJECTED_RANK_2
DECL|ADC_INJECTED_RANK_3|macro|ADC_INJECTED_RANK_3
DECL|ADC_INJECTED_RANK_3|macro|ADC_INJECTED_RANK_3
DECL|ADC_INJECTED_RANK_4|macro|ADC_INJECTED_RANK_4
DECL|ADC_INJECTED_RANK_4|macro|ADC_INJECTED_RANK_4
DECL|ADC_INJECTED_SOFTWARE_START|macro|ADC_INJECTED_SOFTWARE_START
DECL|ADC_INJECTED_SOFTWARE_START|macro|ADC_INJECTED_SOFTWARE_START
DECL|ADC_INJECTED_SOFTWARE_START|macro|ADC_INJECTED_SOFTWARE_START
DECL|ADC_INJECTED_SOFTWARE_START|macro|ADC_INJECTED_SOFTWARE_START
DECL|ADC_INJECTED_SOFTWARE_START|macro|ADC_INJECTED_SOFTWARE_START
DECL|ADC_INJECTED_SOFTWARE_START|macro|ADC_INJECTED_SOFTWARE_START
DECL|ADC_IS_CONVERSION_ONGOING_INJECTED|macro|ADC_IS_CONVERSION_ONGOING_INJECTED
DECL|ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED|macro|ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
DECL|ADC_IS_CONVERSION_ONGOING_REGULAR|macro|ADC_IS_CONVERSION_ONGOING_REGULAR
DECL|ADC_IS_ENABLE|macro|ADC_IS_ENABLE
DECL|ADC_IS_ENABLE|macro|ADC_IS_ENABLE
DECL|ADC_IS_SOFTWARE_START_INJECTED|macro|ADC_IS_SOFTWARE_START_INJECTED
DECL|ADC_IS_SOFTWARE_START_INJECTED|macro|ADC_IS_SOFTWARE_START_INJECTED
DECL|ADC_IS_SOFTWARE_START_REGULAR|macro|ADC_IS_SOFTWARE_START_REGULAR
DECL|ADC_IS_SOFTWARE_START_REGULAR|macro|ADC_IS_SOFTWARE_START_REGULAR
DECL|ADC_IT_AWD1|macro|ADC_IT_AWD1
DECL|ADC_IT_AWD2|macro|ADC_IT_AWD2
DECL|ADC_IT_AWD3|macro|ADC_IT_AWD3
DECL|ADC_IT_AWD|macro|ADC_IT_AWD
DECL|ADC_IT_AWD|macro|ADC_IT_AWD
DECL|ADC_IT_EOC|macro|ADC_IT_EOC
DECL|ADC_IT_EOC|macro|ADC_IT_EOC
DECL|ADC_IT_EOSMP|macro|ADC_IT_EOSMP
DECL|ADC_IT_EOS|macro|ADC_IT_EOS
DECL|ADC_IT_JEOC|macro|ADC_IT_JEOC
DECL|ADC_IT_JEOC|macro|ADC_IT_JEOC
DECL|ADC_IT_JEOS|macro|ADC_IT_JEOS
DECL|ADC_IT_JQOVF|macro|ADC_IT_JQOVF
DECL|ADC_IT_OVR|macro|ADC_IT_OVR
DECL|ADC_IT_RDY|macro|ADC_IT_RDY
DECL|ADC_InitTypeDef|typedef|}ADC_InitTypeDef;
DECL|ADC_InitTypeDef|typedef|}ADC_InitTypeDef;
DECL|ADC_InjectionConfTypeDef|typedef|}ADC_InjectionConfTypeDef;
DECL|ADC_InjectionConfTypeDef|typedef|}ADC_InjectionConfTypeDef;
DECL|ADC_InjectionConfigTypeDef|typedef|}ADC_InjectionConfigTypeDef;
DECL|ADC_JQOVF_EVENT|macro|ADC_JQOVF_EVENT
DECL|ADC_JSQR_JEXTSEL_SET|macro|ADC_JSQR_JEXTSEL_SET
DECL|ADC_JSQR_JEXTSEL_SET|macro|ADC_JSQR_JEXTSEL_SET
DECL|ADC_JSQR_JEXTSEL_SET|macro|ADC_JSQR_JEXTSEL_SET
DECL|ADC_JSQR_JL_SHIFT|macro|ADC_JSQR_JL_SHIFT
DECL|ADC_JSQR_RK_JL|macro|ADC_JSQR_RK_JL
DECL|ADC_JSQR_RK|macro|ADC_JSQR_RK
DECL|ADC_JSWSTART|macro|ADC_JSWSTART
DECL|ADC_MASTER_INSTANCE|macro|ADC_MASTER_INSTANCE
DECL|ADC_MASTER_INSTANCE|macro|ADC_MASTER_INSTANCE
DECL|ADC_MASTER_INSTANCE|macro|ADC_MASTER_INSTANCE
DECL|ADC_MODE_INDEPENDENT|macro|ADC_MODE_INDEPENDENT
DECL|ADC_MULTIMODE_AUTO_INJECTED|macro|ADC_MULTIMODE_AUTO_INJECTED
DECL|ADC_MULTIMODE_AUTO_INJECTED|macro|ADC_MULTIMODE_AUTO_INJECTED
DECL|ADC_MULTIMODE_AUTO_INJECTED|macro|ADC_MULTIMODE_AUTO_INJECTED
DECL|ADC_MULTI_SLAVE|macro|ADC_MULTI_SLAVE
DECL|ADC_MULTI_SLAVE|macro|ADC_MULTI_SLAVE
DECL|ADC_MultiModeTypeDef|typedef|}ADC_MultiModeTypeDef;
DECL|ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER|macro|ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER
DECL|ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER|macro|ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER
DECL|ADC_NONMULTIMODE_OR_MULTIMODEMASTER|macro|ADC_NONMULTIMODE_OR_MULTIMODEMASTER
DECL|ADC_NONMULTIMODE_OR_MULTIMODEMASTER|macro|ADC_NONMULTIMODE_OR_MULTIMODEMASTER
DECL|ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER|macro|ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER
DECL|ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER|macro|ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER
DECL|ADC_OFFSET_1|macro|ADC_OFFSET_1
DECL|ADC_OFFSET_2|macro|ADC_OFFSET_2
DECL|ADC_OFFSET_3|macro|ADC_OFFSET_3
DECL|ADC_OFFSET_4|macro|ADC_OFFSET_4
DECL|ADC_OFFSET_NONE|macro|ADC_OFFSET_NONE
DECL|ADC_OFFSET_SHIFT_RESOLUTION|macro|ADC_OFFSET_SHIFT_RESOLUTION
DECL|ADC_OFR_CHANNEL|macro|ADC_OFR_CHANNEL
DECL|ADC_OVR_DATA_OVERWRITTEN|macro|ADC_OVR_DATA_OVERWRITTEN
DECL|ADC_OVR_DATA_PRESERVED|macro|ADC_OVR_DATA_PRESERVED
DECL|ADC_OVR_EVENT|macro|ADC_OVR_EVENT
DECL|ADC_REGULAR_GROUP|macro|ADC_REGULAR_GROUP
DECL|ADC_REGULAR_GROUP|macro|ADC_REGULAR_GROUP
DECL|ADC_REGULAR_INJECTED_GROUP|macro|ADC_REGULAR_INJECTED_GROUP
DECL|ADC_REGULAR_INJECTED_GROUP|macro|ADC_REGULAR_INJECTED_GROUP
DECL|ADC_REGULAR_RANK_10|macro|ADC_REGULAR_RANK_10
DECL|ADC_REGULAR_RANK_10|macro|ADC_REGULAR_RANK_10
DECL|ADC_REGULAR_RANK_11|macro|ADC_REGULAR_RANK_11
DECL|ADC_REGULAR_RANK_11|macro|ADC_REGULAR_RANK_11
DECL|ADC_REGULAR_RANK_12|macro|ADC_REGULAR_RANK_12
DECL|ADC_REGULAR_RANK_12|macro|ADC_REGULAR_RANK_12
DECL|ADC_REGULAR_RANK_13|macro|ADC_REGULAR_RANK_13
DECL|ADC_REGULAR_RANK_13|macro|ADC_REGULAR_RANK_13
DECL|ADC_REGULAR_RANK_14|macro|ADC_REGULAR_RANK_14
DECL|ADC_REGULAR_RANK_14|macro|ADC_REGULAR_RANK_14
DECL|ADC_REGULAR_RANK_15|macro|ADC_REGULAR_RANK_15
DECL|ADC_REGULAR_RANK_15|macro|ADC_REGULAR_RANK_15
DECL|ADC_REGULAR_RANK_16|macro|ADC_REGULAR_RANK_16
DECL|ADC_REGULAR_RANK_16|macro|ADC_REGULAR_RANK_16
DECL|ADC_REGULAR_RANK_1|macro|ADC_REGULAR_RANK_1
DECL|ADC_REGULAR_RANK_1|macro|ADC_REGULAR_RANK_1
DECL|ADC_REGULAR_RANK_2|macro|ADC_REGULAR_RANK_2
DECL|ADC_REGULAR_RANK_2|macro|ADC_REGULAR_RANK_2
DECL|ADC_REGULAR_RANK_3|macro|ADC_REGULAR_RANK_3
DECL|ADC_REGULAR_RANK_3|macro|ADC_REGULAR_RANK_3
DECL|ADC_REGULAR_RANK_4|macro|ADC_REGULAR_RANK_4
DECL|ADC_REGULAR_RANK_4|macro|ADC_REGULAR_RANK_4
DECL|ADC_REGULAR_RANK_5|macro|ADC_REGULAR_RANK_5
DECL|ADC_REGULAR_RANK_5|macro|ADC_REGULAR_RANK_5
DECL|ADC_REGULAR_RANK_6|macro|ADC_REGULAR_RANK_6
DECL|ADC_REGULAR_RANK_6|macro|ADC_REGULAR_RANK_6
DECL|ADC_REGULAR_RANK_7|macro|ADC_REGULAR_RANK_7
DECL|ADC_REGULAR_RANK_7|macro|ADC_REGULAR_RANK_7
DECL|ADC_REGULAR_RANK_8|macro|ADC_REGULAR_RANK_8
DECL|ADC_REGULAR_RANK_8|macro|ADC_REGULAR_RANK_8
DECL|ADC_REGULAR_RANK_9|macro|ADC_REGULAR_RANK_9
DECL|ADC_REGULAR_RANK_9|macro|ADC_REGULAR_RANK_9
DECL|ADC_RESOLUTION_10B|macro|ADC_RESOLUTION_10B
DECL|ADC_RESOLUTION_12B|macro|ADC_RESOLUTION_12B
DECL|ADC_RESOLUTION_6B|macro|ADC_RESOLUTION_6B
DECL|ADC_RESOLUTION_8B|macro|ADC_RESOLUTION_8B
DECL|ADC_SAMPLETIME_13CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_13CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_13CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_13CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_13CYCLES_5|macro|ADC_SAMPLETIME_13CYCLES_5
DECL|ADC_SAMPLETIME_181CYCLES_5|macro|ADC_SAMPLETIME_181CYCLES_5
DECL|ADC_SAMPLETIME_19CYCLES_5|macro|ADC_SAMPLETIME_19CYCLES_5
DECL|ADC_SAMPLETIME_1CYCLE5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_1CYCLE5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_1CYCLE5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_1CYCLE5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_1CYCLE_5|macro|ADC_SAMPLETIME_1CYCLE_5
DECL|ADC_SAMPLETIME_1CYCLE_5|macro|ADC_SAMPLETIME_1CYCLE_5
DECL|ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_239CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_239CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_239CYCLES_5|macro|ADC_SAMPLETIME_239CYCLES_5
DECL|ADC_SAMPLETIME_28CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_28CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_28CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_28CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_28CYCLES_5|macro|ADC_SAMPLETIME_28CYCLES_5
DECL|ADC_SAMPLETIME_2CYCLES_5|macro|ADC_SAMPLETIME_2CYCLES_5
DECL|ADC_SAMPLETIME_41CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_41CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_41CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_41CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_41CYCLES_5|macro|ADC_SAMPLETIME_41CYCLES_5
DECL|ADC_SAMPLETIME_4CYCLES_5|macro|ADC_SAMPLETIME_4CYCLES_5
DECL|ADC_SAMPLETIME_55CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_55CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_55CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_55CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_55CYCLES_5|macro|ADC_SAMPLETIME_55CYCLES_5
DECL|ADC_SAMPLETIME_601CYCLES_5|macro|ADC_SAMPLETIME_601CYCLES_5
DECL|ADC_SAMPLETIME_61CYCLES_5|macro|ADC_SAMPLETIME_61CYCLES_5
DECL|ADC_SAMPLETIME_71CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_71CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_71CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_71CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_71CYCLES_5|macro|ADC_SAMPLETIME_71CYCLES_5
DECL|ADC_SAMPLETIME_7CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_7CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_7CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_7CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_7CYCLES_5|macro|ADC_SAMPLETIME_7CYCLES_5
DECL|ADC_SAMPLETIME_7CYCLES_5|macro|ADC_SAMPLETIME_7CYCLES_5
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2
DECL|ADC_SCAN_DISABLE|macro|ADC_SCAN_DISABLE
DECL|ADC_SCAN_DISABLE|macro|ADC_SCAN_DISABLE
DECL|ADC_SCAN_ENABLE|macro|ADC_SCAN_ENABLE
DECL|ADC_SCAN_ENABLE|macro|ADC_SCAN_ENABLE
DECL|ADC_SINGLE_ENDED|macro|ADC_SINGLE_ENDED
DECL|ADC_SMPR1|macro|ADC_SMPR1
DECL|ADC_SMPR1|macro|ADC_SMPR1
DECL|ADC_SMPR2|macro|ADC_SMPR2
DECL|ADC_SMPR2|macro|ADC_SMPR2
DECL|ADC_SOFTWARE_START|macro|ADC_SOFTWARE_START
DECL|ADC_SOFTWARE_START|macro|ADC_SOFTWARE_START
DECL|ADC_SOFTWARE_START|macro|ADC_SOFTWARE_START
DECL|ADC_SOFTWARE_START|macro|ADC_SOFTWARE_START
DECL|ADC_SOFTWARE_START|macro|ADC_SOFTWARE_START
DECL|ADC_SOFTWARE_START|macro|ADC_SOFTWARE_START
DECL|ADC_SOFTWARE_START|macro|ADC_SOFTWARE_START
DECL|ADC_SQR1_L_SHIFT|macro|ADC_SQR1_L_SHIFT
DECL|ADC_SQR1_RK|macro|ADC_SQR1_RK
DECL|ADC_SQR1_RK|macro|ADC_SQR1_RK
DECL|ADC_SQR2_RK|macro|ADC_SQR2_RK
DECL|ADC_SQR2_RK|macro|ADC_SQR2_RK
DECL|ADC_SQR3_RK|macro|ADC_SQR3_RK
DECL|ADC_SQR3_RK|macro|ADC_SQR3_RK
DECL|ADC_SQR4_RK|macro|ADC_SQR4_RK
DECL|ADC_STATE_CLR_SET|macro|ADC_STATE_CLR_SET
DECL|ADC_STATE_CLR_SET|macro|ADC_STATE_CLR_SET
DECL|ADC_SWSTART|macro|ADC_SWSTART
DECL|ADC_TRX_HIGHTHRESHOLD|macro|ADC_TRX_HIGHTHRESHOLD
DECL|ADC_TWOSAMPLINGDELAY_10CYCLES|macro|ADC_TWOSAMPLINGDELAY_10CYCLES
DECL|ADC_TWOSAMPLINGDELAY_11CYCLES|macro|ADC_TWOSAMPLINGDELAY_11CYCLES
DECL|ADC_TWOSAMPLINGDELAY_12CYCLES|macro|ADC_TWOSAMPLINGDELAY_12CYCLES
DECL|ADC_TWOSAMPLINGDELAY_1CYCLE|macro|ADC_TWOSAMPLINGDELAY_1CYCLE
DECL|ADC_TWOSAMPLINGDELAY_2CYCLES|macro|ADC_TWOSAMPLINGDELAY_2CYCLES
DECL|ADC_TWOSAMPLINGDELAY_3CYCLES|macro|ADC_TWOSAMPLINGDELAY_3CYCLES
DECL|ADC_TWOSAMPLINGDELAY_4CYCLES|macro|ADC_TWOSAMPLINGDELAY_4CYCLES
DECL|ADC_TWOSAMPLINGDELAY_5CYCLES|macro|ADC_TWOSAMPLINGDELAY_5CYCLES
DECL|ADC_TWOSAMPLINGDELAY_6CYCLES|macro|ADC_TWOSAMPLINGDELAY_6CYCLES
DECL|ADC_TWOSAMPLINGDELAY_7CYCLES|macro|ADC_TWOSAMPLINGDELAY_7CYCLES
DECL|ADC_TWOSAMPLINGDELAY_8CYCLES|macro|ADC_TWOSAMPLINGDELAY_8CYCLES
DECL|ADC_TWOSAMPLINGDELAY_9CYCLES|macro|ADC_TWOSAMPLINGDELAY_9CYCLES
DECL|AutoInjectedConv|member|uint32_t AutoInjectedConv; /*!< Enables or disables the selected ADC automatic injected group conversion after regular one
DECL|AutoInjectedConv|member|uint32_t AutoInjectedConv; /*!< Enables or disables the selected ADC automatic injected group conversion after regular one
DECL|ChannelCount|member|uint32_t ChannelCount; /*!< Number of channels in the injected sequence */
DECL|Channel|member|uint32_t Channel; /*!< Selects which ADC channel to monitor by analog watchdog.
DECL|Channel|member|uint32_t Channel; /*!< Selects which ADC channel to monitor by analog watchdog.
DECL|Channel|member|uint32_t Channel; /*!< Specifies the channel to configure into ADC regular group.
DECL|Channel|member|uint32_t Channel; /*!< Specifies the channel to configure into ADC regular group.
DECL|ClockPrescaler|member|uint32_t ClockPrescaler; /*!< Select ADC clock source (synchronous clock derived from AHB clock or asynchronous clock derived from ADC dedicated PLL 72MHz) and clock prescaler.
DECL|ContextQueue|member|uint32_t ContextQueue; /*!< Injected channel configuration context: build-up over each
DECL|ContinuousConvMode|member|uint32_t ContinuousConvMode; /*!< Specifies whether the conversion is performed in single mode (one conversion) or continuous mode for regular group,
DECL|ContinuousConvMode|member|uint32_t ContinuousConvMode; /*!< Specifies whether the conversion is performed in single mode (one conversion) or continuous mode for regular group,
DECL|DMAAccessMode|member|uint32_t DMAAccessMode; /*!< Configures the DMA mode for multi ADC mode:
DECL|DMAContinuousRequests|member|uint32_t DMAContinuousRequests; /*!< Specifies whether the DMA requests are performed in one shot mode (DMA transfer stop when number of conversions is reached)
DECL|DataAlign|member|uint32_t DataAlign; /*!< Specifies ADC data alignment to right (MSB on register bit 11 and LSB on register bit 0U) (default setting)
DECL|DataAlign|member|uint32_t DataAlign; /*!< Specifies ADC data alignment to right (for resolution 12 bits: MSB on register bit 11 and LSB on register bit 0U) (default setting)
DECL|DiscontinuousConvMode|member|uint32_t DiscontinuousConvMode; /*!< Specifies whether the conversions sequence of regular group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
DECL|DiscontinuousConvMode|member|uint32_t DiscontinuousConvMode; /*!< Specifies whether the conversions sequence of regular group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
DECL|EOCSelection|member|uint32_t EOCSelection; /*!< Specifies what EOC (End Of Conversion) flag is used for conversion by polling and interruption: end of conversion of each rank or complete sequence.
DECL|ExternalTrigConvEdge|member|uint32_t ExternalTrigConvEdge; /*!< Selects the external trigger edge of regular group.
DECL|ExternalTrigConv|member|uint32_t ExternalTrigConv; /*!< Selects the external event used to trigger the conversion start of regular group.
DECL|ExternalTrigConv|member|uint32_t ExternalTrigConv; /*!< Selects the external event used to trigger the conversion start of regular group.
DECL|ExternalTrigInjecConvEdge|member|uint32_t ExternalTrigInjecConvEdge; /*!< Selects the external trigger edge of injected group.
DECL|ExternalTrigInjecConv|member|uint32_t ExternalTrigInjecConv; /*!< Selects the external event used to trigger the conversion start of injected group.
DECL|ExternalTrigInjecConv|member|uint32_t ExternalTrigInjecConv; /*!< Selects the external event used to trigger the conversion start of injected group.
DECL|HAL_ADC_ERROR_DMA|macro|HAL_ADC_ERROR_DMA
DECL|HAL_ADC_ERROR_INTERNAL|macro|HAL_ADC_ERROR_INTERNAL
DECL|HAL_ADC_ERROR_JQOVF|macro|HAL_ADC_ERROR_JQOVF
DECL|HAL_ADC_ERROR_NONE|macro|HAL_ADC_ERROR_NONE
DECL|HAL_ADC_ERROR_OVR|macro|HAL_ADC_ERROR_OVR
DECL|HighThreshold|member|uint32_t HighThreshold; /*!< Configures the ADC analog watchdog High threshold value.
DECL|HighThreshold|member|uint32_t HighThreshold; /*!< Configures the ADC analog watchdog High threshold value.
DECL|IS_ADC_ANALOG_WATCHDOG_MODE|macro|IS_ADC_ANALOG_WATCHDOG_MODE
DECL|IS_ADC_ANALOG_WATCHDOG_MODE|macro|IS_ADC_ANALOG_WATCHDOG_MODE
DECL|IS_ADC_ANALOG_WATCHDOG_NUMBER|macro|IS_ADC_ANALOG_WATCHDOG_NUMBER
DECL|IS_ADC_CALFACT|macro|IS_ADC_CALFACT
DECL|IS_ADC_CHANNEL|macro|IS_ADC_CHANNEL
DECL|IS_ADC_CHANNEL|macro|IS_ADC_CHANNEL
DECL|IS_ADC_CLOCKPRESCALER|macro|IS_ADC_CLOCKPRESCALER
DECL|IS_ADC_CONVERSION_GROUP|macro|IS_ADC_CONVERSION_GROUP
DECL|IS_ADC_CONVERSION_GROUP|macro|IS_ADC_CONVERSION_GROUP
DECL|IS_ADC_DATA_ALIGN|macro|IS_ADC_DATA_ALIGN
DECL|IS_ADC_DATA_ALIGN|macro|IS_ADC_DATA_ALIGN
DECL|IS_ADC_DIFF_CHANNEL|macro|IS_ADC_DIFF_CHANNEL
DECL|IS_ADC_DMA_ACCESS_MODE|macro|IS_ADC_DMA_ACCESS_MODE
DECL|IS_ADC_EOC_SELECTION|macro|IS_ADC_EOC_SELECTION
DECL|IS_ADC_EVENT_TYPE|macro|IS_ADC_EVENT_TYPE
DECL|IS_ADC_EVENT_TYPE|macro|IS_ADC_EVENT_TYPE
DECL|IS_ADC_EXTTRIGINJEC_EDGE|macro|IS_ADC_EXTTRIGINJEC_EDGE
DECL|IS_ADC_EXTTRIGINJEC_EDGE|macro|IS_ADC_EXTTRIGINJEC_EDGE
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIGINJEC|macro|IS_ADC_EXTTRIGINJEC
DECL|IS_ADC_EXTTRIG_EDGE|macro|IS_ADC_EXTTRIG_EDGE
DECL|IS_ADC_EXTTRIG_EDGE|macro|IS_ADC_EXTTRIG_EDGE
DECL|IS_ADC_EXTTRIG|macro|IS_ADC_EXTTRIG
DECL|IS_ADC_EXTTRIG|macro|IS_ADC_EXTTRIG
DECL|IS_ADC_EXTTRIG|macro|IS_ADC_EXTTRIG
DECL|IS_ADC_EXTTRIG|macro|IS_ADC_EXTTRIG
DECL|IS_ADC_EXTTRIG|macro|IS_ADC_EXTTRIG
DECL|IS_ADC_EXTTRIG|macro|IS_ADC_EXTTRIG
DECL|IS_ADC_EXTTRIG|macro|IS_ADC_EXTTRIG
DECL|IS_ADC_EXTTRIG|macro|IS_ADC_EXTTRIG
DECL|IS_ADC_INJECTED_NB_CONV|macro|IS_ADC_INJECTED_NB_CONV
DECL|IS_ADC_INJECTED_NB_CONV|macro|IS_ADC_INJECTED_NB_CONV
DECL|IS_ADC_INJECTED_RANK|macro|IS_ADC_INJECTED_RANK
DECL|IS_ADC_INJECTED_RANK|macro|IS_ADC_INJECTED_RANK
DECL|IS_ADC_MODE|macro|IS_ADC_MODE
DECL|IS_ADC_OFFSET_NUMBER|macro|IS_ADC_OFFSET_NUMBER
DECL|IS_ADC_OVERRUN|macro|IS_ADC_OVERRUN
DECL|IS_ADC_RANGE|macro|IS_ADC_RANGE
DECL|IS_ADC_RANGE|macro|IS_ADC_RANGE
DECL|IS_ADC_REGULAR_DISCONT_NUMBER|macro|IS_ADC_REGULAR_DISCONT_NUMBER
DECL|IS_ADC_REGULAR_DISCONT_NUMBER|macro|IS_ADC_REGULAR_DISCONT_NUMBER
DECL|IS_ADC_REGULAR_NB_CONV|macro|IS_ADC_REGULAR_NB_CONV
DECL|IS_ADC_REGULAR_NB_CONV|macro|IS_ADC_REGULAR_NB_CONV
DECL|IS_ADC_REGULAR_RANK|macro|IS_ADC_REGULAR_RANK
DECL|IS_ADC_REGULAR_RANK|macro|IS_ADC_REGULAR_RANK
DECL|IS_ADC_RESOLUTION_8_6_BITS|macro|IS_ADC_RESOLUTION_8_6_BITS
DECL|IS_ADC_RESOLUTION|macro|IS_ADC_RESOLUTION
DECL|IS_ADC_SAMPLE_TIME|macro|IS_ADC_SAMPLE_TIME
DECL|IS_ADC_SAMPLE_TIME|macro|IS_ADC_SAMPLE_TIME
DECL|IS_ADC_SAMPLING_DELAY|macro|IS_ADC_SAMPLING_DELAY
DECL|IS_ADC_SCAN_MODE|macro|IS_ADC_SCAN_MODE
DECL|IS_ADC_SCAN_MODE|macro|IS_ADC_SCAN_MODE
DECL|IS_ADC_SINGLE_DIFFERENTIAL|macro|IS_ADC_SINGLE_DIFFERENTIAL
DECL|ITMode|member|uint32_t ITMode; /*!< Specifies whether the analog watchdog is configured in interrupt or polling mode.
DECL|ITMode|member|uint32_t ITMode; /*!< Specifies whether the analog watchdog is configured in interrupt or polling mode.
DECL|InjectedChannel|member|uint32_t InjectedChannel; /*!< Configure the ADC injected channel
DECL|InjectedChannel|member|uint32_t InjectedChannel; /*!< Selection of ADC channel to configure
DECL|InjectedDiscontinuousConvMode|member|uint32_t InjectedDiscontinuousConvMode; /*!< Specifies whether the conversions sequence of injected group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
DECL|InjectedDiscontinuousConvMode|member|uint32_t InjectedDiscontinuousConvMode; /*!< Specifies whether the conversions sequence of injected group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
DECL|InjectedNbrOfConversion|member|uint32_t InjectedNbrOfConversion; /*!< Specifies the number of ranks that will be converted within the injected group sequencer.
DECL|InjectedNbrOfConversion|member|uint32_t InjectedNbrOfConversion; /*!< Specifies the number of ranks that will be converted within the injected group sequencer.
DECL|InjectedOffsetNumber|member|uint32_t InjectedOffsetNumber; /*!< Selects the offset number
DECL|InjectedOffset|member|uint32_t InjectedOffset; /*!< Defines the offset to be subtracted from the raw converted data (for channels set on injected group only).
DECL|InjectedOffset|member|uint32_t InjectedOffset; /*!< Defines the offset to be subtracted from the raw converted data.
DECL|InjectedRank|member|uint32_t InjectedRank; /*!< Rank in the injected group sequencer
DECL|InjectedRank|member|uint32_t InjectedRank; /*!< The rank in the regular group sequencer
DECL|InjectedSamplingTime|member|uint32_t InjectedSamplingTime; /*!< Sampling time value to be set for the selected channel.
DECL|InjectedSamplingTime|member|uint32_t InjectedSamplingTime; /*!< Sampling time value to be set for the selected channel.
DECL|InjectedSingleDiff|member|uint32_t InjectedSingleDiff; /*!< Selection of single-ended or differential input.
DECL|LowPowerAutoWait|member|uint32_t LowPowerAutoWait; /*!< Selects the dynamic low power Auto Delay: ADC conversions are performed only when necessary.
DECL|LowThreshold|member|uint32_t LowThreshold; /*!< Configures the ADC analog watchdog High threshold value.
DECL|LowThreshold|member|uint32_t LowThreshold; /*!< Configures the ADC analog watchdog High threshold value.
DECL|Mode|member|uint32_t Mode; /*!< Configures the ADC to operate in independent or multi mode.
DECL|NbrOfConversion|member|uint32_t NbrOfConversion; /*!< Specifies the number of ranks that will be converted within the regular group sequencer.
DECL|NbrOfConversion|member|uint32_t NbrOfConversion; /*!< Specifies the number of ranks that will be converted within the regular group sequencer.
DECL|NbrOfDiscConversion|member|uint32_t NbrOfDiscConversion; /*!< Specifies the number of discontinuous conversions in which the main sequence of regular group (parameter NbrOfConversion) will be subdivided.
DECL|NbrOfDiscConversion|member|uint32_t NbrOfDiscConversion; /*!< Specifies the number of discontinuous conversions in which the main sequence of regular group (parameter NbrOfConversion) will be subdivided.
DECL|OffsetNumber|member|uint32_t OffsetNumber; /*!< Selects the offset number
DECL|Offset|member|uint32_t Offset; /*!< Defines the offset to be subtracted from the raw converted data when convert channels.
DECL|Overrun|member|uint32_t Overrun; /*!< Select the behaviour in case of overrun: data overwritten (default) or preserved.
DECL|QueueInjectedContext|member|uint32_t QueueInjectedContext; /*!< Specifies whether the context queue feature is enabled.
DECL|Rank|member|uint32_t Rank; /*!< Specifies the rank in the regular group sequencer
DECL|Rank|member|uint32_t Rank; /*!< Specifies the rank in the regular group sequencer.
DECL|Resolution|member|uint32_t Resolution; /*!< Configures the ADC resolution.
DECL|SamplingTime|member|uint32_t SamplingTime; /*!< Sampling time value to be set for the selected channel.
DECL|SamplingTime|member|uint32_t SamplingTime; /*!< Sampling time value to be set for the selected channel.
DECL|ScanConvMode|member|uint32_t ScanConvMode; /*!< Configures the sequencer of regular and injected groups.
DECL|ScanConvMode|member|uint32_t ScanConvMode; /*!< Configures the sequencer of regular and injected groups.
DECL|SingleDiff|member|uint32_t SingleDiff; /*!< Selection of single-ended or differential input.
DECL|TwoSamplingDelay|member|uint32_t TwoSamplingDelay; /*!< Configures the Delay between 2 sampling phases.
DECL|WatchdogMode|member|uint32_t WatchdogMode; /*!< Configures the ADC analog watchdog mode: single/all channels, regular/injected group.
DECL|WatchdogMode|member|uint32_t WatchdogMode; /*!< For Analog Watchdog 1: Configures the ADC analog watchdog mode: single channel/overall group of channels, regular/injected group.
DECL|WatchdogNumber|member|uint32_t WatchdogNumber; /*!< Reserved for future use, can be set to 0U */
DECL|WatchdogNumber|member|uint32_t WatchdogNumber; /*!< Selects which ADC analog watchdog to apply to the selected channel.
DECL|__HAL_ADC_CLEAR_FLAG|macro|__HAL_ADC_CLEAR_FLAG
DECL|__HAL_ADC_CLEAR_FLAG|macro|__HAL_ADC_CLEAR_FLAG
DECL|__HAL_ADC_DISABLE_IT|macro|__HAL_ADC_DISABLE_IT
DECL|__HAL_ADC_DISABLE_IT|macro|__HAL_ADC_DISABLE_IT
DECL|__HAL_ADC_DISABLE|macro|__HAL_ADC_DISABLE
DECL|__HAL_ADC_DISABLE|macro|__HAL_ADC_DISABLE
DECL|__HAL_ADC_ENABLE_IT|macro|__HAL_ADC_ENABLE_IT
DECL|__HAL_ADC_ENABLE_IT|macro|__HAL_ADC_ENABLE_IT
DECL|__HAL_ADC_ENABLE|macro|__HAL_ADC_ENABLE
DECL|__HAL_ADC_ENABLE|macro|__HAL_ADC_ENABLE
DECL|__HAL_ADC_GET_FLAG|macro|__HAL_ADC_GET_FLAG
DECL|__HAL_ADC_GET_FLAG|macro|__HAL_ADC_GET_FLAG
DECL|__HAL_ADC_GET_IT_SOURCE|macro|__HAL_ADC_GET_IT_SOURCE
DECL|__HAL_ADC_GET_IT_SOURCE|macro|__HAL_ADC_GET_IT_SOURCE
DECL|__HAL_ADC_RESET_HANDLE_STATE|macro|__HAL_ADC_RESET_HANDLE_STATE
DECL|__HAL_ADC_RESET_HANDLE_STATE|macro|__HAL_ADC_RESET_HANDLE_STATE
DECL|__STM32F3xx_ADC_EX_H|macro|__STM32F3xx_ADC_EX_H
