// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2021 NXP
 */

/dts-v1/;

#include "../freescale/imx8ulp.dtsi"
#include "../freescale/imx8ulp-rpmsg.dtsi"
#include <dt-bindings/input/input.h>

/ {
	model = "Engicam i.MX8ULP MICROGEA MICRODEV yes7";
	compatible = "engi,imx8ulp", "fsl,imx8ulp";

	chosen {
		stdout-path = &lpuart5;
	};

	panel_lvds: panel-lvds {
		compatible = "panel-lvds";
		width-mm = <152>;
		height-mm = <92>;
		data-mapping = "vesa-24";
		status = "okay";

		panel-timing {
			/* 1024x600 @65Hz */
			clock-frequency = <60000000>;
			hactive = <1024>;
			vactive = <600>;
			hsync-len = <20>;
			hfront-porch = <150>;
			hback-porch = <150>;
			vfront-porch = <15>;
			vback-porch = <15>;
			vsync-len = <5>;
		};

		port {
			panel_in_rgb: endpoint {
				remote-endpoint = <&dcnano_out_lcd>;
			};
		};
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0 0x80000000>;
	};

	rpmsg_keys: rpmsg-keys {
		compatible = "fsl,rpmsg-keys";

		volume-up {
			label = "VolumeUp";
			linux,code = <KEY_VOLUMEUP>;
			rpmsg-key,wakeup;
		};

		volume-down {
			label = "VolumeDown";
			linux,code = <KEY_VOLUMEDOWN>;
			rpmsg-key,wakeup;
		};
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x28000000>;
			linux,cma-default;
		};

		rsc_table: rsc-table@1fff8000{
			reg = <0 0x1fff8000 0 0x1000>;
			no-map;
		};

		dsp_reserved: dsp_reserved@8e000000 {
			reg = <0 0x8e000000 0 0x1000000>;
			no-map;
		};
		dsp_reserved_heap: dsp_reserved_heap {
			reg = <0 0x8f000000 0 0xef0000>;
			no-map;
		};
		dsp_vdev0vring0: vdev0vring0@8fef0000 {
			reg = <0 0x8fef0000 0 0x8000>;
			no-map;
		};
		dsp_vdev0vring1: vdev0vring1@8fef8000 {
			reg = <0 0x8fef8000 0 0x8000>;
			no-map;
		};
		dsp_vdev0buffer: vdev0buffer@8ff00000 {
			compatible = "shared-dma-pool";
			reg = <0 0x8ff00000 0 0x100000>;
			no-map;
		};

		vdev0vring0: vdev0vring0@aff00000 {
			reg = <0 0xaff00000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@aff08000 {
			reg = <0 0xaff08000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@aff10000 {
			reg = <0 0xaff10000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@aff18000 {
			reg = <0 0xaff18000 0 0x8000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@a8400000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa8400000 0 0x100000>;
			no-map;
		};

		audio_reserved: audio@a8500000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0 0xa8500000 0 0x100000>;
		};

		m33_reserved: m33_noncacheable_section@a8600000 {
			no-map;
			reg = <0 0xa8600000 0 0x1000000>;
		};
	};

	clock_ext_rmii: clock-ext-rmii {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		clock-output-names = "ext_rmii_clk";
		#clock-cells = <0>;
	};

	clock_ext_ts: clock-ext-ts {
		compatible = "fixed-clock";
		/* External ts clock is 50MHZ from PHY on EVK board. */
		clock-frequency = <50000000>;
		clock-output-names = "ext_ts_clk";
		#clock-cells = <0>;
	};

	reg_5v: regulator-5v {
		compatible = "regulator-fixed";
		regulator-name = "5V";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-always-on;
	};

	bt_sco_codec: bt_sco_codec {
		#sound-dai-cells = <1>;
		compatible = "linux,bt-sco";
	};

	sound-bt-sco {
		compatible = "simple-audio-card";
		simple-audio-card,name = "bt-sco-audio";
		simple-audio-card,format = "dsp_a";
		simple-audio-card,bitclock-inversion;
		simple-audio-card,frame-master = <&btcpu>;
		simple-audio-card,bitclock-master = <&btcpu>;

		btcpu: simple-audio-card,cpu {
			sound-dai = <&sai5>;
			dai-tdm-slot-num = <2>;
			dai-tdm-slot-width = <16>;
		};

		simple-audio-card,codec {
			sound-dai = <&bt_sco_codec 1>;
		};
	};

	sound-spdif {
		compatible = "fsl,imx-audio-spdif";
		model = "imx-spdif";
		spdif-controller = <&spdif>;
		spdif-out;
		fsl,constraint-rate = <16000>, <32000>, <48000>,
				      <64000>, <96000>, <192000>;
	};

	rpmsg_audio: rpmsg-audio {
		compatible = "fsl,imx8ulp-rpmsg-audio";
		model = "wm8960-audio";
		fsl,rpmsg-out;
		fsl,rpmsg-in;
		audio-codec = <&wm8960>;
		memory-region = <&audio_reserved>;
		audio-routing =
			"LINPUT1", "MICB",
			"LINPUT3", "MICB";
		status = "okay";
	};

	gpio_export {
		compatible = "gpio-export";
		#size-cells = <0>;

		DISP_BIT_MODE {
			gpio-export,name = "DISP_BIT_MODE";
			gpio-export,output = <0>;
			gpios = <&gpiof 31 0>;
		};

		LCD_ALIM_EN {
			gpio-export,name = "LCD_ALIM_EN";
			gpio-export,output = <1>;
			gpios = <&rpmsg_gpioc 17 0>;
		};

		EMMC_EN {
			gpio-export,name = "EMMC_EN";
			gpio-export,output = <0>;
			gpios = <&rpmsg_gpioa 15 0>;
		};

		UMTS_EN {
			gpio-export,name = "UMTS_EN";
			gpio-export,output = <1>;
			gpios = <&rpmsg_gpioa 10 0>;
		};

		UMTS_ON {
			gpio-export,name = "UMTS_ON";
			gpio-export,output = <0>;
			gpios = <&rpmsg_gpioc 22 0>;
		};

		UMTS_RESET {
			gpio-export,name = "UMTS_RESET";
			gpio-export,output = <0>;
			gpios = <&rpmsg_gpioc 21 0>;
		};

		UMTS_STATUS {
			gpio-export,name = "UMTS_STATUS";
			gpio-export,input = <1>;
			gpios = <&gpiof 29 0>;
		};
	};

	wl_reg_on: regulator-wlregon {
		compatible = "regulator-fixed";
		regulator-name = "WL_REG_ON";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&rpmsg_gpioc 9 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};
};

&dcnano {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcd>;
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			dcnano_out_lcd: endpoint@1 {
				remote-endpoint = <&panel_in_rgb>;
			};
		};
	};
};

&dphy {
	status = "okay";
};

&dsi {
	status = "disabled";
	ports {
		port@1 {
			reg = <1>;
			mipi_dsi_out: endpoint {
				remote-endpoint = <&it6161_from_dsim>;
			};
		};
	};
};

&dsp {
	assigned-clocks = <&cgc2 IMX8ULP_CLK_HIFI_SEL>;
	assigned-clock-parents = <&cgc2 IMX8ULP_CLK_PLL4>;
	memory-region = <&dsp_vdev0buffer>, <&dsp_vdev0vring0>,
			<&dsp_vdev0vring1>, <&dsp_reserved>;
	status = "okay";
};

&fec {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_enet>;
	pinctrl-1 = <&pinctrl_enet>;
	clocks = <&cgc1 IMX8ULP_CLK_XBAR_DIVBUS>,
		 <&pcc4 IMX8ULP_CLK_ENET>,
		 <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>,
		 <&clock_ext_rmii>;
	clock-names = "ipg", "ahb", "ptp", "enet_clk_ref";
	assigned-clocks = <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>;
	assigned-clock-parents = <&clock_ext_ts>;
	phy-mode = "rmii";
	phy-handle = <&ethphy>;
	status = "okay";

	phy-reset-gpios = <&gpioe 13 GPIO_ACTIVE_LOW>;

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy: ethernet-phy@1 {
			reg = <1>;
			micrel,led-mode = <1>;
		};
	};
};

&i2c_rpbus_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	pca6416_1: gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	mpl3115@60 {
		compatible = "fsl,mpl3115";
		reg = <0x60>;
	};

	wm8960: wm8960@1a {
		compatible = "wlf,wm8960,lpa";
		reg = <0x1a>;
		wlf,shared-lrclk;
		clocks = <&wm8960_mclk>;
		clock-names = "mclk";
	};

	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640";
		reg = <0x3c>;
		clocks = <&cgc2 IMX8ULP_CLK_DSI_PHY_REF>;
		clock-names = "xclk";
		powerdown-gpios = <&pca6416_1 8 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&pca6416_1 7 GPIO_ACTIVE_LOW>;
		status = "okay";
		port {
			ov5640_mipi_ep: endpoint {
				remote-endpoint = <&mipi_csi0_ep>;
				data-lanes = <1 2>;
				clocks-lanes = <0>;
			};
		};
	};

	ite_bridge: it6161@6c {
		compatible = "ite,it6161";
		reg = <0x6c>;
		it6161-addr-hdmi-tx = <0x4c>;
		enable-gpios = <&pca6416_1 9 GPIO_ACTIVE_LOW>;
		interrupt-parent = <&rpmsg_gpioa>;
		interrupts = <19 IRQ_TYPE_LEVEL_LOW>;
		status = "okay";

		port {
			it6161_from_dsim: endpoint {
				remote-endpoint = <&mipi_dsi_out>;
			};
		};
	};
};

&i2c_rpbus_1 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";
};

&lpi2c4 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c4>;
	pinctrl-1 = <&pinctrl_lpi2c4>;
	status = "okay";

	polytouch: edt-ft5x26@38 {
		compatible = "edt,edt-ft5x26";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_edt_ft5x06>;
		interrupt-parent = <&rpmsg_gpioc>;
		interrupts = <8 IRQ_TYPE_EDGE_FALLING>;
	};
};

&imx8ulp_cm33 {
	ipc-only;
	rsc-da=<0x1fff8000>;
	mbox-names = "tx", "rx", "rxdb";
	mboxes = <&mu 0 1
			&mu 1 1
			&mu 3 1>;
	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
	status = "okay";
};

&lpuart5 {
	/* console */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart5>;
	pinctrl-1 = <&pinctrl_lpuart5>;
	status = "okay";
};

&lpuart6 {
	/* RS485 */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart6>;
	pinctrl-1 = <&pinctrl_lpuart6>;
	status = "okay";
};

&mu {
	status = "okay";
};

&mu3 {
	status = "okay";
};

&tpm_rpchip_0 {
	status = "okay";
};

&usbotg1 {
	dr_mode = "host";
	hnp-disable;
	srp-disable;
	adp-disable;
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	status = "okay";
};

&usbmisc1 {
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	hnp-disable;
	srp-disable;
	adp-disable;
	disable-over-current;
	status = "okay";
};

&usbphy2 {
	status = "okay";
};

&usbmisc2 {
	status = "okay";
};

&usdhc0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc0>;
	max-frequency = <50000000>;
	no-1-8-v;
	no-mmc-hs400;
	non-removable;
	bus-width = <8>;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpiod 16 GPIO_ACTIVE_LOW>;
	max-frequency = <50000000>;
	bus-width = <4>;
	no-1-8-v;
	pm-ignore-notify;
	keep-power-in-suspend;
	status = "okay";
};

&usdhc2 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <4>;
	no-1-8-v;
	pm-ignore-notify;
	keep-power-in-suspend;
	non-removable;
	vmmc-supply = <&wl_reg_on>;
	status = "okay";

	brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
	};
};

&iomuxc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	pinctrl_hog: hoggrp {
		fsl,pins = <
			MX8ULP_PAD_PTF29__PTF29	0x1b0b0 /* UMTS_STATUS */
		>;
	};

	pinctrl_edt_ft5x06: edtft5x06grp{
		fsl,pins = <
			MX8ULP_PAD_PTF31__PTF31 0x3
		>;
	};

	pinctrl_lcd: lcdgrp {
		fsl,pins = <
			MX8ULP_PAD_PTF23__DPI0_D0   	0x43
			MX8ULP_PAD_PTF22__DPI0_D1   	0x43
			MX8ULP_PAD_PTF21__DPI0_D2   	0x43
			MX8ULP_PAD_PTF20__DPI0_D3  		0x43
			MX8ULP_PAD_PTF19__DPI0_D4		0x43
			MX8ULP_PAD_PTF18__DPI0_D5   	0x43
			MX8ULP_PAD_PTD11__DPI0_D6		0x43
			MX8ULP_PAD_PTF16__DPI0_D7		0x43
			MX8ULP_PAD_PTF15__DPI0_D8		0x43
			MX8ULP_PAD_PTF14__DPI0_D9		0x43
			MX8ULP_PAD_PTF13__DPI0_D10		0x43
			MX8ULP_PAD_PTF12__DPI0_D11		0x43
			MX8ULP_PAD_PTF11__DPI0_D12		0x43
			MX8ULP_PAD_PTF10__DPI0_D13		0x43
			MX8ULP_PAD_PTD19__DPI0_D14		0x43
			MX8ULP_PAD_PTD20__DPI0_D15		0x43
			MX8ULP_PAD_PTD21__DPI0_D16		0x43
			MX8ULP_PAD_PTD22__DPI0_D17		0x43
			MX8ULP_PAD_PTD23__DPI0_D18		0x43
			MX8ULP_PAD_PTE0__DPI0_D19		0x43
			MX8ULP_PAD_PTE1__DPI0_D20		0x43
			MX8ULP_PAD_PTE2__DPI0_D21		0x43
			MX8ULP_PAD_PTE3__DPI0_D22		0x43
			MX8ULP_PAD_PTE4__DPI0_D23		0x43
			MX8ULP_PAD_PTF26__DPI0_HSYNC	0x43
			MX8ULP_PAD_PTF25__DPI0_VSYNC	0x43
			MX8ULP_PAD_PTF24__DPI0_PCLK		0x43
			MX8ULP_PAD_PTF27__DPI0_DE		0x43
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX8ULP_PAD_PTE15__ENET0_MDC     0x43
			MX8ULP_PAD_PTE14__ENET0_MDIO    0x43
			MX8ULP_PAD_PTE17__ENET0_RXER    0x43
			MX8ULP_PAD_PTE18__ENET0_CRS_DV  0x43
			MX8ULP_PAD_PTE21__ENET0_RXD0    0x43
			MX8ULP_PAD_PTE20__ENET0_RXD1    0x43
			MX8ULP_PAD_PTE16__ENET0_TXEN    0x43
			MX8ULP_PAD_PTE23__ENET0_TXD0    0x43
			MX8ULP_PAD_PTE22__ENET0_TXD1    0x43
			MX8ULP_PAD_PTE19__ENET0_REFCLK  0x43
			MX8ULP_PAD_PTE13__PTE13		  	0x43
		>;
	};

	pinctrl_lpuart5: lpuart5grp {
		fsl,pins = <
			MX8ULP_PAD_PTE6__LPUART5_TX	0x3
			MX8ULP_PAD_PTE7__LPUART5_RX	0x3
		>;
	};

	pinctrl_lpuart6: lpuart6grp {
		fsl,pins = <
			MX8ULP_PAD_PTE10__LPUART6_TX	0x3
			MX8ULP_PAD_PTE11__LPUART6_RX	0x3
			MX8ULP_PAD_PTE9__LPUART6_RTS_B	0x3
			MX8ULP_PAD_PTE8__LPUART6_CTS_B	0x3
		>;
	};

	pinctrl_lpi2c4: lpi2c4grp {
		fsl,pins = <
			MX8ULP_PAD_PTF8__LPI2C4_SCL	0x20
			MX8ULP_PAD_PTF9__LPI2C4_SDA	0x20
		>;
	};

	pinctrl_usdhc0: usdhc0grp {
		fsl,pins = <
			MX8ULP_PAD_PTD1__SDHC0_CMD	0x3
			MX8ULP_PAD_PTD2__SDHC0_CLK	0x10002
			MX8ULP_PAD_PTD10__SDHC0_D0	0x3
			MX8ULP_PAD_PTD9__SDHC0_D1	0x3
			MX8ULP_PAD_PTD8__SDHC0_D2	0x3
			MX8ULP_PAD_PTD7__SDHC0_D3	0x3
			MX8ULP_PAD_PTD6__SDHC0_D4	0x3
			MX8ULP_PAD_PTD5__SDHC0_D5	0x3
			MX8ULP_PAD_PTD4__SDHC0_D6	0x3
			MX8ULP_PAD_PTD3__SDHC0_D7	0x3
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX8ULP_PAD_PTF3__SDHC1_CMD	0x3
			MX8ULP_PAD_PTF2__SDHC1_CLK	0x10002
			MX8ULP_PAD_PTF1__SDHC1_D0	0x3
			MX8ULP_PAD_PTF0__SDHC1_D1	0x3
			MX8ULP_PAD_PTF4__SDHC1_D3	0x3
			MX8ULP_PAD_PTF5__SDHC1_D2	0x3
			MX8ULP_PAD_PTD16__PTD16		0x3
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8ULP_PAD_PTD17__SDHC2_CMD	0x3
			MX8ULP_PAD_PTF17__SDHC2_CLK	0x10002
			MX8ULP_PAD_PTD15__SDHC2_D0	0x3
			MX8ULP_PAD_PTD14__SDHC2_D1	0x3
			MX8ULP_PAD_PTD13__SDHC2_D2	0x3
			MX8ULP_PAD_PTD12__SDHC2_D3	0x3
		>;
	};

};

&cameradev {
	status = "okay";
};

&isi_0 {
	status = "okay";

	cap_device {
		status = "okay";
	};
};

&mipi_csi0 {
	#address-cells = <1>;
	#size-cells = <0>;

	status = "okay";
	port@0 {
		reg = <0>;
		mipi_csi0_ep: endpoint {
			remote-endpoint = <&ov5640_mipi_ep>;
			data-lanes = <1 2>;
			bus-type = <4>;
		};
	};
};

&epxp {
	status = "okay";
};
