"tetris with fpga synthesizable verilog" 
