##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_UI_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
		5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_MIC_theACLK            | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_MIC_theACLK(routed)    | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_UI_IntClock            | Frequency: 24.16 MHz  | Target: 1.00 MHz   | 
Clock: ADC_UI_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_1                    | Frequency: 43.13 MHz  | Target: 0.25 MHz   | 
Clock: Clock_2                    | Frequency: 72.99 MHz  | Target: 0.25 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 62.63 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_UI_IntClock  ADC_UI_IntClock  1e+006           958603      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_UI_IntClock  CyBUS_CLK        16666.7          10713       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          4e+006           3976816     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          4e+006           3986300     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_UI_IntClock  16666.7          10734       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        16666.7          699         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase             
---------------  ------------  ---------------------------  
MIDI_OUT(0)_PAD  26155         Clock_2:R                    
SCL(0)_PAD:out   25456         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out   25451         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_UI_IntClock
*********************************************
Clock: ADC_UI_IntClock
Frequency: 24.16 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 958603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38940
-------------------------------------   ----- 
End-of-path arrival time (ps)           38940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell59  21272  38940  958603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 43.13 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3976816p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20754
-------------------------------------   ----- 
End-of-path arrival time (ps)           20754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3976816  RISE       1
Net_693/main_0                                macrocell10    10612  11487  3976816  RISE       1
Net_693/q                                     macrocell10     2345  13832  3976816  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   6921  20754  3976816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 72.99 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3986300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell127      875    875  3986300  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      3834   4709  3986300  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   7054  3986300  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2316   9370  3986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.63 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13008
-------------------------------------   ----- 
End-of-path arrival time (ps)           13008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3808   7108    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10698    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10698    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  13008    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  13008    699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13008
-------------------------------------   ----- 
End-of-path arrival time (ps)           13008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3808   7108    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10698    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10698    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  13008    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  13008    699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_506/main_0
Capture Clock  : Net_506/clock_0
Path slack     : 10734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10734  RISE       1
Net_506/main_0                       macrocell123   2601   3476  10734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell123        0      0  RISE       1


5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10713p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_506/q                                 macrocell123    875    875  10713  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   2622   3497  10713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1


5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 958603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38940
-------------------------------------   ----- 
End-of-path arrival time (ps)           38940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell59  21272  38940  958603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3986300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell127      875    875  3986300  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      3834   4709  3986300  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   7054  3986300  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2316   9370  3986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3976816p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20754
-------------------------------------   ----- 
End-of-path arrival time (ps)           20754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3976816  RISE       1
Net_693/main_0                                macrocell10    10612  11487  3976816  RISE       1
Net_693/q                                     macrocell10     2345  13832  3976816  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   6921  20754  3976816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13008
-------------------------------------   ----- 
End-of-path arrival time (ps)           13008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3808   7108    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10698    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10698    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  13008    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  13008    699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 805p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12901
-------------------------------------   ----- 
End-of-path arrival time (ps)           12901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3701   7001    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10591    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10591    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  12901    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  12901    805  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10698
-------------------------------------   ----- 
End-of-path arrival time (ps)           10698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3808   7108    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10698    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10698   3009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10591
-------------------------------------   ----- 
End-of-path arrival time (ps)           10591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3701   7001    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10591    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10591   3115  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_UI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    530    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11    850   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   1920   3300    805  RISE       1
\TIMER_UI:TimerUDB:status_tc\/main_1         macrocell21      3718   7018   4630  RISE       1
\TIMER_UI:TimerUDB:status_tc\/q              macrocell21      2345   9363   4630  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2323  11686   4630  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    530    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8    850   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   1920   3300    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/main_1         macrocell18     3551   6851   4797  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/q              macrocell18     2345   9196   4797  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2323  11519   4797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3808   7108   5319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3701   7001   5425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2927   6227   6200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 6200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300    699  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   2926   6226   6200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 6332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   2794   6094   6332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300    805  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2794   6094   6333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 8184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4653  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3396   4243   8184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4653  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3393   4240   8186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 8264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4714  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3315   4162   8264  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4714  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   3314   4161   8266  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9273p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3154
-------------------------------------   ---- 
End-of-path arrival time (ps)           3154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   4653  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2307   3154   9273  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 9334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3093
-------------------------------------   ---- 
End-of-path arrival time (ps)           3093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4714  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2246   3093   9334  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10713p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_506/q                                 macrocell123    875    875  10713  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   2622   3497  10713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_506/main_0
Capture Clock  : Net_506/clock_0
Path slack     : 10734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10734  RISE       1
Net_506/main_0                       macrocell123   2601   3476  10734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 10734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10734  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/main_0     macrocell125   2601   3476  10734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell124    875    875  10734  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell124   2600   3475  10734  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:Sync:genblk1[0]:INST\/out
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 11201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3009
-------------------------------------   ---- 
End-of-path arrival time (ps)           3009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:Sync:genblk1[0]:INST\/out         synccell        710    710  11201  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   2299   3009  11201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 958603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38940
-------------------------------------   ----- 
End-of-path arrival time (ps)           38940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell59  21272  38940  958603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 958603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38940
-------------------------------------   ----- 
End-of-path arrival time (ps)           38940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell77  21272  38940  958603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 958617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38926
-------------------------------------   ----- 
End-of-path arrival time (ps)           38926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell78  21258  38926  958617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 958617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38926
-------------------------------------   ----- 
End-of-path arrival time (ps)           38926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell85  21258  38926  958617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 958617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38926
-------------------------------------   ----- 
End-of-path arrival time (ps)           38926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell106  21258  38926  958617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 958617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38926
-------------------------------------   ----- 
End-of-path arrival time (ps)           38926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell108  21258  38926  958617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 958742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38801
-------------------------------------   ----- 
End-of-path arrival time (ps)           38801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell109  21132  38801  958742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 958742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38801
-------------------------------------   ----- 
End-of-path arrival time (ps)           38801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell114  21132  38801  958742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 959297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38246
-------------------------------------   ----- 
End-of-path arrival time (ps)           38246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell61  20578  38246  959297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 959297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38246
-------------------------------------   ----- 
End-of-path arrival time (ps)           38246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell62  20578  38246  959297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 959297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38246
-------------------------------------   ----- 
End-of-path arrival time (ps)           38246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell73  20578  38246  959297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 959709p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37834
-------------------------------------   ----- 
End-of-path arrival time (ps)           37834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell67  20165  37834  959709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 959709p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37834
-------------------------------------   ----- 
End-of-path arrival time (ps)           37834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell89  20165  37834  959709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 960624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36919
-------------------------------------   ----- 
End-of-path arrival time (ps)           36919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell60  19251  36919  960624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 961936p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35607
-------------------------------------   ----- 
End-of-path arrival time (ps)           35607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell68  17939  35607  961936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 961936p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35607
-------------------------------------   ----- 
End-of-path arrival time (ps)           35607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell83  17939  35607  961936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 961936p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35607
-------------------------------------   ----- 
End-of-path arrival time (ps)           35607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell116  17939  35607  961936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 961936p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35607
-------------------------------------   ----- 
End-of-path arrival time (ps)           35607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell117  17939  35607  961936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 962388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35155
-------------------------------------   ----- 
End-of-path arrival time (ps)           35155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell84  17487  35155  962388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 962393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35150
-------------------------------------   ----- 
End-of-path arrival time (ps)           35150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell81  17482  35150  962393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 962399p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35144
-------------------------------------   ----- 
End-of-path arrival time (ps)           35144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell87  17475  35144  962399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 962399p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35144
-------------------------------------   ----- 
End-of-path arrival time (ps)           35144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell105  17475  35144  962399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 962399p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35144
-------------------------------------   ----- 
End-of-path arrival time (ps)           35144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell110  17475  35144  962399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 962399p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35144
-------------------------------------   ----- 
End-of-path arrival time (ps)           35144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell115  17475  35144  962399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 962488p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35055
-------------------------------------   ----- 
End-of-path arrival time (ps)           35055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell71  17387  35055  962488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 962488p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35055
-------------------------------------   ----- 
End-of-path arrival time (ps)           35055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell75  17387  35055  962488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 962488p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35055
-------------------------------------   ----- 
End-of-path arrival time (ps)           35055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell113  17387  35055  962488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 963912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33631
-------------------------------------   ----- 
End-of-path arrival time (ps)           33631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell70  15962  33631  963912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 963912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33631
-------------------------------------   ----- 
End-of-path arrival time (ps)           33631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell95  15962  33631  963912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 963912p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33631
-------------------------------------   ----- 
End-of-path arrival time (ps)           33631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell99  15962  33631  963912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 963913p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33630
-------------------------------------   ----- 
End-of-path arrival time (ps)           33630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell112  15962  33630  963913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 964862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32681
-------------------------------------   ----- 
End-of-path arrival time (ps)           32681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell65  15013  32681  964862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 964862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32681
-------------------------------------   ----- 
End-of-path arrival time (ps)           32681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell88  15013  32681  964862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 964862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32681
-------------------------------------   ----- 
End-of-path arrival time (ps)           32681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell98  15013  32681  964862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 964998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32545
-------------------------------------   ----- 
End-of-path arrival time (ps)           32545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell74  14877  32545  964998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 965386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32157
-------------------------------------   ----- 
End-of-path arrival time (ps)           32157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell63  14489  32157  965386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 965386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32157
-------------------------------------   ----- 
End-of-path arrival time (ps)           32157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell66  14489  32157  965386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 965760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31783
-------------------------------------   ----- 
End-of-path arrival time (ps)           31783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell82  14115  31783  965760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 965760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31783
-------------------------------------   ----- 
End-of-path arrival time (ps)           31783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell91  14115  31783  965760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 965768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31775
-------------------------------------   ----- 
End-of-path arrival time (ps)           31775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell86  14107  31775  965768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 965768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31775
-------------------------------------   ----- 
End-of-path arrival time (ps)           31775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell121  14107  31775  965768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 966338p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31205
-------------------------------------   ----- 
End-of-path arrival time (ps)           31205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell79  13537  31205  966338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 966676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30867
-------------------------------------   ----- 
End-of-path arrival time (ps)           30867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell69  13199  30867  966676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 966676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30867
-------------------------------------   ----- 
End-of-path arrival time (ps)           30867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell118  13199  30867  966676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 966676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30867
-------------------------------------   ----- 
End-of-path arrival time (ps)           30867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell122  13199  30867  966676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 968861p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28682
-------------------------------------   ----- 
End-of-path arrival time (ps)           28682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell76  11014  28682  968861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 968861p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28682
-------------------------------------   ----- 
End-of-path arrival time (ps)           28682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell93  11014  28682  968861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 968861p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28682
-------------------------------------   ----- 
End-of-path arrival time (ps)           28682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell119  11014  28682  968861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 968929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28614
-------------------------------------   ----- 
End-of-path arrival time (ps)           28614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell104  10946  28614  968929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 968929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28614
-------------------------------------   ----- 
End-of-path arrival time (ps)           28614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell120  10946  28614  968929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 969604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27939
-------------------------------------   ----- 
End-of-path arrival time (ps)           27939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell94  10271  27939  969604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 969604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27939
-------------------------------------   ----- 
End-of-path arrival time (ps)           27939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell96  10271  27939  969604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 969604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27939
-------------------------------------   ----- 
End-of-path arrival time (ps)           27939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell102  10271  27939  969604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 969604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27939
-------------------------------------   ----- 
End-of-path arrival time (ps)           27939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell103  10271  27939  969604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 970542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27001
-------------------------------------   ----- 
End-of-path arrival time (ps)           27001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell72   9333  27001  970542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 970542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27001
-------------------------------------   ----- 
End-of-path arrival time (ps)           27001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell80   9333  27001  970542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 970579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26964
-------------------------------------   ----- 
End-of-path arrival time (ps)           26964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell64   9296  26964  970579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 970579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26964
-------------------------------------   ----- 
End-of-path arrival time (ps)           26964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell90   9296  26964  970579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 970579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26964
-------------------------------------   ----- 
End-of-path arrival time (ps)           26964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell97   9296  26964  970579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 970579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26964
-------------------------------------   ----- 
End-of-path arrival time (ps)           26964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell111   9296  26964  970579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 970661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26882
-------------------------------------   ----- 
End-of-path arrival time (ps)           26882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell60  26007  26882  970661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 971566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell68  25102  25977  971566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 971566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell83  25102  25977  971566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 971566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell116  25102  25977  971566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 971566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25977
-------------------------------------   ----- 
End-of-path arrival time (ps)           25977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell117  25102  25977  971566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 972094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25449
-------------------------------------   ----- 
End-of-path arrival time (ps)           25449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell71  24574  25449  972094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 972094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25449
-------------------------------------   ----- 
End-of-path arrival time (ps)           25449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell75  24574  25449  972094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 972094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25449
-------------------------------------   ----- 
End-of-path arrival time (ps)           25449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell113  24574  25449  972094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 972799p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24744
-------------------------------------   ----- 
End-of-path arrival time (ps)           24744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell74  23869  24744  972799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 972809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24734
-------------------------------------   ----- 
End-of-path arrival time (ps)           24734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell82  23859  24734  972809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 972809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24734
-------------------------------------   ----- 
End-of-path arrival time (ps)           24734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell91  23859  24734  972809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 973431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24112
-------------------------------------   ----- 
End-of-path arrival time (ps)           24112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19   2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19   2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell92   6444  24112  973431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 973431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24112
-------------------------------------   ----- 
End-of-path arrival time (ps)           24112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell107   6444  24112  973431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 974004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23539
-------------------------------------   ----- 
End-of-path arrival time (ps)           23539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell67  22664  23539  974004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 974004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23539
-------------------------------------   ----- 
End-of-path arrival time (ps)           23539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell89  22664  23539  974004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 974133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23410
-------------------------------------   ----- 
End-of-path arrival time (ps)           23410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell69  22535  23410  974133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 974133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23410
-------------------------------------   ----- 
End-of-path arrival time (ps)           23410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell118  22535  23410  974133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 974133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23410
-------------------------------------   ----- 
End-of-path arrival time (ps)           23410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell122  22535  23410  974133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 974183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23360
-------------------------------------   ----- 
End-of-path arrival time (ps)           23360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell79  22485  23360  974183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 974686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22857
-------------------------------------   ----- 
End-of-path arrival time (ps)           22857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell112  21982  22857  974686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 974921p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22622
-------------------------------------   ----- 
End-of-path arrival time (ps)           22622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell60  21747  22622  974921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 975785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21758
-------------------------------------   ----- 
End-of-path arrival time (ps)           21758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell68  20883  21758  975785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 975785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21758
-------------------------------------   ----- 
End-of-path arrival time (ps)           21758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell83  20883  21758  975785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 975785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21758
-------------------------------------   ----- 
End-of-path arrival time (ps)           21758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell116  20883  21758  975785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 975785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21758
-------------------------------------   ----- 
End-of-path arrival time (ps)           21758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell117  20883  21758  975785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 975804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21739
-------------------------------------   ----- 
End-of-path arrival time (ps)           21739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell71  20864  21739  975804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 975804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21739
-------------------------------------   ----- 
End-of-path arrival time (ps)           21739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell75  20864  21739  975804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 975804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21739
-------------------------------------   ----- 
End-of-path arrival time (ps)           21739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell113  20864  21739  975804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 975930p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21613
-------------------------------------   ----- 
End-of-path arrival time (ps)           21613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell100   3945  21613  975930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 975930p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21613
-------------------------------------   ----- 
End-of-path arrival time (ps)           21613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q               macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1     9812  10687  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q        macrocell1     2345  13032  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8         macrocell19    2291  15323  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q              macrocell19    2345  17668  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell101   3945  21613  975930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 976064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21479
-------------------------------------   ----- 
End-of-path arrival time (ps)           21479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell70  20604  21479  976064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 976064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21479
-------------------------------------   ----- 
End-of-path arrival time (ps)           21479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell95  20604  21479  976064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 976064p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21479
-------------------------------------   ----- 
End-of-path arrival time (ps)           21479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell99  20604  21479  976064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 976080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21463
-------------------------------------   ----- 
End-of-path arrival time (ps)           21463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell94  20588  21463  976080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 976080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21463
-------------------------------------   ----- 
End-of-path arrival time (ps)           21463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell96  20588  21463  976080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 976080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21463
-------------------------------------   ----- 
End-of-path arrival time (ps)           21463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell102  20588  21463  976080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 976080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21463
-------------------------------------   ----- 
End-of-path arrival time (ps)           21463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell103  20588  21463  976080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 976192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21351
-------------------------------------   ----- 
End-of-path arrival time (ps)           21351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell65  20476  21351  976192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 976192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21351
-------------------------------------   ----- 
End-of-path arrival time (ps)           21351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell88  20476  21351  976192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 976192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21351
-------------------------------------   ----- 
End-of-path arrival time (ps)           21351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell98  20476  21351  976192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 976194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell86  20474  21349  976194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 976194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21349
-------------------------------------   ----- 
End-of-path arrival time (ps)           21349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell121  20474  21349  976194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 976205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21338
-------------------------------------   ----- 
End-of-path arrival time (ps)           21338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell63  20463  21338  976205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 976205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21338
-------------------------------------   ----- 
End-of-path arrival time (ps)           21338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell66  20463  21338  976205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 977033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20510
-------------------------------------   ----- 
End-of-path arrival time (ps)           20510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell74  19635  20510  977033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 977231p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20312
-------------------------------------   ----- 
End-of-path arrival time (ps)           20312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell104  19437  20312  977231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 977231p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20312
-------------------------------------   ----- 
End-of-path arrival time (ps)           20312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell120  19437  20312  977231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 977384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20159
-------------------------------------   ----- 
End-of-path arrival time (ps)           20159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell69  19284  20159  977384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 977384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20159
-------------------------------------   ----- 
End-of-path arrival time (ps)           20159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell118  19284  20159  977384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 977384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20159
-------------------------------------   ----- 
End-of-path arrival time (ps)           20159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell122  19284  20159  977384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 977574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19969
-------------------------------------   ----- 
End-of-path arrival time (ps)           19969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell79  19094  19969  977574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 977646p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19897
-------------------------------------   ----- 
End-of-path arrival time (ps)           19897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell65  19022  19897  977646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 977646p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19897
-------------------------------------   ----- 
End-of-path arrival time (ps)           19897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell88  19022  19897  977646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 977646p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19897
-------------------------------------   ----- 
End-of-path arrival time (ps)           19897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell98  19022  19897  977646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 977650p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19893
-------------------------------------   ----- 
End-of-path arrival time (ps)           19893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell86  19018  19893  977650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 977650p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19893
-------------------------------------   ----- 
End-of-path arrival time (ps)           19893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell121  19018  19893  977650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 977658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19885
-------------------------------------   ----- 
End-of-path arrival time (ps)           19885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell63  19010  19885  977658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 977658p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19885
-------------------------------------   ----- 
End-of-path arrival time (ps)           19885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell66  19010  19885  977658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 977977p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19566
-------------------------------------   ----- 
End-of-path arrival time (ps)           19566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell82  18691  19566  977977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 977977p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19566
-------------------------------------   ----- 
End-of-path arrival time (ps)           19566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell91  18691  19566  977977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 978203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19340
-------------------------------------   ----- 
End-of-path arrival time (ps)           19340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell65  18465  19340  978203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 978203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19340
-------------------------------------   ----- 
End-of-path arrival time (ps)           19340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell88  18465  19340  978203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 978203p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19340
-------------------------------------   ----- 
End-of-path arrival time (ps)           19340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell98  18465  19340  978203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 978254p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19289
-------------------------------------   ----- 
End-of-path arrival time (ps)           19289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell72  18414  19289  978254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 978254p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19289
-------------------------------------   ----- 
End-of-path arrival time (ps)           19289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell80  18414  19289  978254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 978270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19273
-------------------------------------   ----- 
End-of-path arrival time (ps)           19273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell64  18398  19273  978270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 978270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19273
-------------------------------------   ----- 
End-of-path arrival time (ps)           19273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell90  18398  19273  978270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 978270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19273
-------------------------------------   ----- 
End-of-path arrival time (ps)           19273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell97  18398  19273  978270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 978270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19273
-------------------------------------   ----- 
End-of-path arrival time (ps)           19273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell111  18398  19273  978270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 978295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19248
-------------------------------------   ----- 
End-of-path arrival time (ps)           19248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell94  18373  19248  978295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 978295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19248
-------------------------------------   ----- 
End-of-path arrival time (ps)           19248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell96  18373  19248  978295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 978295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19248
-------------------------------------   ----- 
End-of-path arrival time (ps)           19248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell102  18373  19248  978295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 978295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19248
-------------------------------------   ----- 
End-of-path arrival time (ps)           19248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell103  18373  19248  978295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 978304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell70  18364  19239  978304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 978304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell95  18364  19239  978304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 978304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19239
-------------------------------------   ----- 
End-of-path arrival time (ps)           19239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell99  18364  19239  978304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 978378p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19165
-------------------------------------   ----- 
End-of-path arrival time (ps)           19165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell60  18290  19165  978378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 978495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19048
-------------------------------------   ----- 
End-of-path arrival time (ps)           19048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell104  18173  19048  978495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 978495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19048
-------------------------------------   ----- 
End-of-path arrival time (ps)           19048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell120  18173  19048  978495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 978728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18815
-------------------------------------   ----- 
End-of-path arrival time (ps)           18815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell63  17940  18815  978728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 978728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18815
-------------------------------------   ----- 
End-of-path arrival time (ps)           18815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell66  17940  18815  978728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 979007p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18536
-------------------------------------   ----- 
End-of-path arrival time (ps)           18536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell112  17661  18536  979007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 979230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18313
-------------------------------------   ----- 
End-of-path arrival time (ps)           18313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell68  17438  18313  979230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 979230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18313
-------------------------------------   ----- 
End-of-path arrival time (ps)           18313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell83  17438  18313  979230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 979230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18313
-------------------------------------   ----- 
End-of-path arrival time (ps)           18313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell116  17438  18313  979230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 979230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18313
-------------------------------------   ----- 
End-of-path arrival time (ps)           18313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell117  17438  18313  979230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 979238p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18305
-------------------------------------   ----- 
End-of-path arrival time (ps)           18305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell71  17430  18305  979238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 979238p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18305
-------------------------------------   ----- 
End-of-path arrival time (ps)           18305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell75  17430  18305  979238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 979238p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18305
-------------------------------------   ----- 
End-of-path arrival time (ps)           18305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell113  17430  18305  979238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 979333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18210
-------------------------------------   ----- 
End-of-path arrival time (ps)           18210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell76  17335  18210  979333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 979333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18210
-------------------------------------   ----- 
End-of-path arrival time (ps)           18210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell93  17335  18210  979333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 979333p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18210
-------------------------------------   ----- 
End-of-path arrival time (ps)           18210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell119  17335  18210  979333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 979542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18001
-------------------------------------   ----- 
End-of-path arrival time (ps)           18001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell86  17126  18001  979542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 979542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18001
-------------------------------------   ----- 
End-of-path arrival time (ps)           18001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell121  17126  18001  979542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 980258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17285
-------------------------------------   ----- 
End-of-path arrival time (ps)           17285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell104  16410  17285  980258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 980258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17285
-------------------------------------   ----- 
End-of-path arrival time (ps)           17285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell120  16410  17285  980258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 980738p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16805
-------------------------------------   ----- 
End-of-path arrival time (ps)           16805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell76  15930  16805  980738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 980738p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16805
-------------------------------------   ----- 
End-of-path arrival time (ps)           16805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell93  15930  16805  980738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 980738p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16805
-------------------------------------   ----- 
End-of-path arrival time (ps)           16805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell119  15930  16805  980738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 980842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16701
-------------------------------------   ----- 
End-of-path arrival time (ps)           16701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell104  15826  16701  980842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 980842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16701
-------------------------------------   ----- 
End-of-path arrival time (ps)           16701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell120  15826  16701  980842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 980928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16615
-------------------------------------   ----- 
End-of-path arrival time (ps)           16615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell86  15740  16615  980928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 980928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16615
-------------------------------------   ----- 
End-of-path arrival time (ps)           16615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell121  15740  16615  980928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 980933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16610
-------------------------------------   ----- 
End-of-path arrival time (ps)           16610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell65  15735  16610  980933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 980933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16610
-------------------------------------   ----- 
End-of-path arrival time (ps)           16610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell88  15735  16610  980933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 980933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16610
-------------------------------------   ----- 
End-of-path arrival time (ps)           16610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell98  15735  16610  980933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 981118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16425
-------------------------------------   ----- 
End-of-path arrival time (ps)           16425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell63  15550  16425  981118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16425
-------------------------------------   ----- 
End-of-path arrival time (ps)           16425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell66  15550  16425  981118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 981569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell64  15099  15974  981569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 981569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell90  15099  15974  981569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 981569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell97  15099  15974  981569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 981569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15974
-------------------------------------   ----- 
End-of-path arrival time (ps)           15974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell111  15099  15974  981569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15378
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell65  14503  15378  982165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15378
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell88  14503  15378  982165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 982165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15378
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell98  14503  15378  982165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15376
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell86  14501  15376  982167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 982167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15376
-------------------------------------   ----- 
End-of-path arrival time (ps)           15376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell121  14501  15376  982167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15369
-------------------------------------   ----- 
End-of-path arrival time (ps)           15369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell72  14494  15369  982174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 982174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15369
-------------------------------------   ----- 
End-of-path arrival time (ps)           15369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell80  14494  15369  982174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 982185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15358
-------------------------------------   ----- 
End-of-path arrival time (ps)           15358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell63  14483  15358  982185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 982185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15358
-------------------------------------   ----- 
End-of-path arrival time (ps)           15358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell66  14483  15358  982185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15122
-------------------------------------   ----- 
End-of-path arrival time (ps)           15122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell76  14247  15122  982421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 982421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15122
-------------------------------------   ----- 
End-of-path arrival time (ps)           15122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell93  14247  15122  982421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 982421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15122
-------------------------------------   ----- 
End-of-path arrival time (ps)           15122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell119  14247  15122  982421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 982507p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15036
-------------------------------------   ----- 
End-of-path arrival time (ps)           15036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell71  14161  15036  982507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 982507p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15036
-------------------------------------   ----- 
End-of-path arrival time (ps)           15036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell75  14161  15036  982507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 982507p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15036
-------------------------------------   ----- 
End-of-path arrival time (ps)           15036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell113  14161  15036  982507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 982878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14665
-------------------------------------   ----- 
End-of-path arrival time (ps)           14665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell65  13790  14665  982878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 982878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14665
-------------------------------------   ----- 
End-of-path arrival time (ps)           14665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell88  13790  14665  982878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 982878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14665
-------------------------------------   ----- 
End-of-path arrival time (ps)           14665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell98  13790  14665  982878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14664
-------------------------------------   ----- 
End-of-path arrival time (ps)           14664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell86  13789  14664  982879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 982879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14664
-------------------------------------   ----- 
End-of-path arrival time (ps)           14664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell121  13789  14664  982879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 982894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14649
-------------------------------------   ----- 
End-of-path arrival time (ps)           14649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell63  13774  14649  982894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 982894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14649
-------------------------------------   ----- 
End-of-path arrival time (ps)           14649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell66  13774  14649  982894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 982959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell64  13709  14584  982959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell90  13709  14584  982959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 982959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell97  13709  14584  982959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 982959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell111  13709  14584  982959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell76  13657  14532  983011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell93  13657  14532  983011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell119  13657  14532  983011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983250p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell76  13418  14293  983250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983250p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell93  13418  14293  983250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983250p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell119  13418  14293  983250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 983282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell68  13386  14261  983282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell83  13386  14261  983282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 983282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell116  13386  14261  983282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 983282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14261
-------------------------------------   ----- 
End-of-path arrival time (ps)           14261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell117  13386  14261  983282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983299p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14244
-------------------------------------   ----- 
End-of-path arrival time (ps)           14244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell72  13369  14244  983299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983299p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14244
-------------------------------------   ----- 
End-of-path arrival time (ps)           14244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell80  13369  14244  983299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell64  13347  14222  983321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 983321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell90  13347  14222  983321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell97  13347  14222  983321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 983321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14222
-------------------------------------   ----- 
End-of-path arrival time (ps)           14222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell111  13347  14222  983321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983522p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14021
-------------------------------------   ----- 
End-of-path arrival time (ps)           14021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell72  13146  14021  983522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983522p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14021
-------------------------------------   ----- 
End-of-path arrival time (ps)           14021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell80  13146  14021  983522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13426
-------------------------------------   ----- 
End-of-path arrival time (ps)           13426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell104  12551  13426  984117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13426
-------------------------------------   ----- 
End-of-path arrival time (ps)           13426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell120  12551  13426  984117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell104  12466  13341  984202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13341
-------------------------------------   ----- 
End-of-path arrival time (ps)           13341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell120  12466  13341  984202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 984540p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell82  12128  13003  984540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 984540p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13003
-------------------------------------   ----- 
End-of-path arrival time (ps)           13003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell91  12128  13003  984540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell68  12035  12910  984633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 984633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell83  12035  12910  984633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 984633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell116  12035  12910  984633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 984633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12910
-------------------------------------   ----- 
End-of-path arrival time (ps)           12910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell117  12035  12910  984633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell71  12024  12899  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell75  12024  12899  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12899
-------------------------------------   ----- 
End-of-path arrival time (ps)           12899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell113  12024  12899  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12855
-------------------------------------   ----- 
End-of-path arrival time (ps)           12855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell61  11980  12855  984688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12855
-------------------------------------   ----- 
End-of-path arrival time (ps)           12855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell62  11980  12855  984688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 984688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12855
-------------------------------------   ----- 
End-of-path arrival time (ps)           12855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell73  11980  12855  984688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12845
-------------------------------------   ----- 
End-of-path arrival time (ps)           12845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell59  11970  12845  984698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 984698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12845
-------------------------------------   ----- 
End-of-path arrival time (ps)           12845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell77  11970  12845  984698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 985042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12501
-------------------------------------   ----- 
End-of-path arrival time (ps)           12501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell68  11626  12501  985042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 985042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12501
-------------------------------------   ----- 
End-of-path arrival time (ps)           12501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell83  11626  12501  985042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12501
-------------------------------------   ----- 
End-of-path arrival time (ps)           12501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell116  11626  12501  985042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12501
-------------------------------------   ----- 
End-of-path arrival time (ps)           12501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell117  11626  12501  985042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell71  11615  12490  985053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 985053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell75  11615  12490  985053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985053p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell113  11615  12490  985053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 985117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12426
-------------------------------------   ----- 
End-of-path arrival time (ps)           12426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell74  11551  12426  985117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 985134p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12409
-------------------------------------   ----- 
End-of-path arrival time (ps)           12409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell76  11534  12409  985134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985134p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12409
-------------------------------------   ----- 
End-of-path arrival time (ps)           12409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell93  11534  12409  985134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985134p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12409
-------------------------------------   ----- 
End-of-path arrival time (ps)           12409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell119  11534  12409  985134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985252p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell92  11416  12291  985252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 985252p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12291
-------------------------------------   ----- 
End-of-path arrival time (ps)           12291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell107  11416  12291  985252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985352p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell60  11316  12191  985352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell94  11299  12174  985369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell96  11299  12174  985369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell102  11299  12174  985369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell103  11299  12174  985369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 985378p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12165
-------------------------------------   ----- 
End-of-path arrival time (ps)           12165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell112  11290  12165  985378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 985382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell70  11286  12161  985382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell95  11286  12161  985382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12161
-------------------------------------   ----- 
End-of-path arrival time (ps)           12161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell99  11286  12161  985382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12041
-------------------------------------   ----- 
End-of-path arrival time (ps)           12041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell69  11166  12041  985502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 985502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12041
-------------------------------------   ----- 
End-of-path arrival time (ps)           12041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell118  11166  12041  985502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 985502p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12041
-------------------------------------   ----- 
End-of-path arrival time (ps)           12041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell122  11166  12041  985502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985522p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12021
-------------------------------------   ----- 
End-of-path arrival time (ps)           12021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell79  11146  12021  985522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 985702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell67  10966  11841  985702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell89  10966  11841  985702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 985717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell78  10951  11826  985717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell85  10951  11826  985717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell106  10951  11826  985717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell108  10951  11826  985717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell92  10859  11734  985809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 985809p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell107  10859  11734  985809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell94  10839  11714  985829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell96  10839  11714  985829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell102  10839  11714  985829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985829p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell103  10839  11714  985829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 985839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell70  10829  11704  985839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell95  10829  11704  985839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985839p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell99  10829  11704  985839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 985840p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11703
-------------------------------------   ----- 
End-of-path arrival time (ps)           11703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell112  10828  11703  985840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell64  10620  11495  986048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell90  10620  11495  986048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell97  10620  11495  986048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell111  10620  11495  986048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 986061p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell72  10607  11482  986061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986061p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell80  10607  11482  986061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986520p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell60  10148  11023  986520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell60   9926  10801  986742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell100   9880  10755  986788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell101   9880  10755  986788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10586
-------------------------------------   ----- 
End-of-path arrival time (ps)           10586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell67   9711  10586  986957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 986957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10586
-------------------------------------   ----- 
End-of-path arrival time (ps)           10586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell89   9711  10586  986957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell67   9655  10530  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell89   9655  10530  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell79   9616  10491  987052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell69   9606  10481  987062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell118   9606  10481  987062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell122   9606  10481  987062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell82   9594  10469  987074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987074p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell91   9594  10469  987074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10465
-------------------------------------   ----- 
End-of-path arrival time (ps)           10465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell79   9590  10465  987078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10456
-------------------------------------   ----- 
End-of-path arrival time (ps)           10456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell74   9581  10456  987087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell94   9521  10396  987147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell96   9521  10396  987147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell102   9521  10396  987147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell103   9521  10396  987147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell70   9507  10382  987161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell95   9507  10382  987161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10382
-------------------------------------   ----- 
End-of-path arrival time (ps)           10382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell99   9507  10382  987161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10380
-------------------------------------   ----- 
End-of-path arrival time (ps)           10380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell112   9505  10380  987163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987312p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell69   9356  10231  987312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987312p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell118   9356  10231  987312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987312p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell122   9356  10231  987312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987324p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10219
-------------------------------------   ----- 
End-of-path arrival time (ps)           10219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell74   9344  10219  987324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell92   9251  10126  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10126
-------------------------------------   ----- 
End-of-path arrival time (ps)           10126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell107   9251  10126  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10105
-------------------------------------   ----- 
End-of-path arrival time (ps)           10105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell64   9230  10105  987438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10105
-------------------------------------   ----- 
End-of-path arrival time (ps)           10105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell90   9230  10105  987438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10105
-------------------------------------   ----- 
End-of-path arrival time (ps)           10105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell97   9230  10105  987438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987438p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10105
-------------------------------------   ----- 
End-of-path arrival time (ps)           10105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell111   9230  10105  987438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell72   9220  10095  987448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell80   9220  10095  987448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell69   9140  10015  987528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell118   9140  10015  987528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell122   9140  10015  987528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9999
-------------------------------------   ---- 
End-of-path arrival time (ps)           9999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell79   9124   9999  987544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell82   9023   9898  987645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell91   9023   9898  987645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9878
-------------------------------------   ---- 
End-of-path arrival time (ps)           9878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell74   9003   9878  987665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 987810p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell84   8858   9733  987810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987905p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell61   8763   9638  987905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987905p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell62   8763   9638  987905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987905p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell73   8763   9638  987905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell59   8750   9625  987918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 987918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell77   8750   9625  987918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 987931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell100   8737   9612  987931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell101   8737   9612  987931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell82   8725   9600  987943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell91   8725   9600  987943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell67   8382   9257  988286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell89   8382   9257  988286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9174
-------------------------------------   ---- 
End-of-path arrival time (ps)           9174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell100   8299   9174  988369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9174
-------------------------------------   ---- 
End-of-path arrival time (ps)           9174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell101   8299   9174  988369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell59   8280   9155  988388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 988388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell77   8280   9155  988388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 988393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell87   8275   9150  988393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988405p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell100   8263   9138  988405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988405p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell101   8263   9138  988405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9069
-------------------------------------   ---- 
End-of-path arrival time (ps)           9069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell92   8194   9069  988474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 988474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9069
-------------------------------------   ---- 
End-of-path arrival time (ps)           9069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell107   8194   9069  988474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell94   8131   9006  988537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell96   8131   9006  988537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell102   8131   9006  988537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 988537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell103   8131   9006  988537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8995
-------------------------------------   ---- 
End-of-path arrival time (ps)           8995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell70   8120   8995  988548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8995
-------------------------------------   ---- 
End-of-path arrival time (ps)           8995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell95   8120   8995  988548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8995
-------------------------------------   ---- 
End-of-path arrival time (ps)           8995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell99   8120   8995  988548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell112   7982   8857  988686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 988852p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2840
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8308
-------------------------------------   ---- 
End-of-path arrival time (ps)           8308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1      controlcell2    847    847  988852  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/main_1      macrocell20    2806   3653  988852  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/q           macrocell20    2345   5998  988852  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/enable  count7cell     2310   8308  988852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988869p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell67   7799   8674  988869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988869p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell89   7799   8674  988869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell109   7731   8606  988937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 988937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell114   7731   8606  988937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell92   7719   8594  988949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 988949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell107   7719   8594  988949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8501
-------------------------------------   ---- 
End-of-path arrival time (ps)           8501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell59   7626   8501  989042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8501
-------------------------------------   ---- 
End-of-path arrival time (ps)           8501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell77   7626   8501  989042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell78   7526   8401  989142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell85   7526   8401  989142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 989142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell106   7526   8401  989142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 989142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell108   7526   8401  989142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell109   7511   8386  989157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 989157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell114   7511   8386  989157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8159
-------------------------------------   ---- 
End-of-path arrival time (ps)           8159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell78   7284   8159  989384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8159
-------------------------------------   ---- 
End-of-path arrival time (ps)           8159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell85   7284   8159  989384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 989384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8159
-------------------------------------   ---- 
End-of-path arrival time (ps)           8159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell106   7284   8159  989384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 989384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8159
-------------------------------------   ---- 
End-of-path arrival time (ps)           8159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell108   7284   8159  989384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8158
-------------------------------------   ---- 
End-of-path arrival time (ps)           8158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell61   7283   8158  989385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8158
-------------------------------------   ---- 
End-of-path arrival time (ps)           8158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell62   7283   8158  989385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8158
-------------------------------------   ---- 
End-of-path arrival time (ps)           8158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell73   7283   8158  989385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell61   7070   7945  989598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell62   7070   7945  989598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989598p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7945
-------------------------------------   ---- 
End-of-path arrival time (ps)           7945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell73   7070   7945  989598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 989606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7937
-------------------------------------   ---- 
End-of-path arrival time (ps)           7937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell81   7062   7937  989606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989711p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7832
-------------------------------------   ---- 
End-of-path arrival time (ps)           7832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell59   6957   7832  989711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989711p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7832
-------------------------------------   ---- 
End-of-path arrival time (ps)           7832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell77   6957   7832  989711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell100   6882   7757  989786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell101   6882   7757  989786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell100   6788   7663  989880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7663
-------------------------------------   ---- 
End-of-path arrival time (ps)           7663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell101   6788   7663  989880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell109   6671   7546  989997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 989997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell114   6671   7546  989997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 990012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7531
-------------------------------------   ---- 
End-of-path arrival time (ps)           7531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell78   6656   7531  990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7531
-------------------------------------   ---- 
End-of-path arrival time (ps)           7531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell85   6656   7531  990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7531
-------------------------------------   ---- 
End-of-path arrival time (ps)           7531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell106   6656   7531  990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 990012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7531
-------------------------------------   ---- 
End-of-path arrival time (ps)           7531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell108   6656   7531  990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell61   6088   6963  990580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell62   6088   6963  990580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 990580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell73   6088   6963  990580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990953p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell84   5715   6590  990953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell81   5712   6587  990956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell105   5687   6562  990981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 990981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell110   5687   6562  990981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 990981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell115   5687   6562  990981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 990985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell87   5683   6558  990985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 991188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell105   5480   6355  991188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell110   5480   6355  991188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell115   5480   6355  991188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell84   5454   6329  991214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell109   5444   6319  991224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 991224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell114   5444   6319  991224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 991448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell92   5220   6095  991448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell107   5220   6095  991448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 991806p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell105   4862   5737  991806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991806p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell110   4862   5737  991806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991806p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell115   4862   5737  991806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell84   4853   5728  991815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991821p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell81   4847   5722  991821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 992007p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell109   4661   5536  992007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 992007p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell114   4661   5536  992007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 992020p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell78   4648   5523  992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 992020p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell85   4648   5523  992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 992020p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell106   4648   5523  992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 992020p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell108   4648   5523  992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 992150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell105   4518   5393  992150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 992150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell110   4518   5393  992150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 992150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell115   4518   5393  992150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 992151p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  958810  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell81   4517   5392  992151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 992361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell78   4307   5182  992361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 992361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell85   4307   5182  992361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 992361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell106   4307   5182  992361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 992361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell108   4307   5182  992361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 992364p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell61   4304   5179  992364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 992364p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell62   4304   5179  992364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 992364p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell73   4304   5179  992364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 992373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell109   4295   5170  992373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 992373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell114   4295   5170  992373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 992375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell59   4293   5168  992375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 992375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  962085  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell77   4293   5168  992375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 992430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  958603  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell87   4238   5113  992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 992618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3622
-------------------------------------   ---- 
End-of-path arrival time (ps)           3622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1    controlcell2    847    847  988852  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/load  count7cell     2775   3622  992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 992758p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  959721  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell87   3910   4785  992758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_506/clk_en
Capture Clock  : Net_506/clock_0
Path slack     : 992827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992827  RISE       1
Net_506/clk_en                       macrocell123   4856   5703  992827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 992827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992827  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clk_en     macrocell125   4856   5703  992827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell84   3733   4608  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell87   3733   4608  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell105   3731   4606  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell110   3731   4606  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell115   3731   4606  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 992959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  963755  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell54   3224   4584  992959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 992969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  963759  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell53   3214   4574  992969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 992974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  963723  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell55   3209   4569  992974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 993108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell105   3560   4435  993108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 993108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell110   3560   4435  993108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 993108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell115   3560   4435  993108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 993109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell81   3559   4434  993109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 993230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  960662  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell81   3438   4313  993230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 993242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4301
-------------------------------------   ---- 
End-of-path arrival time (ps)           4301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell84   3426   4301  993242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 993267p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  961364  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell87   3401   4276  993267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 993278p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  964836  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell56   2905   4265  993278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 993300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  965014  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell58   2883   4243  993300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 993872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3671
-------------------------------------   ---- 
End-of-path arrival time (ps)           3671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  964703  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell57   2311   3671  993872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:nrq_reg\/q
Path End       : Net_506/main_1
Capture Clock  : Net_506/clock_0
Path slack     : 994350p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:nrq_reg\/q  macrocell125    875    875  994350  RISE       1
Net_506/main_1               macrocell123   2318   3193  994350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell123        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 994481p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  992827  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3202   4049  994481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 994606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_506/q                          macrocell123    875    875  994606  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/status_0  statuscell1    4169   5044  994606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 995382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3148
-------------------------------------   ---- 
End-of-path arrival time (ps)           3148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0      controlcell2    847    847  992827  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2301   3148  995382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3976816p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20754
-------------------------------------   ----- 
End-of-path arrival time (ps)           20754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3976816  RISE       1
Net_693/main_0                                macrocell10    10612  11487  3976816  RISE       1
Net_693/q                                     macrocell10     2345  13832  3976816  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   6921  20754  3976816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3978787p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17453
-------------------------------------   ----- 
End-of-path arrival time (ps)           17453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell31    875    875  3978787  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_0  macrocell7   11912  12787  3978787  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell7    2345  15132  3978787  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2321  17453  3978787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3979246p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16544
-------------------------------------   ----- 
End-of-path arrival time (ps)           16544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3978787  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  15669  16544  3979246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3982110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13680
-------------------------------------   ----- 
End-of-path arrival time (ps)           13680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3982110  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell12     6696   8456  3982110  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/q           macrocell12     2345  10801  3982110  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2879  13680  3982110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3982858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12812
-------------------------------------   ----- 
End-of-path arrival time (ps)           12812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                      macrocell41      875    875  3982858  RISE       1
\MIDI2_UART:BUART:counter_load_not\/main_0           macrocell11     6683   7558  3982858  RISE       1
\MIDI2_UART:BUART:counter_load_not\/q                macrocell11     2345   9903  3982858  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2910  12812  3982858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3983268p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14302
-------------------------------------   ----- 
End-of-path arrival time (ps)           14302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q                      macrocell26      875    875  3983268  RISE       1
Net_86/main_0                                 macrocell2      8784   9659  3983268  RISE       1
Net_86/q                                      macrocell2      2345  12004  3983268  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2298  14302  3983268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3983652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                macrocell41      875    875  3982858  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4  11263  12138  3983652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3984444p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13099
-------------------------------------   ----- 
End-of-path arrival time (ps)           13099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1    macrocell32  12224  13099  3984444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3984444p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13099
-------------------------------------   ----- 
End-of-path arrival time (ps)           13099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell34  12224  13099  3984444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3984460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13083
-------------------------------------   ----- 
End-of-path arrival time (ps)           13083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell33  12208  13083  3984460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3984460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13083
-------------------------------------   ----- 
End-of-path arrival time (ps)           13083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1    macrocell35  12208  13083  3984460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3984460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13083
-------------------------------------   ----- 
End-of-path arrival time (ps)           13083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1   macrocell38  12208  13083  3984460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3984770p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12773
-------------------------------------   ----- 
End-of-path arrival time (ps)           12773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3978787  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell37  11898  12773  3984770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_last\/clock_0
Path slack     : 3984782p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12761
-------------------------------------   ----- 
End-of-path arrival time (ps)           12761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q           macrocell40    875    875  3976816  RISE       1
\MIDI2_UART:BUART:rx_last\/main_0  macrocell52  11886  12761  3984782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3984792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12751
-------------------------------------   ----- 
End-of-path arrival time (ps)           12751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3976816  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_1  macrocell48  11876  12751  3984792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10719
-------------------------------------   ----- 
End-of-path arrival time (ps)           10719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell28      875    875  3984951  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell3      5208   6083  3984951  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      2345   8428  3984951  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10719  3984951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3985063p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14587
-------------------------------------   ----- 
End-of-path arrival time (ps)           14587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3985063  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_2                 macrocell13     6858   9368  3985063  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q                      macrocell13     2345  11713  3985063  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0                 statusicell3    2874  14587  3985063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3985543p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10247
-------------------------------------   ----- 
End-of-path arrival time (ps)           10247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3985543  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell4      3846   5606  3985543  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell4      2345   7951  3985543  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   2297  10247  3985543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3985594p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q            macrocell45    875    875  3985594  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/main_1  macrocell15   5166   6041  3985594  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/q       macrocell15   2345   8386  3985594  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/load   count7cell    2260  10646  3985594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3986300p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                      macrocell127      875    875  3986300  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_0           macrocell23      3834   4709  3986300  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   7054  3986300  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2316   9370  3986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3986455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11088
-------------------------------------   ----- 
End-of-path arrival time (ps)           11088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3976816  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_1  macrocell45  10213  11088  3986455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986533p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                macrocell42      875    875  3984482  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   8382   9257  3986533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MIDITX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxSts\/clock
Path slack     : 3986642p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13008
-------------------------------------   ----- 
End-of-path arrival time (ps)           13008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3986642  RISE       1
\UART_MIDITX:BUART:tx_status_0\/main_3                 macrocell24      5837   8347  3986642  RISE       1
\UART_MIDITX:BUART:tx_status_0\/q                      macrocell24      2345  10692  3986642  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/status_0                 statusicell7     2315  13008  3986642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3986972p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3986972  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_2                 macrocell5      4152   6662  3986972  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q                      macrocell5      2345   9007  3986972  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0                 statusicell1    3672  12678  3986972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3987268p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10275
-------------------------------------   ----- 
End-of-path arrival time (ps)           10275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3985063  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_2                  macrocell42     7765  10275  3987268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI2_UART:BUART:txn\/main_3
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3987723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  3987723  RISE       1
\MIDI2_UART:BUART:txn\/main_3                macrocell40     6760   9820  3987723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3987897p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986722  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   7763   7893  3987897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3988452p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9091
-------------------------------------   ---- 
End-of-path arrival time (ps)           9091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q               macrocell40    875    875  3976816  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_1  macrocell51   8216   9091  3988452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3988873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8670
-------------------------------------   ---- 
End-of-path arrival time (ps)           8670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_0    macrocell45   7795   8670  3988873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3988873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8670
-------------------------------------   ---- 
End-of-path arrival time (ps)           8670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_0    macrocell47   7795   8670  3988873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3988873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8670
-------------------------------------   ---- 
End-of-path arrival time (ps)           8670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3978787  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_0  macrocell50   7795   8670  3988873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3988888p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_0  macrocell46   7780   8655  3988888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3988888p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_0   macrocell51   7780   8655  3988888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:txn\/main_5
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3988956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q  macrocell44    875    875  3984768  RISE       1
\MIDI2_UART:BUART:txn\/main_5   macrocell40   7712   8587  3988956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3989074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3989074  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_9         macrocell45   7109   8469  3989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3989074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3989074  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_8         macrocell47   7109   8469  3989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3989196p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8347
-------------------------------------   ---- 
End-of-path arrival time (ps)           8347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3986642  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_3                  macrocell128     5837   8347  3989196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3989276p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986722  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_2               macrocell128     8137   8267  3989276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3989284p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986722  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_2               macrocell127     8129   8259  3989284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3989284p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986722  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_2               macrocell129     8129   8259  3989284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3989284p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3986722  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_2                macrocell130     8129   8259  3989284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3989486p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3989486  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_3   macrocell45   7182   8057  3989486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3989486p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3989486  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_2   macrocell47   7182   8057  3989486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3989531p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3983268  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0  macrocell35   7137   8012  3989531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3989531p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q               macrocell26    875    875  3983268  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0  macrocell38   7137   8012  3989531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3989538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3983268  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0  macrocell32   7130   8005  3989538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 3989538p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q           macrocell26    875    875  3983268  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell39   7130   8005  3989538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3989540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3984768  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_3  macrocell41   7128   8003  3989540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3989540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3984768  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_4  macrocell42   7128   8003  3989540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3989555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  3989555  RISE       1
\MIDI2_UART:BUART:rx_status_4\/main_1                 macrocell16     2301   4811  3989555  RISE       1
\MIDI2_UART:BUART:rx_status_4\/q                      macrocell16     2345   7156  3989555  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_4                 statusicell4    2939  10095  3989555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3989643p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7900
-------------------------------------   ---- 
End-of-path arrival time (ps)           7900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3989074  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_8       macrocell46   6540   7900  3989643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell27      875    875  3985829  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5195   6070  3989720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990060p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q   macrocell49    875    875  3989486  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_2  macrocell46   6608   7483  3990060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3990060p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7483
-------------------------------------   ---- 
End-of-path arrival time (ps)           7483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3989486  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_3  macrocell51   6608   7483  3990060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell28      875    875  3984951  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4809   5684  3990106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3990182p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9468
-------------------------------------   ---- 
End-of-path arrival time (ps)           9468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  3990182  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell8      2295   4805  3990182  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell8      2345   7150  3990182  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2317   9468  3990182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990298p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell32      875    875  3987004  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4617   5492  3990298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3990419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3985167  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_2  macrocell43   6249   7124  3990419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3978787  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4360   5235  3990555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990558p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                macrocell127      875    875  3986300  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   4357   5232  3990558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3990814  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_7         macrocell45   5369   6729  3990814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6729
-------------------------------------   ---- 
End-of-path arrival time (ps)           6729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3990814  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_6         macrocell47   5369   6729  3990814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q          macrocell49      875    875  3989486  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4045   4920  3990870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:txn\/main_2
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3990976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell28    875    875  3984951  RISE       1
\MIDI1_UART:BUART:txn\/main_2    macrocell26   5692   6567  3990976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3990976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984951  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell27   5692   6567  3990976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q                macrocell45      875    875  3985594  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3879   4754  3991036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991243p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q                macrocell128      875    875  3986321  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3672   4547  3991243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991311p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell35    875    875  3985908  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell37   5357   6232  3991311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985811  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell28   5351   6226  3991317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991386p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3990814  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_6       macrocell46   4797   6157  3991386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q         macrocell48    875    875  3987699  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_4  macrocell46   5264   6139  3991404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q        macrocell48    875    875  3987699  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_5  macrocell51   5264   6139  3991404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987699  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_5  macrocell45   5254   6129  3991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987699  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_4  macrocell47   5254   6129  3991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991414p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q               macrocell48    875    875  3987699  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_3  macrocell50   5254   6129  3991414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991454p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3985829  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell28   5214   6089  3991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984951  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell29   5208   6083  3991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3985594  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_2  macrocell48   5166   6041  3991502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI1_UART:BUART:txn\/main_3
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3991601p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  3991601  RISE       1
\MIDI1_UART:BUART:txn\/main_3                macrocell26     2882   5942  3991601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell34    875    875  3986221  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell37   5037   5912  3991631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell36      875    875  3991649  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3266   4141  3991649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3982110  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_0                 macrocell44     4122   5882  3991661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991717  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell33   4466   5826  3991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991717  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9         macrocell35   4466   5826  3991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:txn\/main_1
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3991771p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q  macrocell127    875    875  3986300  RISE       1
\UART_MIDITX:BUART:txn\/main_1    macrocell126   4897   5772  3991771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991845p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984951  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell28   4823   5698  3991845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3985543  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0                 macrocell30     3856   5616  3991927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991984p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991984  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_7       macrocell46   4199   5559  3991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991989p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991989  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_5       macrocell46   4194   5554  3991989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991984  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8         macrocell45   4185   5545  3991998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991984  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_7         macrocell47   4185   5545  3991998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991989  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_6         macrocell45   4181   5541  3992002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991989  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_5         macrocell47   4181   5541  3992002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3982858  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_0  macrocell41   4658   5533  3992010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3982858  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_0  macrocell42   4658   5533  3992010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992152p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q         macrocell45    875    875  3985594  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_1  macrocell46   4516   5391  3992152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992152p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q        macrocell45    875    875  3985594  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_2  macrocell51   4516   5391  3992152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992166p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell35    875    875  3985908  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell33   4502   5377  3992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992166p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3985908  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell35   4502   5377  3992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992166p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell35    875    875  3985908  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell38   4502   5377  3992166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992180p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3989074  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_9         macrocell48   4003   5363  3992180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:txn\/main_5
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3992242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell30    875    875  3985811  RISE       1
\MIDI1_UART:BUART:txn\/main_5   macrocell26   4426   5301  3992242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985811  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell27   4426   5301  3992242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MIDITX:BUART:txn\/main_3
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992250p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   3060   3060  3992250  RISE       1
\UART_MIDITX:BUART:txn\/main_3                macrocell126     2233   5293  3992250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992251p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3986342  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_4  macrocell48   4417   5292  3992251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992290p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991717  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8         macrocell32   3893   5253  3992290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992290p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991717  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell34   3893   5253  3992290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992321p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985811  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell29   4347   5222  3992321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3985829  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell29   4330   5205  3992338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992346p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3987528  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3  macrocell28   4322   5197  3992346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3986972  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2                  macrocell28     2644   5154  3992389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3982858  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_0  macrocell43   4107   4982  3992561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3989486  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_3   macrocell48   4057   4932  3992611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3985594  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_2  macrocell45   3959   4834  3992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3985594  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_1  macrocell47   3959   4834  3992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q               macrocell45    875    875  3985594  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_1  macrocell50   3959   4834  3992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3985908  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5  macrocell32   3920   4795  3992748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3985908  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell34   3920   4795  3992748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:txn\/main_4
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992983p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q  macrocell129    875    875  3986442  RISE       1
\UART_MIDITX:BUART:txn\/main_4    macrocell126   3685   4560  3992983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell32    875    875  3987004  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell37   3676   4551  3992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:txn\/main_2
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q  macrocell128    875    875  3986321  RISE       1
\UART_MIDITX:BUART:txn\/main_2    macrocell126   3673   4548  3992995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993060p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993060  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell32   3123   4483  3993060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993060p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993060  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell34   3123   4483  3993060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993062  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell32   3121   4481  3993062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993062  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell34   3121   4481  3993062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993060  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell33   3112   4472  3993071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3993060  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell35   3112   4472  3993071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993062  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell33   3109   4469  3993074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3993062  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell35   3109   4469  3993074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3993091p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell33      875    875  3990276  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3844   4719  3993091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:txn\/main_6
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q  macrocell130    875    875  3993142  RISE       1
\UART_MIDITX:BUART:txn\/main_6   macrocell126   3526   4401  3993142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:txn\/main_0
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993185p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q       macrocell26    875    875  3983268  RISE       1
\MIDI1_UART:BUART:txn\/main_0  macrocell26   3483   4358  3993185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3991649  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3   macrocell32   3432   4307  3993236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3991649  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell34   3432   4307  3993236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993247p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell36    875    875  3991649  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell33   3421   4296  3993247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993247p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3991649  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3   macrocell35   3421   4296  3993247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993247p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3991649  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell38   3421   4296  3993247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:txn\/main_4
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell29    875    875  3987528  RISE       1
\MIDI1_UART:BUART:txn\/main_4    macrocell26   3397   4272  3993271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3987528  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2  macrocell27   3397   4272  3993271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:txn\/main_1
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993374p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q  macrocell41    875    875  3982858  RISE       1
\MIDI2_UART:BUART:txn\/main_1    macrocell40   3294   4169  3993374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:txn\/main_0
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993426p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q       macrocell40    875    875  3976816  RISE       1
\MIDI2_UART:BUART:txn\/main_0  macrocell40   3242   4117  3993426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:txn\/main_1
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993541p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4002
-------------------------------------   ---- 
End-of-path arrival time (ps)           4002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell27    875    875  3985829  RISE       1
\MIDI1_UART:BUART:txn\/main_1    macrocell26   3127   4002  3993541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993541p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4002
-------------------------------------   ---- 
End-of-path arrival time (ps)           4002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3985829  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell27   3127   4002  3993541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:txn\/main_2
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3976
-------------------------------------   ---- 
End-of-path arrival time (ps)           3976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q  macrocell42    875    875  3984482  RISE       1
\MIDI2_UART:BUART:txn\/main_2    macrocell40   3101   3976  3993567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993575p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984482  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_1  macrocell41   3093   3968  3993575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993575p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984482  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_1  macrocell42   3093   3968  3993575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:txn\/main_5
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993597  RISE       1
\UART_MIDITX:BUART:txn\/main_5                      macrocell126     3816   3946  3993597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993607p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3987699  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_5  macrocell48   3061   3936  3993607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3978787  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_0    macrocell48   3054   3929  3993614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991984  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_8         macrocell48   2551   3911  3993632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3991989  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_6         macrocell48   2531   3891  3993652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell34    875    875  3986221  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell33   2950   3825  3993718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3986221  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell35   2950   3825  3993718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell34    875    875  3986221  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell38   2950   3825  3993718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993719p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3824
-------------------------------------   ---- 
End-of-path arrival time (ps)           3824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3986221  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell32   2949   3824  3993719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993719p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3824
-------------------------------------   ---- 
End-of-path arrival time (ps)           3824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3986221  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell34   2949   3824  3993719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993725p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell130    875    875  3993142  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_5  macrocell127   2943   3818  3993725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993725p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell130    875    875  3993142  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_5  macrocell129   2943   3818  3993725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell130    875    875  3993142  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_5  macrocell128   2939   3814  3993729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell127    875    875  3986300  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_0  macrocell127   2935   3810  3993733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell127    875    875  3986300  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_0  macrocell129   2935   3810  3993733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3993733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q      macrocell127    875    875  3986300  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_0  macrocell130   2935   3810  3993733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993734p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984482  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_1  macrocell43   2934   3809  3993734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993736p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3984768  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_3  macrocell43   2932   3807  3993736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993740p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell127    875    875  3986300  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_0  macrocell128   2928   3803  3993740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell128    875    875  3986321  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_1  macrocell128   2915   3790  3993753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell128    875    875  3986321  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_1  macrocell127   2915   3790  3993753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell128    875    875  3986321  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_1  macrocell129   2915   3790  3993753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3993753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q      macrocell128    875    875  3986321  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_1  macrocell130   2915   3790  3993753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993849p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3694
-------------------------------------   ---- 
End-of-path arrival time (ps)           3694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993849  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell36   2334   3694  3993849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993851p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3692
-------------------------------------   ---- 
End-of-path arrival time (ps)           3692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993851  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell36   2332   3692  3993851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3993858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_load_fifo\/q            macrocell46      875    875  3990411  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3077   3952  3993858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell129    875    875  3986442  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_3  macrocell127   2810   3685  3993858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell129    875    875  3986442  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_3  macrocell129   2810   3685  3993858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3993858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q      macrocell129    875    875  3986442  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_3  macrocell130   2810   3685  3993858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993866  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell36   2317   3677  3993866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3993874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell129    875    875  3986442  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_4  macrocell128   2794   3669  3993874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell128        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3986342  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_4  macrocell45   2789   3664  3993879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3986342  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_3  macrocell47   2789   3664  3993879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q               macrocell47    875    875  3986342  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_2  macrocell50   2789   3664  3993879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993889p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q         macrocell47    875    875  3986342  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_3  macrocell46   2779   3654  3993889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993889p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q        macrocell47    875    875  3986342  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_4  macrocell51   2779   3654  3993889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:txn\/main_4
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993902p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3641
-------------------------------------   ---- 
End-of-path arrival time (ps)           3641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q  macrocell43    875    875  3985167  RISE       1
\MIDI2_UART:BUART:txn\/main_4    macrocell40   2766   3641  3993902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993902p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3641
-------------------------------------   ---- 
End-of-path arrival time (ps)           3641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3985167  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_2  macrocell41   2766   3641  3993902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993902p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3641
-------------------------------------   ---- 
End-of-path arrival time (ps)           3641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3985167  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_3  macrocell42   2766   3641  3993902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993915p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3628
-------------------------------------   ---- 
End-of-path arrival time (ps)           3628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993915  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_1   macrocell49   2268   3628  3993915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3614
-------------------------------------   ---- 
End-of-path arrival time (ps)           3614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993929  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_0   macrocell49   2254   3614  3993929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993936p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3607
-------------------------------------   ---- 
End-of-path arrival time (ps)           3607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3990814  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_7         macrocell48   2247   3607  3993936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3605
-------------------------------------   ---- 
End-of-path arrival time (ps)           3605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993938  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_2   macrocell49   2245   3605  3993938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3987528  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2  macrocell29   2631   3506  3994037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell32    875    875  3987004  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell33   2618   3493  3994050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3987004  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2  macrocell35   2618   3493  3994050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3994050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell32    875    875  3987004  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell38   2618   3493  3994050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3987004  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2  macrocell32   2611   3486  3994057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3987004  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell34   2611   3486  3994057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3192
-------------------------------------   ---- 
End-of-path arrival time (ps)           3192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell39    875    875  3994351  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6  macrocell35   2317   3192  3994351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_10
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994433p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3110
-------------------------------------   ---- 
End-of-path arrival time (ps)           3110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_last\/q           macrocell52    875    875  3994433  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_10  macrocell48   2235   3110  3994433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:txn\/q
Path End       : \UART_MIDITX:BUART:txn\/main_0
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3994433p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3110
-------------------------------------   ---- 
End-of-path arrival time (ps)           3110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:txn\/q       macrocell126    875    875  3994433  RISE       1
\UART_MIDITX:BUART:txn\/main_0  macrocell126   2235   3110  3994433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3994482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3061
-------------------------------------   ---- 
End-of-path arrival time (ps)           3061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993597  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_4               macrocell127     2931   3061  3994482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3994482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3061
-------------------------------------   ---- 
End-of-path arrival time (ps)           3061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993597  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_4               macrocell129     2931   3061  3994482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995097p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell38     875    875  3995097  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   3678   4553  3995097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_status_3\/q
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3996459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           3191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_status_3\/q       macrocell51     875    875  3996459  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_3  statusicell4   2316   3191  3996459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

