Analysis & Synthesis report for Project1_top
Thu Oct 20 11:00:32 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Project1_top|Top_AchandoPonto:achandoPonto|WrenSync:Sync_Escrita|actualState
 10. State Machine - |Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM|actualState
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated
 19. Source assignments for ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0|altsyncram_pl61:auto_generated
 20. Parameter Settings for User Entity Instance: framebuffer:fb|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: altpll_audio:altpll|altpll:altpll_component
 22. Parameter Settings for Inferred Entity Instance: ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0
 23. Parameter Settings for Inferred Entity Instance: Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: Top_AchandoPonto:achandoPonto|Comparadores:Comparador|lpm_divide:Mod0
 27. altsyncram Parameter Settings by Entity Instance
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "altpll_audio:altpll"
 30. Port Connectivity Checks: "AUDIO_DAC:u5"
 31. Port Connectivity Checks: "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect"
 32. Port Connectivity Checks: "Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto"
 33. Port Connectivity Checks: "Top_AchandoPonto:achandoPonto|Comparadores:Comparador"
 34. Port Connectivity Checks: "Top_AchandoPonto:achandoPonto"
 35. Port Connectivity Checks: "OV7670_capture:ovcap"
 36. Port Connectivity Checks: "vga_driver:vgadr"
 37. Port Connectivity Checks: "ov7670_driver:ovdr|sccb:rw"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 20 11:00:31 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Project1_top                                ;
; Top-level Entity Name           ; Project1_top                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 713                                         ;
; Total pins                      ; 98                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 102,400                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Project1_top       ; Project1_top       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                    ; Library ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; WrenSync.vhd                       ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/WrenSync.vhd                          ;         ;
; vga_driver.vhd                     ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd                        ;         ;
; Top_AchandoPonto.vhd               ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd                  ;         ;
; seg7_lut_4.vhd                     ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut_4.vhd                        ;         ;
; seg7_lut.vhd                       ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut.vhd                          ;         ;
; sccb.vhd                           ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/sccb.vhd                              ;         ;
; Project1_top.vhd                   ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd                      ;         ;
; PosicaoPonto.vhd                   ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/PosicaoPonto.vhd                      ;         ;
; OV7670_registers.vhd               ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/OV7670_registers.vhd                  ;         ;
; OV7670_driver.vhd                  ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd                     ;         ;
; OV7670_capture.vhd                 ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/OV7670_capture.vhd                    ;         ;
; FSM_AchandoPonto.vhd               ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd                  ;         ;
; framebuffer.vhd                    ; yes             ; User Wizard-Generated File                            ; F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd                       ;         ;
; DesenhaQuadrado.vhd                ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd                   ;         ;
; debounce.vhd                       ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/debounce.vhd                          ;         ;
; Comparadores.vhd                   ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd                      ;         ;
; audio_dac.vhd                      ; yes             ; User VHDL File                                        ; F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd                         ;         ;
; altpll_audio.vhd                   ; yes             ; User Wizard-Generated File                            ; F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd                      ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal160.inc                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc              ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_vqr1.tdf             ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf                ;         ;
; altpll.tdf                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                  ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc             ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc           ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc           ;         ;
; db/altpll_audio_altpll.v           ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v              ;         ;
; db/altsyncram_pl61.tdf             ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_pl61.tdf                ;         ;
; Projeto80x60.Project1_top0.rtl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/teste na placa/Projeto SD/Projeto80x60/db/Projeto80x60.Project1_top0.rtl.mif ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf              ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc             ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc         ;         ;
; db/lpm_divide_epo.tdf              ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_divide_epo.tdf                 ;         ;
; db/abs_divider_nbg.tdf             ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/abs_divider_nbg.tdf                ;         ;
; db/alt_u_div_uve.tdf               ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/alt_u_div_uve.tdf                  ;         ;
; db/lpm_abs_nn9.tdf                 ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_abs_nn9.tdf                    ;         ;
; db/lpm_abs_4p9.tdf                 ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_abs_4p9.tdf                    ;         ;
; db/lpm_divide_75m.tdf              ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_divide_75m.tdf                 ;         ;
; db/sign_div_unsign_anh.tdf         ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/sign_div_unsign_anh.tdf            ;         ;
; db/alt_u_div_q2f.tdf               ; yes             ; Auto-Generated Megafunction                           ; F:/teste na placa/Projeto SD/Projeto80x60/db/alt_u_div_q2f.tdf                  ;         ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimate of Logic utilization (ALMs needed) ; 2613   ;
;                                             ;        ;
; Combinational ALUT usage for logic          ; 4558   ;
;     -- 7 input functions                    ; 15     ;
;     -- 6 input functions                    ; 601    ;
;     -- 5 input functions                    ; 169    ;
;     -- 4 input functions                    ; 989    ;
;     -- <=3 input functions                  ; 2784   ;
;                                             ;        ;
; Dedicated logic registers                   ; 713    ;
;                                             ;        ;
; I/O pins                                    ; 98     ;
; Total MLAB memory bits                      ; 0      ;
; Total block memory bits                     ; 102400 ;
;                                             ;        ;
; Total DSP Blocks                            ; 0      ;
;                                             ;        ;
; Total PLLs                                  ; 2      ;
;     -- PLLs                                 ; 2      ;
;                                             ;        ;
; Maximum fan-out node                        ; xclk   ;
; Maximum fan-out                             ; 298    ;
; Total fan-out                               ; 18547  ;
; Average fan-out                             ; 3.37   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Entity Name         ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Project1_top                                 ; 4558 (200)        ; 713 (139)    ; 102400            ; 0          ; 98   ; 0            ; |Project1_top                                                                                                                                                        ; Project1_top        ; work         ;
;    |AUDIO_DAC:u5|                             ; 145 (145)         ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|AUDIO_DAC:u5                                                                                                                                           ; AUDIO_DAC           ; work         ;
;    |OV7670_capture:ovcap|                     ; 125 (125)         ; 109 (109)    ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|OV7670_capture:ovcap                                                                                                                                   ; OV7670_capture      ; work         ;
;    |SEG7_LUT_4:display|                       ; 28 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|SEG7_LUT_4:display                                                                                                                                     ; SEG7_LUT_4          ; work         ;
;       |SEG7_LUT:u0|                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|SEG7_LUT_4:display|SEG7_LUT:u0                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u1|                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|SEG7_LUT_4:display|SEG7_LUT:u1                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u2|                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|SEG7_LUT_4:display|SEG7_LUT:u2                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u3|                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|SEG7_LUT_4:display|SEG7_LUT:u3                                                                                                                         ; SEG7_LUT            ; work         ;
;    |Top_AchandoPonto:achandoPonto|            ; 3572 (0)          ; 136 (0)      ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto                                                                                                                          ; Top_AchandoPonto    ; work         ;
;       |Comparadores:Comparador|               ; 556 (23)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|Comparadores:Comparador                                                                                                  ; Comparadores        ; work         ;
;          |lpm_divide:Mod0|                    ; 533 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|Comparadores:Comparador|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;             |lpm_divide_75m:auto_generated|   ; 533 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|Comparadores:Comparador|lpm_divide:Mod0|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;                |sign_div_unsign_anh:divider|  ; 533 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|Comparadores:Comparador|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;                   |alt_u_div_q2f:divider|     ; 533 (533)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|Comparadores:Comparador|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;       |DesenhaQuadrado:DrawRect|              ; 1892 (729)        ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect                                                                                                 ; DesenhaQuadrado     ; work         ;
;          |lpm_divide:Div0|                    ; 635 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_epo:auto_generated|   ; 635 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0|lpm_divide_epo:auto_generated                                                   ; lpm_divide_epo      ; work         ;
;                |abs_divider_nbg:divider|      ; 635 (51)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                           ; abs_divider_nbg     ; work         ;
;                   |alt_u_div_uve:divider|     ; 552 (552)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider     ; alt_u_div_uve       ; work         ;
;                   |lpm_abs_4p9:my_abs_num|    ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;          |lpm_divide:Mod0|                    ; 528 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_75m:auto_generated|   ; 528 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Mod0|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;                |sign_div_unsign_anh:divider|  ; 528 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;                   |alt_u_div_q2f:divider|     ; 528 (528)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;       |FSM_AchandoPonto:FSM|                  ; 18 (18)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM                                                                                                     ; FSM_AchandoPonto    ; work         ;
;       |PosicaoPonto:PosPonto|                 ; 1105 (446)        ; 128 (128)    ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto                                                                                                    ; PosicaoPonto        ; work         ;
;          |lpm_divide:Div0|                    ; 659 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|lpm_divide:Div0                                                                                    ; lpm_divide          ; work         ;
;             |lpm_divide_epo:auto_generated|   ; 659 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|lpm_divide:Div0|lpm_divide_epo:auto_generated                                                      ; lpm_divide_epo      ; work         ;
;                |abs_divider_nbg:divider|      ; 659 (49)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                              ; abs_divider_nbg     ; work         ;
;                   |alt_u_div_uve:divider|     ; 578 (578)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider        ; alt_u_div_uve       ; work         ;
;                   |lpm_abs_4p9:my_abs_num|    ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|lpm_divide:Div0|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num       ; lpm_abs_4p9         ; work         ;
;       |WrenSync:Sync_Escrita|                 ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|Top_AchandoPonto:achandoPonto|WrenSync:Sync_Escrita                                                                                                    ; WrenSync            ; work         ;
;    |altpll_audio:altpll|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|altpll_audio:altpll                                                                                                                                    ; altpll_audio        ; work         ;
;       |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|altpll_audio:altpll|altpll:altpll_component                                                                                                            ; altpll              ; work         ;
;          |altpll_audio_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|altpll_audio:altpll|altpll:altpll_component|altpll_audio_altpll:auto_generated                                                                         ; altpll_audio_altpll ; work         ;
;    |framebuffer:fb|                           ; 0 (0)             ; 0 (0)        ; 98304             ; 0          ; 0    ; 0            ; |Project1_top|framebuffer:fb                                                                                                                                         ; framebuffer         ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 98304             ; 0          ; 0    ; 0            ; |Project1_top|framebuffer:fb|altsyncram:altsyncram_component                                                                                                         ; altsyncram          ; work         ;
;          |altsyncram_vqr1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 98304             ; 0          ; 0    ; 0            ; |Project1_top|framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated                                                                          ; altsyncram_vqr1     ; work         ;
;    |ov7670_driver:ovdr|                       ; 172 (0)           ; 92 (0)       ; 4096              ; 0          ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr                                                                                                                                     ; ov7670_driver       ; work         ;
;       |OV7670_registers:ovreg|                ; 79 (77)           ; 19 (17)      ; 4096              ; 0          ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg                                                                                                              ; OV7670_registers    ; work         ;
;          |altsyncram:Mux16_rtl_0|             ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0                                                                                       ; altsyncram          ; work         ;
;             |altsyncram_pl61:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0|altsyncram_pl61:auto_generated                                                        ; altsyncram_pl61     ; work         ;
;          |debounce:b1|                        ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1                                                                                                  ; debounce            ; work         ;
;       |sccb:rw|                               ; 93 (93)           ; 73 (73)      ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|ov7670_driver:ovdr|sccb:rw                                                                                                                             ; sccb                ; work         ;
;    |vga_driver:vgadr|                         ; 316 (316)         ; 188 (188)    ; 0                 ; 0          ; 0    ; 0            ; |Project1_top|vga_driver:vgadr                                                                                                                                       ; vga_driver          ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; None                               ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0|altsyncram_pl61:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; Projeto80x60.Project1_top0.rtl.mif ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |Project1_top|Top_AchandoPonto:achandoPonto|WrenSync:Sync_Escrita|actualState                 ;
+-----------------------------+-----------------------------+------------------------+--------------------------+
; Name                        ; actualState.EsperaDesativar ; actualState.SaidaAtiva ; actualState.EsperaAtivar ;
+-----------------------------+-----------------------------+------------------------+--------------------------+
; actualState.EsperaAtivar    ; 0                           ; 0                      ; 0                        ;
; actualState.SaidaAtiva      ; 0                           ; 1                      ; 1                        ;
; actualState.EsperaDesativar ; 1                           ; 0                      ; 1                        ;
+-----------------------------+-----------------------------+------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM|actualState                                                                                             ;
+--------------------------------+--------------------------------+---------------------------+---------------------------+--------------------+----------------------+--------------------+
; Name                           ; actualState.DesenhandoQuadrado ; actualState.QualquerPreto ; actualState.PrimeiroPreto ; actualState.Branco ; actualState.Controle ; actualState.Inicio ;
+--------------------------------+--------------------------------+---------------------------+---------------------------+--------------------+----------------------+--------------------+
; actualState.Inicio             ; 0                              ; 0                         ; 0                         ; 0                  ; 0                    ; 0                  ;
; actualState.Controle           ; 0                              ; 0                         ; 0                         ; 0                  ; 1                    ; 1                  ;
; actualState.Branco             ; 0                              ; 0                         ; 0                         ; 1                  ; 0                    ; 1                  ;
; actualState.PrimeiroPreto      ; 0                              ; 0                         ; 1                         ; 0                  ; 0                    ; 1                  ;
; actualState.QualquerPreto      ; 0                              ; 1                         ; 0                         ; 0                  ; 0                    ; 1                  ;
; actualState.DesenhandoQuadrado ; 1                              ; 0                         ; 0                         ; 0                  ; 0                    ; 1                  ;
+--------------------------------+--------------------------------+---------------------------+---------------------------+--------------------+----------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+----------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                     ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------------------+---------------------+------------------------+
; Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM|ativarQuad  ; GND                 ; yes                    ;
; Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM|achou       ; GND                 ; yes                    ;
; Top_AchandoPonto:achandoPonto|Comparadores:Comparador|terminou ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 3              ;                     ;                        ;
+----------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                               ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+
; OV7670_capture:ovcap|hold_data[12..15]                                          ; Lost fanout                                                      ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[8..15]                           ; Lost fanout                                                      ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[14]~5                            ; Merged with ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~2 ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[13]~8                            ; Merged with ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~2 ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[12]~11                           ; Merged with ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~2 ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[11]~14                           ; Merged with ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~2 ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[10]~17                           ; Merged with ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~2 ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[9]~20                            ; Merged with ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~2 ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[8]~23                            ; Merged with ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~2 ;
; ov7670_driver:ovdr|sccb:rw|scl_line[0]                                          ; Stuck at GND due to stuck port data_in                           ;
; ov7670_driver:ovdr|sccb:rw|sda_line[0]                                          ; Stuck at VCC due to stuck port data_in                           ;
; ov7670_driver:ovdr|sccb:rw|scl_line[1..8]                                       ; Stuck at GND due to stuck port data_in                           ;
; ov7670_driver:ovdr|sccb:rw|sda_line[1..5]                                       ; Stuck at VCC due to stuck port data_in                           ;
; Top_AchandoPonto:achandoPonto|Comparadores:Comparador|pretosNoPonto[0..31]      ; Stuck at GND due to stuck port sclear                            ;
; ov7670_driver:ovdr|sccb:rw|sda_line[6,7]                                        ; Stuck at VCC due to stuck port data_in                           ;
; Top_AchandoPonto:achandoPonto|WrenSync:Sync_Escrita|actualState.EsperaDesativar ; Lost fanout                                                      ;
; ov7670_driver:ovdr|sccb:rw|sda_line[8]                                          ; Stuck at VCC due to stuck port data_in                           ;
; vga_driver:vgadr|address[16]                                                    ; Lost fanout                                                      ;
; ov7670_driver:ovdr|sccb:rw|sda_line[9]                                          ; Stuck at VCC due to stuck port data_in                           ;
; AUDIO_DAC:u5|bck_div[3]                                                         ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 73                                          ;                                                                  ;
+---------------------------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; ov7670_driver:ovdr|sccb:rw|sda_line[0] ; Stuck at VCC              ; ov7670_driver:ovdr|sccb:rw|sda_line[1], ov7670_driver:ovdr|sccb:rw|sda_line[2], ;
;                                        ; due to stuck port data_in ; ov7670_driver:ovdr|sccb:rw|sda_line[3], ov7670_driver:ovdr|sccb:rw|sda_line[4], ;
;                                        ;                           ; ov7670_driver:ovdr|sccb:rw|sda_line[5], ov7670_driver:ovdr|sccb:rw|sda_line[6], ;
;                                        ;                           ; ov7670_driver:ovdr|sccb:rw|sda_line[7], ov7670_driver:ovdr|sccb:rw|sda_line[8], ;
;                                        ;                           ; ov7670_driver:ovdr|sccb:rw|sda_line[9]                                          ;
; ov7670_driver:ovdr|sccb:rw|scl_line[0] ; Stuck at GND              ; ov7670_driver:ovdr|sccb:rw|scl_line[1], ov7670_driver:ovdr|sccb:rw|scl_line[2], ;
;                                        ; due to stuck port data_in ; ov7670_driver:ovdr|sccb:rw|scl_line[3], ov7670_driver:ovdr|sccb:rw|scl_line[4], ;
;                                        ;                           ; ov7670_driver:ovdr|sccb:rw|scl_line[5], ov7670_driver:ovdr|sccb:rw|scl_line[6], ;
;                                        ;                           ; ov7670_driver:ovdr|sccb:rw|scl_line[7], ov7670_driver:ovdr|sccb:rw|scl_line[8]  ;
+----------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 713   ;
; Number of registers using Synchronous Clear  ; 310   ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 128   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 497   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|menorI[13] ; 4       ;
; vga_driver:vgadr|blank                                         ; 18      ;
; ov7670_driver:ovdr|sccb:rw|counter[0]                          ; 4       ;
; Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|menorJ[13] ; 4       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[40]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[39]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[38]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[37]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[36]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[35]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[34]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[33]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[32]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[31]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[30]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[29]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[28]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[27]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[26]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[25]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[24]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[23]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[22]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[21]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[20]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[19]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[18]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[17]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[16]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[15]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[14]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[13]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[12]                        ; 1       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[11]                        ; 2       ;
; ov7670_driver:ovdr|sccb:rw|sda_line[10]                        ; 2       ;
; Total number of inverted registers = 35                        ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+------+
; Register Name                                         ; Megafunction                                          ; Type ;
+-------------------------------------------------------+-------------------------------------------------------+------+
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~0  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[15]~1  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[14]~3  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[14]~4  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[13]~6  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[13]~7  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[12]~9  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[12]~10 ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[11]~12 ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[11]~13 ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[10]~15 ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[10]~16 ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[9]~18  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[9]~19  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[8]~21  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
; ov7670_driver:ovdr|OV7670_registers:ovreg|sreg[8]~22  ; ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0 ; ROM  ;
+-------------------------------------------------------+-------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project1_top|Top_AchandoPonto:achandoPonto|Comparadores:Comparador|pretosNoPonto[0] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Project1_top|ov7670_driver:ovdr|sccb:rw|counter[6]                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Project1_top|ov7670_driver:ovdr|sccb:rw|scl_line[36]                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Project1_top|OV7670_capture:ovcap|framecnt[30]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Project1_top|ov7670_driver:ovdr|OV7670_registers:ovreg|nextRegAddr[7]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project1_top|OV7670_capture:ovcap|duty[1]                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Project1_top|summax[9]                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Project1_top|vga_driver:vgadr|g[1]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Project1_top|vga_driver:vgadr|r[0]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project1_top|buzzercnt[14]                                                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Project1_top|vga_driver:vgadr|sumleft[13]                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Project1_top|vga_driver:vgadr|sumright[17]                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Project1_top|OV7670_capture:ovcap|href_last[0]                                      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Project1_top|OV7670_capture:ovcap|address[5]                                        ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Project1_top|vga_driver:vgadr|address[6]                                            ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |Project1_top|vga_driver:vgadr|address[12]                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Project1_top|ov7670_driver:ovdr|sccb:rw|sda_line[31]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Project1_top|ov7670_driver:ovdr|sccb:rw|sda_line[15]                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Project1_top|Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|data_vga[10]    ;
; 11:1               ; 6 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |Project1_top|Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM|Selector3           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0|altsyncram_pl61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: framebuffer:fb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_vqr1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_audio:altpll|altpll:altpll_component ;
+-------------------------------+--------------------------------+-------------------------+
; Parameter Name                ; Value                          ; Type                    ;
+-------------------------------+--------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                 ;
; PLL_TYPE                      ; AUTO                           ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll_audio ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 37037                          ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                 ;
; LOCK_HIGH                     ; 1                              ; Untyped                 ;
; LOCK_LOW                      ; 1                              ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                 ;
; SKIP_VCO                      ; OFF                            ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                 ;
; BANDWIDTH                     ; 0                              ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                 ;
; DOWN_SPREAD                   ; 0                              ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 2                              ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 14                             ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 3                              ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 15                             ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                 ;
; DPA_DIVIDER                   ; 0                              ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                 ;
; VCO_MIN                       ; 0                              ; Untyped                 ;
; VCO_MAX                       ; 0                              ; Untyped                 ;
; VCO_CENTER                    ; 0                              ; Untyped                 ;
; PFD_MIN                       ; 0                              ; Untyped                 ;
; PFD_MAX                       ; 0                              ; Untyped                 ;
; M_INITIAL                     ; 0                              ; Untyped                 ;
; M                             ; 0                              ; Untyped                 ;
; N                             ; 1                              ; Untyped                 ;
; M2                            ; 1                              ; Untyped                 ;
; N2                            ; 1                              ; Untyped                 ;
; SS                            ; 1                              ; Untyped                 ;
; C0_HIGH                       ; 0                              ; Untyped                 ;
; C1_HIGH                       ; 0                              ; Untyped                 ;
; C2_HIGH                       ; 0                              ; Untyped                 ;
; C3_HIGH                       ; 0                              ; Untyped                 ;
; C4_HIGH                       ; 0                              ; Untyped                 ;
; C5_HIGH                       ; 0                              ; Untyped                 ;
; C6_HIGH                       ; 0                              ; Untyped                 ;
; C7_HIGH                       ; 0                              ; Untyped                 ;
; C8_HIGH                       ; 0                              ; Untyped                 ;
; C9_HIGH                       ; 0                              ; Untyped                 ;
; C0_LOW                        ; 0                              ; Untyped                 ;
; C1_LOW                        ; 0                              ; Untyped                 ;
; C2_LOW                        ; 0                              ; Untyped                 ;
; C3_LOW                        ; 0                              ; Untyped                 ;
; C4_LOW                        ; 0                              ; Untyped                 ;
; C5_LOW                        ; 0                              ; Untyped                 ;
; C6_LOW                        ; 0                              ; Untyped                 ;
; C7_LOW                        ; 0                              ; Untyped                 ;
; C8_LOW                        ; 0                              ; Untyped                 ;
; C9_LOW                        ; 0                              ; Untyped                 ;
; C0_INITIAL                    ; 0                              ; Untyped                 ;
; C1_INITIAL                    ; 0                              ; Untyped                 ;
; C2_INITIAL                    ; 0                              ; Untyped                 ;
; C3_INITIAL                    ; 0                              ; Untyped                 ;
; C4_INITIAL                    ; 0                              ; Untyped                 ;
; C5_INITIAL                    ; 0                              ; Untyped                 ;
; C6_INITIAL                    ; 0                              ; Untyped                 ;
; C7_INITIAL                    ; 0                              ; Untyped                 ;
; C8_INITIAL                    ; 0                              ; Untyped                 ;
; C9_INITIAL                    ; 0                              ; Untyped                 ;
; C0_MODE                       ; BYPASS                         ; Untyped                 ;
; C1_MODE                       ; BYPASS                         ; Untyped                 ;
; C2_MODE                       ; BYPASS                         ; Untyped                 ;
; C3_MODE                       ; BYPASS                         ; Untyped                 ;
; C4_MODE                       ; BYPASS                         ; Untyped                 ;
; C5_MODE                       ; BYPASS                         ; Untyped                 ;
; C6_MODE                       ; BYPASS                         ; Untyped                 ;
; C7_MODE                       ; BYPASS                         ; Untyped                 ;
; C8_MODE                       ; BYPASS                         ; Untyped                 ;
; C9_MODE                       ; BYPASS                         ; Untyped                 ;
; C0_PH                         ; 0                              ; Untyped                 ;
; C1_PH                         ; 0                              ; Untyped                 ;
; C2_PH                         ; 0                              ; Untyped                 ;
; C3_PH                         ; 0                              ; Untyped                 ;
; C4_PH                         ; 0                              ; Untyped                 ;
; C5_PH                         ; 0                              ; Untyped                 ;
; C6_PH                         ; 0                              ; Untyped                 ;
; C7_PH                         ; 0                              ; Untyped                 ;
; C8_PH                         ; 0                              ; Untyped                 ;
; C9_PH                         ; 0                              ; Untyped                 ;
; L0_HIGH                       ; 1                              ; Untyped                 ;
; L1_HIGH                       ; 1                              ; Untyped                 ;
; G0_HIGH                       ; 1                              ; Untyped                 ;
; G1_HIGH                       ; 1                              ; Untyped                 ;
; G2_HIGH                       ; 1                              ; Untyped                 ;
; G3_HIGH                       ; 1                              ; Untyped                 ;
; E0_HIGH                       ; 1                              ; Untyped                 ;
; E1_HIGH                       ; 1                              ; Untyped                 ;
; E2_HIGH                       ; 1                              ; Untyped                 ;
; E3_HIGH                       ; 1                              ; Untyped                 ;
; L0_LOW                        ; 1                              ; Untyped                 ;
; L1_LOW                        ; 1                              ; Untyped                 ;
; G0_LOW                        ; 1                              ; Untyped                 ;
; G1_LOW                        ; 1                              ; Untyped                 ;
; G2_LOW                        ; 1                              ; Untyped                 ;
; G3_LOW                        ; 1                              ; Untyped                 ;
; E0_LOW                        ; 1                              ; Untyped                 ;
; E1_LOW                        ; 1                              ; Untyped                 ;
; E2_LOW                        ; 1                              ; Untyped                 ;
; E3_LOW                        ; 1                              ; Untyped                 ;
; L0_INITIAL                    ; 1                              ; Untyped                 ;
; L1_INITIAL                    ; 1                              ; Untyped                 ;
; G0_INITIAL                    ; 1                              ; Untyped                 ;
; G1_INITIAL                    ; 1                              ; Untyped                 ;
; G2_INITIAL                    ; 1                              ; Untyped                 ;
; G3_INITIAL                    ; 1                              ; Untyped                 ;
; E0_INITIAL                    ; 1                              ; Untyped                 ;
; E1_INITIAL                    ; 1                              ; Untyped                 ;
; E2_INITIAL                    ; 1                              ; Untyped                 ;
; E3_INITIAL                    ; 1                              ; Untyped                 ;
; L0_MODE                       ; BYPASS                         ; Untyped                 ;
; L1_MODE                       ; BYPASS                         ; Untyped                 ;
; G0_MODE                       ; BYPASS                         ; Untyped                 ;
; G1_MODE                       ; BYPASS                         ; Untyped                 ;
; G2_MODE                       ; BYPASS                         ; Untyped                 ;
; G3_MODE                       ; BYPASS                         ; Untyped                 ;
; E0_MODE                       ; BYPASS                         ; Untyped                 ;
; E1_MODE                       ; BYPASS                         ; Untyped                 ;
; E2_MODE                       ; BYPASS                         ; Untyped                 ;
; E3_MODE                       ; BYPASS                         ; Untyped                 ;
; L0_PH                         ; 0                              ; Untyped                 ;
; L1_PH                         ; 0                              ; Untyped                 ;
; G0_PH                         ; 0                              ; Untyped                 ;
; G1_PH                         ; 0                              ; Untyped                 ;
; G2_PH                         ; 0                              ; Untyped                 ;
; G3_PH                         ; 0                              ; Untyped                 ;
; E0_PH                         ; 0                              ; Untyped                 ;
; E1_PH                         ; 0                              ; Untyped                 ;
; E2_PH                         ; 0                              ; Untyped                 ;
; E3_PH                         ; 0                              ; Untyped                 ;
; M_PH                          ; 0                              ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                 ;
; CLK0_COUNTER                  ; G0                             ; Untyped                 ;
; CLK1_COUNTER                  ; G0                             ; Untyped                 ;
; CLK2_COUNTER                  ; G0                             ; Untyped                 ;
; CLK3_COUNTER                  ; G0                             ; Untyped                 ;
; CLK4_COUNTER                  ; G0                             ; Untyped                 ;
; CLK5_COUNTER                  ; G0                             ; Untyped                 ;
; CLK6_COUNTER                  ; E0                             ; Untyped                 ;
; CLK7_COUNTER                  ; E1                             ; Untyped                 ;
; CLK8_COUNTER                  ; E2                             ; Untyped                 ;
; CLK9_COUNTER                  ; E3                             ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                 ;
; M_TIME_DELAY                  ; 0                              ; Untyped                 ;
; N_TIME_DELAY                  ; 0                              ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                 ;
; VCO_POST_SCALE                ; 0                              ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                     ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                 ;
; CBXI_PARAMETER                ; altpll_audio_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                 ;
; WIDTH_CLOCK                   ; 6                              ; Untyped                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone V                      ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0 ;
+------------------------------------+------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                              ; Type                                    ;
+------------------------------------+------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                 ;
; WIDTH_A                            ; 16                                 ; Untyped                                 ;
; WIDTHAD_A                          ; 8                                  ; Untyped                                 ;
; NUMWORDS_A                         ; 256                                ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                 ;
; WIDTH_B                            ; 1                                  ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                 ;
; INIT_FILE                          ; Projeto80x60.Project1_top0.rtl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_pl61                    ; Untyped                                 ;
+------------------------------------+------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top_AchandoPonto:achandoPonto|Comparadores:Comparador|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                                                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; framebuffer:fb|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 16                                                               ;
;     -- NUMWORDS_B                         ; 8192                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 256                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; altpll_audio:altpll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll_audio:altpll"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:u5"                                                                                                  ;
+----------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity         ; Details                                                                                             ;
+----------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; oaud_bck ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+----------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect" ;
+--------------+-------+----------+--------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                          ;
+--------------+-------+----------+--------------------------------------------------+
; addr[31..13] ; Input ; Info     ; Stuck at GND                                     ;
+--------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto" ;
+--------------+-------+----------+-----------------------------------------------+
; Port         ; Type  ; Severity ; Details                                       ;
+--------------+-------+----------+-----------------------------------------------+
; addr[31..13] ; Input ; Info     ; Stuck at GND                                  ;
+--------------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_AchandoPonto:achandoPonto|Comparadores:Comparador" ;
+--------------+-------+----------+-------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                         ;
+--------------+-------+----------+-------------------------------------------------+
; addr[31..13] ; Input ; Info     ; Stuck at GND                                    ;
; r[31..4]     ; Input ; Info     ; Stuck at GND                                    ;
; g[31..4]     ; Input ; Info     ; Stuck at GND                                    ;
; b[31..4]     ; Input ; Info     ; Stuck at GND                                    ;
+--------------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Top_AchandoPonto:achandoPonto" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OV7670_capture:ovcap"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; maxx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_driver:vgadr"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; newframe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "ov7670_driver:ovdr|sccb:rw" ;
+-------------------+-------+----------+-----------------+
; Port              ; Type  ; Severity ; Details         ;
+-------------------+-------+----------+-----------------+
; cam_address[5..2] ; Input ; Info     ; Stuck at GND    ;
; cam_address[7]    ; Input ; Info     ; Stuck at GND    ;
; cam_address[6]    ; Input ; Info     ; Stuck at VCC    ;
; cam_address[1]    ; Input ; Info     ; Stuck at VCC    ;
; cam_address[0]    ; Input ; Info     ; Stuck at GND    ;
+-------------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 713                         ;
;     ENA               ; 166                         ;
;     ENA CLR           ; 64                          ;
;     ENA CLR SLD       ; 64                          ;
;     ENA SCLR          ; 203                         ;
;     SCLR              ; 107                         ;
;     SLD               ; 1                           ;
;     plain             ; 108                         ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 4567                        ;
;     arith             ; 1967                        ;
;         0 data inputs ; 183                         ;
;         1 data inputs ; 879                         ;
;         2 data inputs ; 161                         ;
;         3 data inputs ; 360                         ;
;         4 data inputs ; 372                         ;
;         5 data inputs ; 12                          ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 2449                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 801                         ;
;         3 data inputs ; 259                         ;
;         4 data inputs ; 585                         ;
;         5 data inputs ; 157                         ;
;         6 data inputs ; 601                         ;
;     shared            ; 136                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 32                          ;
; boundary_port         ; 98                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 103.10                      ;
; Average LUT depth     ; 59.29                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 20 10:59:50 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto80x60 -c Project1_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file wrensync.vhd
    Info (12022): Found design unit 1: WrenSync-behav File: F:/teste na placa/Projeto SD/Projeto80x60/WrenSync.vhd Line: 21
    Info (12023): Found entity 1: WrenSync File: F:/teste na placa/Projeto SD/Projeto80x60/WrenSync.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vga_driver.vhd
    Info (12022): Found design unit 1: vga_driver-Behavioral File: F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd Line: 32
    Info (12023): Found entity 1: vga_driver File: F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file top_achandoponto.vhd
    Info (12022): Found design unit 1: Top_AchandoPonto-behav File: F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd Line: 18
    Info (12023): Found entity 1: Top_AchandoPonto File: F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file seg7_lut_4.vhd
    Info (12022): Found design unit 1: SEG7_LUT_4-rtl File: F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut_4.vhd Line: 16
    Info (12023): Found entity 1: SEG7_LUT_4 File: F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut_4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file seg7_lut.vhd
    Info (12022): Found design unit 1: SEG7_LUT-rtl File: F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut.vhd Line: 17
    Info (12023): Found entity 1: SEG7_LUT File: F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sccb.vhd
    Info (12022): Found design unit 1: sccb-Behavioral File: F:/teste na placa/Projeto SD/Projeto80x60/sccb.vhd Line: 23
    Info (12023): Found entity 1: sccb File: F:/teste na placa/Projeto SD/Projeto80x60/sccb.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file project1_top.vhd
    Info (12022): Found design unit 1: Project1_top-rtl File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 87
    Info (12023): Found entity 1: Project1_top File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file posicaoponto.vhd
    Info (12022): Found design unit 1: PosicaoPonto-behav File: F:/teste na placa/Projeto SD/Projeto80x60/PosicaoPonto.vhd Line: 17
    Info (12023): Found entity 1: PosicaoPonto File: F:/teste na placa/Projeto SD/Projeto80x60/PosicaoPonto.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: OV7670_registers-Behavioral File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_registers.vhd Line: 19
    Info (12023): Found entity 1: OV7670_registers File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_registers.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_driver.vhd
    Info (12022): Found design unit 1: ov7670_driver-Behavioral File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd Line: 21
    Info (12023): Found entity 1: ov7670_driver File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: OV7670_capture-Behavioral File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_capture.vhd Line: 35
    Info (12023): Found entity 1: OV7670_capture File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_capture.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file fsm_achandoponto.vhd
    Info (12022): Found design unit 1: FSM_AchandoPonto-behav File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 26
    Info (12023): Found entity 1: FSM_AchandoPonto File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file framebuffer.vhd
    Info (12022): Found design unit 1: framebuffer-SYN File: F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd Line: 56
    Info (12023): Found entity 1: framebuffer File: F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file desenhaquadrado.vhd
    Info (12022): Found design unit 1: DesenhaQuadrado-behav File: F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd Line: 17
    Info (12023): Found entity 1: DesenhaQuadrado File: F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral File: F:/teste na placa/Projeto SD/Projeto80x60/debounce.vhd Line: 16
    Info (12023): Found entity 1: debounce File: F:/teste na placa/Projeto SD/Projeto80x60/debounce.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file comparadores.vhd
    Info (12022): Found design unit 1: Comparadores-behav File: F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd Line: 16
    Info (12023): Found entity 1: Comparadores File: F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file audio_dac.vhd
    Info (12022): Found design unit 1: AUDIO_DAC-Behavioral File: F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd Line: 32
    Info (12023): Found entity 1: AUDIO_DAC File: F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file altpll_audio.vhd
    Info (12022): Found design unit 1: altpll_audio-SYN File: F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd Line: 52
    Info (12023): Found entity 1: altpll_audio File: F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd Line: 42
Info (12127): Elaborating entity "Project1_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Project1_top.vhd(78): used implicit default value for signal "AUD_ADCLRCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(255): object "max" assigned a value but never read File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 255
Warning (10036): Verilog HDL or VHDL warning at Project1_top.vhd(258): object "newframe" assigned a value but never read File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 258
Info (12128): Elaborating entity "SEG7_LUT_4" for hierarchy "SEG7_LUT_4:display" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 297
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_4:display|SEG7_LUT:u0" File: F:/teste na placa/Projeto SD/Projeto80x60/seg7_lut_4.vhd Line: 28
Info (12128): Elaborating entity "ov7670_driver" for hierarchy "ov7670_driver:ovdr" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 306
Warning (10540): VHDL Signal Declaration warning at OV7670_driver.vhd(50): used explicit default value for signal "cam_address" because signal was never assigned a value File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd Line: 50
Info (12128): Elaborating entity "sccb" for hierarchy "ov7670_driver:ovdr|sccb:rw" File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd Line: 56
Info (12128): Elaborating entity "OV7670_registers" for hierarchy "ov7670_driver:ovdr|OV7670_registers:ovreg" File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_driver.vhd Line: 70
Info (12128): Elaborating entity "debounce" for hierarchy "ov7670_driver:ovdr|OV7670_registers:ovreg|debounce:b1" File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_registers.vhd Line: 44
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:vgadr" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 317
Warning (10541): VHDL Signal Declaration warning at vga_driver.vhd(26): used implicit default value for signal "newframe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at vga_driver.vhd(50): object "tempbuff" assigned a value but never read File: F:/teste na placa/Projeto SD/Projeto80x60/vga_driver.vhd Line: 50
Info (12128): Elaborating entity "OV7670_capture" for hierarchy "OV7670_capture:ovcap" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 335
Warning (10492): VHDL Process Statement warning at OV7670_capture.vhd(70): signal "max" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/OV7670_capture.vhd Line: 70
Info (12128): Elaborating entity "Top_AchandoPonto" for hierarchy "Top_AchandoPonto:achandoPonto" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 349
Info (12128): Elaborating entity "FSM_AchandoPonto" for hierarchy "Top_AchandoPonto:achandoPonto|FSM_AchandoPonto:FSM" File: F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at FSM_AchandoPonto.vhd(22): used implicit default value for signal "contaPretosNoPonto" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 22
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(41): signal "addrIgualZero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 41
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(46): signal "fimDaImagem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 46
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(48): signal "pontoTerminou" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 48
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(50): signal "wren" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 50
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(50): signal "pixelPreto" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 50
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal "wren" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 52
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal "pixelPreto" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 52
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(52): signal "achou" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 52
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal "wren" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 54
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal "pixelPreto" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 54
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(54): signal "achou" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 54
Warning (10492): VHDL Process Statement warning at FSM_AchandoPonto.vhd(68): signal "fimDaImagem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 68
Info (10041): Inferred latch for "ativarQuad" at FSM_AchandoPonto.vhd(97) File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 97
Info (10041): Inferred latch for "achou" at FSM_AchandoPonto.vhd(93) File: F:/teste na placa/Projeto SD/Projeto80x60/FSM_AchandoPonto.vhd Line: 93
Info (12128): Elaborating entity "Comparadores" for hierarchy "Top_AchandoPonto:achandoPonto|Comparadores:Comparador" File: F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd Line: 103
Info (10041): Inferred latch for "terminou" at Comparadores.vhd(41) File: F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd Line: 41
Info (12128): Elaborating entity "WrenSync" for hierarchy "Top_AchandoPonto:achandoPonto|WrenSync:Sync_Escrita" File: F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd Line: 120
Info (12128): Elaborating entity "PosicaoPonto" for hierarchy "Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto" File: F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd Line: 126
Info (12128): Elaborating entity "DesenhaQuadrado" for hierarchy "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect" File: F:/teste na placa/Projeto SD/Projeto80x60/Top_AchandoPonto.vhd Line: 137
Info (12128): Elaborating entity "framebuffer" for hierarchy "framebuffer:fb" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 360
Info (12128): Elaborating entity "altsyncram" for hierarchy "framebuffer:fb|altsyncram:altsyncram_component" File: F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd Line: 98
Info (12130): Elaborated megafunction instantiation "framebuffer:fb|altsyncram:altsyncram_component" File: F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd Line: 98
Info (12133): Instantiated megafunction "framebuffer:fb|altsyncram:altsyncram_component" with the following parameter: File: F:/teste na placa/Projeto SD/Projeto80x60/framebuffer.vhd Line: 98
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks File: F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf Line: 597
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vqr1.tdf
    Info (12023): Found entity 1: altsyncram_vqr1 File: F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vqr1" for hierarchy "framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:u5" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 371
Warning (10492): VHDL Process Statement warning at audio_dac.vhd(129): signal "buzzeron" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd Line: 129
Warning (10492): VHDL Process Statement warning at audio_dac.vhd(130): signal "left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd Line: 130
Warning (10492): VHDL Process Statement warning at audio_dac.vhd(131): signal "Sin_Out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd Line: 131
Warning (10492): VHDL Process Statement warning at audio_dac.vhd(131): signal "SEL_Cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd Line: 131
Warning (10492): VHDL Process Statement warning at audio_dac.vhd(133): signal "Sin_Out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd Line: 133
Warning (10492): VHDL Process Statement warning at audio_dac.vhd(133): signal "SEL_Cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/teste na placa/Projeto SD/Projeto80x60/audio_dac.vhd Line: 133
Info (12128): Elaborating entity "altpll_audio" for hierarchy "altpll_audio:altpll" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 384
Info (12128): Elaborating entity "altpll" for hierarchy "altpll_audio:altpll|altpll:altpll_component" File: F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd Line: 138
Info (12130): Elaborated megafunction instantiation "altpll_audio:altpll|altpll:altpll_component" File: F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd Line: 138
Info (12133): Instantiated megafunction "altpll_audio:altpll|altpll:altpll_component" with the following parameter: File: F:/teste na placa/Projeto SD/Projeto80x60/altpll_audio.vhd Line: 138
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll_audio"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_audio_altpll.v
    Info (12023): Found entity 1: altpll_audio_altpll File: F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v Line: 30
Info (12128): Elaborating entity "altpll_audio_altpll" for hierarchy "altpll_audio:altpll|altpll:altpll_component|altpll_audio_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|q_b[12]" File: F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf Line: 435
        Warning (14320): Synthesized away node "framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|q_b[13]" File: F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf Line: 468
        Warning (14320): Synthesized away node "framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|q_b[14]" File: F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf Line: 501
        Warning (14320): Synthesized away node "framebuffer:fb|altsyncram:altsyncram_component|altsyncram_vqr1:auto_generated|q_b[15]" File: F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_vqr1.tdf Line: 534
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_driver:ovdr|OV7670_registers:ovreg|Mux16_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Projeto80x60.Project1_top0.rtl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|Div0" File: F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|Mod0" File: F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top_AchandoPonto:achandoPonto|PosicaoPonto:PosPonto|Div0" File: F:/teste na placa/Projeto SD/Projeto80x60/PosicaoPonto.vhd Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top_AchandoPonto:achandoPonto|Comparadores:Comparador|Mod0" File: F:/teste na placa/Projeto SD/Projeto80x60/Comparadores.vhd Line: 41
Info (12130): Elaborated megafunction instantiation "ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0"
Info (12133): Instantiated megafunction "ov7670_driver:ovdr|OV7670_registers:ovreg|altsyncram:Mux16_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Projeto80x60.Project1_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pl61.tdf
    Info (12023): Found entity 1: altsyncram_pl61 File: F:/teste na placa/Projeto SD/Projeto80x60/db/altsyncram_pl61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0" File: F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd Line: 23
Info (12133): Instantiated megafunction "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Div0" with the following parameter: File: F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf
    Info (12023): Found entity 1: lpm_divide_epo File: F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_divide_epo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: F:/teste na placa/Projeto SD/Projeto80x60/db/abs_divider_nbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: F:/teste na placa/Projeto SD/Projeto80x60/db/alt_u_div_uve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_abs_nn9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_abs_4p9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Mod0" File: F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd Line: 23
Info (12133): Instantiated megafunction "Top_AchandoPonto:achandoPonto|DesenhaQuadrado:DrawRect|lpm_divide:Mod0" with the following parameter: File: F:/teste na placa/Projeto SD/Projeto80x60/DesenhaQuadrado.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf
    Info (12023): Found entity 1: lpm_divide_75m File: F:/teste na placa/Projeto SD/Projeto80x60/db/lpm_divide_75m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: F:/teste na placa/Projeto SD/Projeto80x60/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: F:/teste na placa/Projeto SD/Projeto80x60/db/alt_u_div_q2f.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 82
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 82
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OV7670_RESET" is stuck at VCC File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 59
    Warning (13410): Pin "OV7670_PWDN" is stuck at GND File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 60
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 74
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 74
    Warning (13410): Pin "AUD_ADCLRCK" is stuck at GND File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 78
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance altpll_audio:altpll|altpll:altpll_component|altpll_audio_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v Line: 76
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance altpll_audio:altpll|altpll:altpll_component|altpll_audio_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v Line: 62
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance altpll_audio:altpll|altpll:altpll_component|altpll_audio_altpll:auto_generated|generic_pll1. The output clock port on the PLL must be connected. File: F:/teste na placa/Projeto SD/Projeto80x60/db/altpll_audio_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: F:/teste na placa/Projeto SD/Projeto80x60/Project1_top.vhd Line: 79
Info (21057): Implemented 4966 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 4838 logic cells
    Info (21064): Implemented 28 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 1013 megabytes
    Info: Processing ended: Thu Oct 20 11:00:33 2016
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:51


