// Seed: 1952934753
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input uwire id_6
    , id_16,
    output uwire id_7,
    output wand id_8,
    output wand id_9,
    input uwire id_10,
    output tri0 id_11,
    input wor id_12,
    input tri id_13,
    input supply0 id_14
);
  assign id_2 = 1 ? 1 : id_16;
endmodule
module module_1 #(
    parameter id_6 = 32'd86,
    parameter id_8 = 32'd94
) (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri _id_6,
    output wire id_7,
    input tri0 _id_8
);
  logic [7:0] id_10;
  assign id_10[-1] = id_8 === 1;
  parameter id_11 = 1;
  wire [1 'b0 ==  id_6  |  -1  >  id_8 : 1 'b0] id_12;
  parameter id_13 = -1;
  assign id_10 = id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_4,
      id_7,
      id_7,
      id_5,
      id_7,
      id_7,
      id_7,
      id_1,
      id_7,
      id_3,
      id_0,
      id_5
  );
  assign modCall_1.id_7 = 0;
  wire id_14;
endmodule
