// Seed: 2317505622
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1
);
  logic id_2;
  type_6(
      id_1, 1
  );
  logic id_3;
endmodule
