// Seed: 1449589264
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri id_3,
    output tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    output uwire id_7,
    output tri0 id_8,
    input wor id_9,
    output tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply0 id_13,
    input wire id_14,
    input wand id_15,
    input supply0 id_16,
    input supply1 id_17,
    input wand id_18,
    input supply0 id_19,
    output tri1 id_20,
    output tri id_21,
    input wor id_22,
    input tri1 id_23,
    input supply1 id_24,
    output tri1 id_25,
    input uwire id_26,
    output supply1 id_27,
    output tri1 id_28
);
  assign id_0 = 1 && 1;
  wire id_30;
  wire id_31;
endmodule
module module_1 (
    output wire id_0
    , id_6,
    input wire id_1,
    output uwire id_2,
    input supply0 id_3,
    output supply1 id_4
);
  tri0 id_7 = id_3;
  module_0(
      id_0,
      id_1,
      id_7,
      id_3,
      id_7,
      id_3,
      id_7,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_7,
      id_7,
      id_1,
      id_7,
      id_1,
      id_3,
      id_3,
      id_7,
      id_2,
      id_0,
      id_7,
      id_7,
      id_1,
      id_2,
      id_7,
      id_4,
      id_4
  );
endmodule
