 
****************************************
Report : power
        -analysis_effort low
Design : URISC
Version: Q-2019.12-SP5-2
Date   : Thu Apr 28 20:20:48 2022
****************************************


Library(s) Used:

    tt_1v8_25c (File: /data3/course_lib_umc18/synopsys/tt_1v8_25c.db)


Operating Conditions: tt_1v8_25c   Library: tt_1v8_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 928.9260 uW   (95%)
  Net Switching Power  =  52.3733 uW    (5%)
                         ---------
Total Dynamic Power    = 981.2993 uW  (100%)

Cell Leakage Power     =  16.7591 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.8594        9.3101e-03        7.1629e+03            0.8687  (  88.52%)
sequential     2.3976e-02        6.1814e-05        1.7920e+03        2.4040e-02  (   2.45%)
combinational  4.5590e-02        4.3001e-02        7.8042e+03        8.8599e-02  (   9.03%)
--------------------------------------------------------------------------------------------------
Total              0.9289 mW     5.2373e-02 mW     1.6759e+04 pW         0.9813 mW
1
