#ifndef __ICBCFG_HWIO_H__
#define __ICBCFG_HWIO_H__
/*
===========================================================================
*/
/**
  @file icbcfg_hwio.h
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    QM
    APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
    APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
    GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
    GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
    CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
    CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
    PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE
    SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE
    GEM_NOC
    MCCC_MCCC_MSTR
    GCC_CLK_CTL_REG
    DC_NOC_DCH
    CNOC_MAIN_SERVICE_NETWORK
    CNOC_CFG_SERVICE_NETWORK
    LPASS_AG_NOC
    LLCC_BROADCAST_ORLPI_SHARED
    LLCC_BROADCAST_ANDTRP
    LLCC_BROADCAST_ORTRP
    LLCC_BROADCAST_ANDFEAC
    LLCC_BROADCAST_ORFEAC
    LLCC_BROADCAST_ANDLLCC_BEAC0
    LLCC_BROADCAST_ORLLCC_BEAC0

  'Include' filters applied: GLADIATOR0[GEM_NOC] GLADIATOR1[GEM_NOC] DYNATTR[GEM_NOC] PAYLOAD_RED[GEM_NOC] POC_CTL[GEM_NOC] POC_DBG[GEM_NOC] QOSGEN[GEM_NOC] RCG[GEM_NOC] SNOOP[GEM_NOC] SBM[GEM_NOC] OVERRIDE[LLCC_BROADCAST_ANDTRP] CFLUSH[LLCC_BROADCAST_ANDTRP] ALGO[LLCC_BROADCAST_ANDTRP] ATTRIBUTE[LLCC_BROADCAST_ANDTRP] RCG[DC_NOC_DCH] FORCE[DC_NOC_DCH] RCG[CNOC_CFG_SERVICE_NETWORK] PERIOD[MCCC_MCCC_MSTR] OVERRIDE[LLCC_BROADCAST_ORTRP] CFLUSH[LLCC_BROADCAST_ORTRP] ALGO[LLCC_BROADCAST_ORTRP] ATTRIBUTE[LLCC_BROADCAST_ORTRP] GEMNOC_DYNATTR[CNOC_MAIN_SERVICE_NETWORK] RCG[CNOC_MAIN_SERVICE_NETWORK] TCM[LLCC_BROADCAST_ANDFEAC] VICTIM[LLCC_BROADCAST_ANDFEAC] TCM[LLCC_BROADCAST_ORFEAC] VICTIM[LLCC_BROADCAST_ORFEAC] LOCK[LLCC_BROADCAST_ANDLLCC_BEAC0] QM[GCC_CLK_CTL_REG] CBCR[GCC_CLK_CTL_REG] MMNOC_GDSCR[GCC_CLK_CTL_REG] DYN[LPASS_AG_NOC] LOCK[LLCC_BROADCAST_ORLLCC_BEAC0] 

  Generation parameters: 
  { u'filename': u'icbcfg_hwio.h',
    u'header': u'#include "../../../Include/msmhwiobase.h"',
    u'module-filter-exclude': { },
    u'module-filter-include': { u'CNOC_CFG_SERVICE_NETWORK': [u'RCG'],
                                u'CNOC_MAIN_SERVICE_NETWORK': [ u'GEMNOC_DYNATTR',
                                                                u'RCG'],
                                u'DC_NOC_DCH': [u'RCG', u'FORCE'],
                                u'GCC_CLK_CTL_REG': [ u'QM',
                                                      u'CBCR',
                                                      u'MMNOC_GDSCR'],
                                u'GEM_NOC': [ u'GLADIATOR0',
                                              u'GLADIATOR1',
                                              u'DYNATTR',
                                              u'PAYLOAD_RED',
                                              u'POC_CTL',
                                              u'POC_DBG',
                                              u'QOSGEN',
                                              u'RCG',
                                              u'SNOOP',
                                              u'SBM'],
                                u'LLCC_BROADCAST_ANDFEAC': [u'TCM', u'VICTIM'],
                                u'LLCC_BROADCAST_ANDLLCC_BEAC0': [u'LOCK'],
                                u'LLCC_BROADCAST_ANDTRP': [ u'OVERRIDE',
                                                            u'CFLUSH',
                                                            u'ALGO',
                                                            u'ATTRIBUTE'],
                                u'LLCC_BROADCAST_ORFEAC': [u'TCM', u'VICTIM'],
                                u'LLCC_BROADCAST_ORLLCC_BEAC0': [u'LOCK'],
                                u'LLCC_BROADCAST_ORTRP': [ u'OVERRIDE',
                                                           u'CFLUSH',
                                                           u'ALGO',
                                                           u'ATTRIBUTE'],
                                u'LPASS_AG_NOC': [u'DYN'],
                                u'MCCC_MCCC_MSTR': [u'PERIOD']},
    u'modules': [ u'QM',
                  u'APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE',
                  u'APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE',
                  u'GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE',
                  u'GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE',
                  u'CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE',
                  u'CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE',
                  u'PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE',
                  u'SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE',
                  u'GEM_NOC',
                  u'MCCC_MCCC_MSTR',
                  u'GCC_CLK_CTL_REG',
                  u'DC_NOC_DCH',
                  u'CNOC_MAIN_SERVICE_NETWORK',
                  u'CNOC_CFG_SERVICE_NETWORK',
                  u'LPASS_AG_NOC',
                  u'LLCC_BROADCAST_ORLPI_SHARED',
                  u'LLCC_BROADCAST_ANDTRP',
                  u'LLCC_BROADCAST_ORTRP',
                  u'LLCC_BROADCAST_ANDFEAC',
                  u'LLCC_BROADCAST_ORFEAC',
                  u'LLCC_BROADCAST_ANDLLCC_BEAC0',
                  u'LLCC_BROADCAST_ORLLCC_BEAC0']}
*/
/*
  ===========================================================================

  Copyright (c) 2022 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/core.boot/6.1.1/QcomPkg/SocPkg/Kailua/Settings/ICB/loader/icbcfg_hwio.h#1 $
  $DateTime: 2022/08/18 10:15:46 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "../../../Include/msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
 *--------------------------------------------------------------------------*/

#define APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE                                               (DDR_SS_BASE      + 0x000b6000)
#define APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_SIZE                                          0x100
#define APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_USED                                          0x40

#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR                                                            (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_RMSK                                                                0xff01
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                                           0x8000
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                                              0xf
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                                           0x4000
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                                              0xe
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                                           0x2000
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                                              0xd
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                                           0x1000
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                                              0xc
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                                            0x800
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                                              0xb
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                                            0x400
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                                              0xa
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                                            0x200
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                                              0x9
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                                            0x100
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                                              0x8
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_BMSK                                                       0x1
#define HWIO_APP_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_SHFT                                                       0x0

#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR                                                        (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_RMSK                                                               0x1
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                                               0x1
#define HWIO_APP_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                                               0x0

#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR                                                      (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_RMSK                                                             0x1
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_BMSK                                               0x1
#define HWIO_APP_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_SHFT                                               0x0

#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR                                                           (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_RMSK                                                                  0x7
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_CONFIG_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_CONFIG_IN)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                                          0x7
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR                                                     (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK                                                         0x3fff
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_IN)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_BMSK                                            0x3fff
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_SHFT                                               0x0

#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR                                                      (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_RMSK                                                          0xffff
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_IN)
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_BMSK                                              0xffff
#define HWIO_APP_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_SHFT                                                 0x0

#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR                                                     (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_RMSK                                                     0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_IN)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK                                   0xffff0000
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                                         0x10
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                                       0xffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR                                                     (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_RMSK                                                     0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_IN)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK                                   0xffff0000
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                                         0x10
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                                       0xffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR                                                     (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_RMSK                                                     0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_IN)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK                                   0xffff0000
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                                         0x10
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                                       0xffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR                                                     (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_RMSK                                                     0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_IN)
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK                                   0xffff0000
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                                         0x10
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                                       0xffff
#define HWIO_APP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR                                                (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK                                                   0xfffff
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN)
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK                                 0xfffff
#define HWIO_APP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                                     0x0

#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR                                                       (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK                                                            0xf01
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_BMSK                                                  0xf00
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_SHFT                                                    0x8
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_BMSK                                                     0x1
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_SHFT                                                     0x0

#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR                                                   (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK                                                   0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK                                0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                                       0x0

#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR                                               (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000038)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_RMSK                                                     0xff
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_IN)
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_BMSK                0xff
#define HWIO_APP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_SHFT                 0x0

#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR                                                       (APP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_RMSK                                                       0xffffffff
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_IN)
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                      0x80000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                            0x1f
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                      0x40000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                            0x1e
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                      0x20000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                            0x1d
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                      0x10000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                            0x1c
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                       0x8000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                            0x1b
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                       0x4000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                            0x1a
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                       0x2000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                            0x19
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                       0x1000000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                            0x18
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                        0x800000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                            0x17
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                        0x400000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                            0x16
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                        0x200000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                            0x15
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                        0x100000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                            0x14
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                         0x80000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                            0x13
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                         0x40000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                            0x12
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                         0x20000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                            0x11
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                         0x10000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                            0x10
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                          0x8000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                             0xf
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                          0x4000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                             0xe
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                          0x2000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                             0xd
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                          0x1000
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                             0xc
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                           0x800
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                             0xb
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                           0x400
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                             0xa
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                            0x200
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                              0x9
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                            0x100
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                              0x8
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                             0x80
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                              0x7
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                             0x40
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                              0x6
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                             0x20
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                              0x5
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                             0x10
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                              0x4
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                              0x8
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                              0x3
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                              0x4
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                              0x2
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                              0x2
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                              0x1
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                              0x1
#define HWIO_APP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
 *--------------------------------------------------------------------------*/

#define APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE                                               (DDR_SS_BASE      + 0x000b6200)
#define APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE_SIZE                                          0x100
#define APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE_USED                                          0x40

#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR                                                            (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_RMSK                                                                0xff01
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                                           0x8000
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                                              0xf
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                                           0x4000
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                                              0xe
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                                           0x2000
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                                              0xd
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                                           0x1000
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                                              0xc
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                                            0x800
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                                              0xb
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                                            0x400
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                                              0xa
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                                            0x200
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                                              0x9
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                                            0x100
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                                              0x8
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_BMSK                                                       0x1
#define HWIO_APP_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_SHFT                                                       0x0

#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR                                                        (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_RMSK                                                               0x1
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                                               0x1
#define HWIO_APP_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                                               0x0

#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR                                                      (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_RMSK                                                             0x1
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_BMSK                                               0x1
#define HWIO_APP_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_SHFT                                               0x0

#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR                                                           (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_RMSK                                                                  0x7
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_CONFIG_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_CONFIG_IN)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                                          0x7
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR                                                     (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_RMSK                                                         0x3fff
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_IN)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_BMSK                                            0x3fff
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_SHFT                                               0x0

#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR                                                      (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_RMSK                                                          0xffff
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_IN)
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_BMSK                                              0xffff
#define HWIO_APP_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_SHFT                                                 0x0

#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR                                                     (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_RMSK                                                     0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_IN)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK                                   0xffff0000
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                                         0x10
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                                       0xffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR                                                     (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_RMSK                                                     0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_IN)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK                                   0xffff0000
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                                         0x10
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                                       0xffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR                                                     (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_RMSK                                                     0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_IN)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK                                   0xffff0000
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                                         0x10
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                                       0xffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR                                                     (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_RMSK                                                     0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_IN)
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK                                   0xffff0000
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                                         0x10
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                                       0xffff
#define HWIO_APP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                                          0x0

#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR                                                (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_RMSK                                                   0xfffff
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN)
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK                                 0xfffff
#define HWIO_APP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                                     0x0

#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR                                                       (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_RMSK                                                            0xf01
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_BMSK                                                  0xf00
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_SHFT                                                    0x8
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_BMSK                                                     0x1
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_SHFT                                                     0x0

#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR                                                   (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_RMSK                                                   0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK                                0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                                       0x0

#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR                                               (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000038)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_RMSK                                                     0xff
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_IN)
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_BMSK                0xff
#define HWIO_APP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_SHFT                 0x0

#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR                                                       (APP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_RMSK                                                       0xffffffff
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_IN          \
        in_dword(HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR, m)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR,v)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_ADDR,m,v,HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_IN)
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                      0x80000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                            0x1f
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                      0x40000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                            0x1e
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                      0x20000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                            0x1d
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                      0x10000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                            0x1c
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                       0x8000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                            0x1b
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                       0x4000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                            0x1a
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                       0x2000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                            0x19
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                       0x1000000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                            0x18
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                        0x800000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                            0x17
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                        0x400000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                            0x16
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                        0x200000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                            0x15
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                        0x100000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                            0x14
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                         0x80000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                            0x13
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                         0x40000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                            0x12
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                         0x20000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                            0x11
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                         0x10000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                            0x10
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                          0x8000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                             0xf
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                          0x4000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                             0xe
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                          0x2000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                             0xd
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                          0x1000
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                             0xc
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                           0x800
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                             0xb
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                           0x400
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                             0xa
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                            0x200
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                              0x9
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                            0x100
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                              0x8
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                             0x80
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                              0x7
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                             0x40
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                              0x6
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                             0x20
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                              0x5
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                             0x10
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                              0x4
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                              0x8
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                              0x3
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                              0x4
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                              0x2
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                              0x2
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                              0x1
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                              0x1
#define HWIO_APP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
 *--------------------------------------------------------------------------*/

#define GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE                                               (DDR_SS_BASE      + 0x000b7000)
#define GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_SIZE                                          0x100
#define GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_USED                                          0x40

#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR                                                            (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_RMSK                                                                0xff01
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                                           0x8000
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                                              0xf
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                                           0x4000
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                                              0xe
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                                           0x2000
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                                              0xd
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                                           0x1000
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                                              0xc
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                                            0x800
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                                              0xb
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                                            0x400
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                                              0xa
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                                            0x200
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                                              0x9
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                                            0x100
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                                              0x8
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_BMSK                                                       0x1
#define HWIO_GPU_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_SHFT                                                       0x0

#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR                                                        (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_RMSK                                                               0x1
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                                               0x1
#define HWIO_GPU_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                                               0x0

#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR                                                      (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_RMSK                                                             0x1
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_BMSK                                               0x1
#define HWIO_GPU_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_SHFT                                               0x0

#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR                                                           (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_RMSK                                                                  0x7
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_CONFIG_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                                          0x7
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR                                                     (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK                                                         0x3fff
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_BMSK                                            0x3fff
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_SHFT                                               0x0

#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR                                                      (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_RMSK                                                          0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_BMSK                                              0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_SHFT                                                 0x0

#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR                                                     (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_RMSK                                                     0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK                                   0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                                         0x10
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                                       0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR                                                     (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_RMSK                                                     0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK                                   0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                                         0x10
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                                       0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR                                                     (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_RMSK                                                     0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK                                   0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                                         0x10
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                                       0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR                                                     (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_RMSK                                                     0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK                                   0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                                         0x10
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                                       0xffff
#define HWIO_GPU_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR                                                (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK                                                   0xfffff
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK                                 0xfffff
#define HWIO_GPU_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                                     0x0

#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR                                                       (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK                                                            0xf01
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_BMSK                                                  0xf00
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_SHFT                                                    0x8
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_BMSK                                                     0x1
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_SHFT                                                     0x0

#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR                                                   (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK                                                   0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK                                0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                                       0x0

#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR                                               (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000038)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_RMSK                                                     0xff
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_BMSK                0xff
#define HWIO_GPU_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_SHFT                 0x0

#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR                                                       (GPU_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_RMSK                                                       0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_IN)
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                      0x80000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                            0x1f
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                      0x40000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                            0x1e
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                      0x20000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                            0x1d
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                      0x10000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                            0x1c
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                       0x8000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                            0x1b
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                       0x4000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                            0x1a
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                       0x2000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                            0x19
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                       0x1000000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                            0x18
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                        0x800000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                            0x17
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                        0x400000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                            0x16
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                        0x200000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                            0x15
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                        0x100000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                            0x14
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                         0x80000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                            0x13
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                         0x40000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                            0x12
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                         0x20000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                            0x11
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                         0x10000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                            0x10
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                          0x8000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                             0xf
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                          0x4000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                             0xe
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                          0x2000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                             0xd
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                          0x1000
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                             0xc
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                           0x800
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                             0xb
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                           0x400
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                             0xa
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                            0x200
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                              0x9
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                            0x100
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                              0x8
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                             0x80
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                              0x7
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                             0x40
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                              0x6
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                             0x20
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                              0x5
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                             0x10
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                              0x4
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                              0x8
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                              0x3
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                              0x4
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                              0x2
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                              0x2
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                              0x1
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                              0x1
#define HWIO_GPU_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
 *--------------------------------------------------------------------------*/

#define GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE                                               (DDR_SS_BASE      + 0x000b7200)
#define GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE_SIZE                                          0x100
#define GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE_USED                                          0x40

#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR                                                            (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_RMSK                                                                0xff01
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                                           0x8000
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                                              0xf
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                                           0x4000
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                                              0xe
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                                           0x2000
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                                              0xd
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                                           0x1000
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                                              0xc
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                                            0x800
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                                              0xb
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                                            0x400
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                                              0xa
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                                            0x200
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                                              0x9
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                                            0x100
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                                              0x8
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_BMSK                                                       0x1
#define HWIO_GPU_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_SHFT                                                       0x0

#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR                                                        (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_RMSK                                                               0x1
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                                               0x1
#define HWIO_GPU_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                                               0x0

#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR                                                      (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_RMSK                                                             0x1
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_BMSK                                               0x1
#define HWIO_GPU_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_SHFT                                               0x0

#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR                                                           (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_RMSK                                                                  0x7
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_CONFIG_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                                          0x7
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR                                                     (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_RMSK                                                         0x3fff
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_BMSK                                            0x3fff
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_SHFT                                               0x0

#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR                                                      (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_RMSK                                                          0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_BMSK                                              0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_SHFT                                                 0x0

#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR                                                     (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_RMSK                                                     0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK                                   0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                                         0x10
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                                       0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR                                                     (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_RMSK                                                     0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK                                   0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                                         0x10
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                                       0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR                                                     (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_RMSK                                                     0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK                                   0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                                         0x10
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                                       0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR                                                     (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_RMSK                                                     0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK                                   0xffff0000
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                                         0x10
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                                       0xffff
#define HWIO_GPU_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                                          0x0

#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR                                                (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_RMSK                                                   0xfffff
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK                                 0xfffff
#define HWIO_GPU_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                                     0x0

#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR                                                       (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_RMSK                                                            0xf01
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_BMSK                                                  0xf00
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_SHFT                                                    0x8
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_BMSK                                                     0x1
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_SHFT                                                     0x0

#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR                                                   (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_RMSK                                                   0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK                                0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                                       0x0

#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR                                               (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000038)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_RMSK                                                     0xff
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_BMSK                0xff
#define HWIO_GPU_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_SHFT                 0x0

#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR                                                       (GPU_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_RMSK                                                       0xffffffff
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_IN          \
        in_dword(HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR, m)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR,v)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_ADDR,m,v,HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_IN)
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                      0x80000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                            0x1f
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                      0x40000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                            0x1e
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                      0x20000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                            0x1d
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                      0x10000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                            0x1c
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                       0x8000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                            0x1b
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                       0x4000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                            0x1a
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                       0x2000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                            0x19
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                       0x1000000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                            0x18
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                        0x800000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                            0x17
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                        0x400000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                            0x16
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                        0x200000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                            0x15
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                        0x100000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                            0x14
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                         0x80000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                            0x13
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                         0x40000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                            0x12
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                         0x20000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                            0x11
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                         0x10000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                            0x10
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                          0x8000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                             0xf
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                          0x4000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                             0xe
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                          0x2000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                             0xd
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                          0x1000
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                             0xc
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                           0x800
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                             0xb
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                           0x400
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                             0xa
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                            0x200
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                              0x9
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                            0x100
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                              0x8
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                             0x80
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                              0x7
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                             0x40
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                              0x6
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                             0x20
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                              0x5
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                             0x10
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                              0x4
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                              0x8
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                              0x3
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                              0x4
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                              0x2
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                              0x2
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                              0x1
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                              0x1
#define HWIO_GPU_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE
 *--------------------------------------------------------------------------*/

#define CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE                                               (DDR_SS_BASE      + 0x000b8000)
#define CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_SIZE                                          0x100
#define CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_USED                                          0x40

#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR                                                            (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_RMSK                                                                0xff01
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                                           0x8000
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                                              0xf
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                                           0x4000
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                                              0xe
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                                           0x2000
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                                              0xd
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                                           0x1000
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                                              0xc
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                                            0x800
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                                              0xb
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                                            0x400
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                                              0xa
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                                            0x200
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                                              0x9
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                                            0x100
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                                              0x8
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_BMSK                                                       0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_CNTRL_THROTTLE_EN_SHFT                                                       0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR                                                        (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_RMSK                                                               0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                                               0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                                               0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR                                                      (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_RMSK                                                             0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_BMSK                                               0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_SHFT                                               0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR                                                           (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_RMSK                                                                  0x7
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                                          0x7
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR                                                     (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_RMSK                                                         0x3fff
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_BMSK                                            0x3fff
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_SHFT                                               0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR                                                      (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_RMSK                                                          0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_BMSK                                              0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_SHFT                                                 0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR                                                     (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_RMSK                                                     0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK                                   0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                                       0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR                                                     (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_RMSK                                                     0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK                                   0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                                       0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR                                                     (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_RMSK                                                     0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK                                   0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                                       0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR                                                     (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_RMSK                                                     0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK                                   0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                                       0xffff
#define HWIO_CDSP_BWMON_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR                                                (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK                                                   0xfffff
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK                                 0xfffff
#define HWIO_CDSP_BWMON_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                                     0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR                                                       (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_RMSK                                                            0xf01
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_BMSK                                                  0xf00
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_SHFT                                                    0x8
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_BMSK                                                     0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_SHFT                                                     0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR                                                   (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_RMSK                                                   0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK                                0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                                       0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR                                               (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000038)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_RMSK                                                     0xff
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_BMSK                0xff
#define HWIO_CDSP_BWMON_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_SHFT                 0x0

#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR                                                       (CDSP_BWMON_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_RMSK                                                       0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_IN)
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                      0x80000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                            0x1f
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                      0x40000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                            0x1e
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                      0x20000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                            0x1d
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                      0x10000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                            0x1c
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                       0x8000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                            0x1b
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                       0x4000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                            0x1a
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                       0x2000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                            0x19
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                       0x1000000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                            0x18
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                        0x800000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                            0x17
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                        0x400000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                            0x16
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                        0x200000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                            0x15
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                        0x100000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                            0x14
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                         0x80000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                            0x13
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                         0x40000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                            0x12
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                         0x20000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                            0x11
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                         0x10000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                            0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                          0x8000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                             0xf
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                          0x4000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                             0xe
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                          0x2000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                             0xd
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                          0x1000
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                             0xc
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                           0x800
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                             0xb
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                           0x400
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                             0xa
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                            0x200
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                              0x9
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                            0x100
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                              0x8
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                             0x80
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                              0x7
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                             0x40
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                              0x6
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                             0x20
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                              0x5
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                             0x10
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                              0x4
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                              0x8
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                              0x3
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                              0x4
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                              0x2
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                              0x2
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                              0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                              0x1
#define HWIO_CDSP_BWMON_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE
 *--------------------------------------------------------------------------*/

#define CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE                                               (DDR_SS_BASE      + 0x000b8200)
#define CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE_SIZE                                          0x100
#define CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE_USED                                          0x40

#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_ADDR                                                            (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_RMSK                                                                0xff01
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                                           0x8000
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                                              0xf
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                                           0x4000
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                                              0xe
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                                           0x2000
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                                              0xd
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                                           0x1000
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                                              0xc
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                                            0x800
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                                              0xb
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                                            0x400
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                                              0xa
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                                            0x200
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                                              0x9
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                                            0x100
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                                              0x8
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_BMSK                                                       0x1
#define HWIO_CDSP_BWMON_THROTTLE_1_CNTRL_THROTTLE_EN_SHFT                                                       0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR                                                        (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_RMSK                                                               0x1
#define HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                                               0x1
#define HWIO_CDSP_BWMON_THROTTLE_1_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                                               0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR                                                      (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_RMSK                                                             0x1
#define HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_BMSK                                               0x1
#define HWIO_CDSP_BWMON_THROTTLE_1_RESET_CNTRL_CORE_SW_RESET_SHFT                                               0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_ADDR                                                           (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_RMSK                                                                  0x7
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                                          0x7
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR                                                     (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_RMSK                                                         0x3fff
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_BMSK                                            0x3fff
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_PERIOD_GRANT_PERIOD_SHFT                                               0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR                                                      (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_RMSK                                                          0xffff
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_BMSK                                              0xffff
#define HWIO_CDSP_BWMON_THROTTLE_1_GRANT_COUNT_GRANT_COUNT_SHFT                                                 0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR                                                     (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_RMSK                                                     0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK                                   0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                                       0xffff
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR                                                     (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_RMSK                                                     0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK                                   0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                                       0xffff
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR                                                     (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_RMSK                                                     0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK                                   0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                                       0xffff
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR                                                     (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_RMSK                                                     0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK                                   0xffff0000
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                                         0x10
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                                       0xffff
#define HWIO_CDSP_BWMON_THROTTLE_1_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                                          0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR                                                (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_RMSK                                                   0xfffff
#define HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK                                 0xfffff
#define HWIO_CDSP_BWMON_THROTTLE_1_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                                     0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR                                                       (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_RMSK                                                            0xf01
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_BMSK                                                  0xf00
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_SEL_SHFT                                                    0x8
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_BMSK                                                     0x1
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_CNTL_DEBUG_EN_SHFT                                                     0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR                                                   (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_READBACK_RMSK                                                   0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_READBACK_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_READBACK_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK                                0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_1_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                                       0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR                                               (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000038)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_RMSK                                                     0xff
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_BMSK                0xff
#define HWIO_CDSP_BWMON_THROTTLE_1_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_SHFT                 0x0

#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_ADDR                                                       (CDSP_BWMON_THROTTLE_1_THROTTLE_1_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_RMSK                                                       0xffffffff
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_IN          \
        in_dword(HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_ADDR)
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_ADDR, m)
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_ADDR,v)
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_ADDR,m,v,HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_IN)
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                      0x80000000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                            0x1f
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                      0x40000000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                            0x1e
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                      0x20000000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                            0x1d
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                      0x10000000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                            0x1c
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                       0x8000000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                            0x1b
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                       0x4000000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                            0x1a
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                       0x2000000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                            0x19
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                       0x1000000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                            0x18
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                        0x800000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                            0x17
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                        0x400000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                            0x16
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                        0x200000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                            0x15
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                        0x100000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                            0x14
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                         0x80000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                            0x13
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                         0x40000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                            0x12
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                         0x20000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                            0x11
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                         0x10000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                            0x10
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                          0x8000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                             0xf
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                          0x4000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                             0xe
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                          0x2000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                             0xd
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                          0x1000
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                             0xc
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                           0x800
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                             0xb
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                           0x400
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                             0xa
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                            0x200
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                              0x9
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                            0x100
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                              0x8
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                             0x80
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                              0x7
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                             0x40
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                              0x6
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                             0x20
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                              0x5
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                             0x10
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                              0x4
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                              0x8
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                              0x3
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                              0x4
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                              0x2
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                              0x2
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                              0x1
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                              0x1
#define HWIO_CDSP_BWMON_THROTTLE_1_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: MCCC_MCCC_MSTR
 *--------------------------------------------------------------------------*/

#define MCCC_MCCC_MSTR_REG_BASE                                             (DDR_SS_BASE      + 0x000ba000)
#define MCCC_MCCC_MSTR_REG_BASE_SIZE                                        0x800
#define MCCC_MCCC_MSTR_REG_BASE_USED                                        0x2ac

#define HWIO_MCCC_CLK_PERIOD_ADDR                                           (MCCC_MCCC_MSTR_REG_BASE      + 0x00000050)
#define HWIO_MCCC_CLK_PERIOD_RMSK                                              0x1ffff
#define HWIO_MCCC_CLK_PERIOD_IN          \
        in_dword(HWIO_MCCC_CLK_PERIOD_ADDR)
#define HWIO_MCCC_CLK_PERIOD_INM(m)      \
        in_dword_masked(HWIO_MCCC_CLK_PERIOD_ADDR, m)
#define HWIO_MCCC_CLK_PERIOD_OUT(v)      \
        out_dword(HWIO_MCCC_CLK_PERIOD_ADDR,v)
#define HWIO_MCCC_CLK_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MCCC_CLK_PERIOD_ADDR,m,v,HWIO_MCCC_CLK_PERIOD_IN)
#define HWIO_MCCC_CLK_PERIOD_PERIOD_BMSK                                       0x1ffff
#define HWIO_MCCC_CLK_PERIOD_PERIOD_SHFT                                           0x0

/*----------------------------------------------------------------------------
 * MODULE: DC_NOC_DCH
 *--------------------------------------------------------------------------*/

#define DC_NOC_DCH_REG_BASE                                                                                                                                        (DDR_SS_BASE      + 0x000e0000)
#define DC_NOC_DCH_REG_BASE_SIZE                                                                                                                                   0x7200
#define DC_NOC_DCH_REG_BASE_USED                                                                                                                                   0x7028

#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_ADDR                                                                                                 (DC_NOC_DCH_REG_BASE      + 0x00003000)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_RMSK                                                                                                   0xffffff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                                        0xff0000
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                                            0x10
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                                          0xffff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                                             0x0

#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                                (DC_NOC_DCH_REG_BASE      + 0x00003004)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                                0xffffffff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                                         0xffffffff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                                0x0

#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                                              (DC_NOC_DCH_REG_BASE      + 0x00003008)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                                     0x1
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                                              0x1
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                                              0x0

#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                                           (DC_NOC_DCH_REG_BASE      + 0x00003010)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                                 0xff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                                      0xff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                                       0x0

#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                               (DC_NOC_DCH_REG_BASE      + 0x00003018)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                                     0xff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                                              0xff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                               0x0

#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                                           (DC_NOC_DCH_REG_BASE      + 0x00003040)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                                           0xffffffff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                                      0xffff0000
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                                            0x10
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                                        0xffff
#define HWIO_DC_NOC_DCH_DC_NOC_CLK_DCH_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                                           0x0

#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_ADDR                                                                                                      (DC_NOC_DCH_REG_BASE      + 0x00004000)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_RMSK                                                                                                        0xffffff
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_ADDR)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                             0xff0000
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                                 0x10
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                               0xffff
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                                  0x0

#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_HIGH_ADDR                                                                                                     (DC_NOC_DCH_REG_BASE      + 0x00004004)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_HIGH_RMSK                                                                                                     0xffffffff
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_HIGH_ADDR)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_HIGH_ADDR, m)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_HIGH_QNOCID_BMSK                                                                                              0xffffffff
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_SWID_HIGH_QNOCID_SHFT                                                                                                     0x0

#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTCLR0_LOW_ADDR                                                                                               (DC_NOC_DCH_REG_BASE      + 0x00004080)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTCLR0_LOW_RMSK                                                                                                      0x1
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTCLR0_LOW_OUT(v)      \
        out_dword(HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTCLR0_LOW_ADDR,v)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTCLR0_LOW_PORT0_BMSK                                                                                                0x1
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTCLR0_LOW_PORT0_SHFT                                                                                                0x0

#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSET0_LOW_ADDR                                                                                               (DC_NOC_DCH_REG_BASE      + 0x00004088)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSET0_LOW_RMSK                                                                                                      0x1
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSET0_LOW_OUT(v)      \
        out_dword(HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSET0_LOW_ADDR,v)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSET0_LOW_PORT0_BMSK                                                                                                0x1
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSET0_LOW_PORT0_SHFT                                                                                                0x0

#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSTATUS0_LOW_ADDR                                                                                            (DC_NOC_DCH_REG_BASE      + 0x00004090)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSTATUS0_LOW_RMSK                                                                                                   0x1
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSTATUS0_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSTATUS0_LOW_ADDR)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSTATUS0_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSTATUS0_LOW_PORT0_BMSK                                                                                             0x1
#define HWIO_DC_NOC_DCH_SBM_NRCG_CONTROLLER_SBM_FLAGOUTSTATUS0_LOW_PORT0_SHFT                                                                                             0x0

#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_ADDR                                                                                                          (DC_NOC_DCH_REG_BASE      + 0x00005000)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_RMSK                                                                                                            0xffffff
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_ADDR)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_UNITTYPEID_BMSK                                                                                                 0xff0000
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_UNITTYPEID_SHFT                                                                                                     0x10
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_UNITCONFID_BMSK                                                                                                   0xffff
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_LOW_UNITCONFID_SHFT                                                                                                      0x0

#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_ADDR                                                                                                         (DC_NOC_DCH_REG_BASE      + 0x00005004)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_RMSK                                                                                                         0xffffffff
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_IN          \
        in_dword(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_ADDR)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_ADDR, m)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_QNOCID_BMSK                                                                                                  0xffffffff
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_QNOCID_SHFT                                                                                                         0x0

#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_ADDR                                                                                  (DC_NOC_DCH_REG_BASE      + 0x00005008)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_RMSK                                                                                         0x7
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_ADDR)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_ADDR,m,v,HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_IN)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_SRV_SRV_SWITCH_SRVC_DC_NOC_TO_DC_NOC_CLK_DCH_BMSK                                            0x4
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_SRV_SRV_SWITCH_SRVC_DC_NOC_TO_DC_NOC_CLK_DCH_SHFT                                            0x2
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_DTP_DTP_SWITCH_REQ_QSM_CNOC_I1_TO_DTP_DTP_SWITCH_REQ_QSS_LLC_LPI_NOC_T_BMSK                  0x2
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_DTP_DTP_SWITCH_REQ_QSM_CNOC_I1_TO_DTP_DTP_SWITCH_REQ_QSS_LLC_LPI_NOC_T_SHFT                  0x1
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_DTP_DTP_SWITCH_REQ_QHM_SHRM_I4_TO_DTP_DTP_SWITCH_REQ_QSS_LLC_LPI_NOC_T1_BMSK                 0x1
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_ACTIVEDIS_LOW_DTP_DTP_SWITCH_REQ_QHM_SHRM_I4_TO_DTP_DTP_SWITCH_REQ_QSS_LLC_LPI_NOC_T1_SHFT                 0x0

#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_ADDR                                                                                 (DC_NOC_DCH_REG_BASE      + 0x00005010)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_RMSK                                                                                        0x1
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_ADDR)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_ADDR,v)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_ADDR,m,v,HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_IN)
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_FORCECLKON_BMSK                                                                             0x1
#define HWIO_DC_NOC_DCH_CSRUNIT_RCG_CSRUNIT_RCG_DC_NOC_CLK_DCH_FORCECLKON_LOW_FORCECLKON_SHFT                                                                             0x0

#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_ADDR                                                                                                       (DC_NOC_DCH_REG_BASE      + 0x00006000)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_RMSK                                                                                                         0xffffff
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_ADDR)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_UNITTYPEID_BMSK                                                                                              0xff0000
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_UNITTYPEID_SHFT                                                                                                  0x10
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_UNITCONFID_BMSK                                                                                                0xffff
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_LOW_UNITCONFID_SHFT                                                                                                   0x0

#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_HIGH_ADDR                                                                                                      (DC_NOC_DCH_REG_BASE      + 0x00006004)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_HIGH_RMSK                                                                                                      0xffffffff
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_HIGH_IN          \
        in_dword(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_HIGH_ADDR)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_HIGH_ADDR, m)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_HIGH_QNOCID_BMSK                                                                                               0xffffffff
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SWID_HIGH_QNOCID_SHFT                                                                                                      0x0

#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_ADDR                                                                                          (DC_NOC_DCH_REG_BASE      + 0x00006008)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_RMSK                                                                                                 0xd
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_ADDR)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_OUT(v)      \
        out_dword(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_ADDR,v)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_ADDR,m,v,HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_IN)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_SCALE_BMSK                                                                                           0xc
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_SCALE_SHFT                                                                                           0x2
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_ENABLE_BMSK                                                                                          0x1
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QHS_DPM_LOW_ENABLE_SHFT                                                                                          0x0

#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ADDR                                                                                         (DC_NOC_DCH_REG_BASE      + 0x00006010)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_RMSK                                                                                             0xff0f
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_IN          \
        in_dword(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ADDR)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_INM(m)      \
        in_dword_masked(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ADDR, m)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_OUT(v)      \
        out_dword(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ADDR,v)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ADDR,m,v,HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_IN)
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_SCALE_QSS_SNOOP_BWMON_BMSK                                                                       0xc000
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_SCALE_QSS_SNOOP_BWMON_SHFT                                                                          0xe
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_SCALE_QSS_QMIP2_BMSK                                                                             0x3000
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_SCALE_QSS_QMIP2_SHFT                                                                                0xc
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_SCALE_QSS_QMIP1_BMSK                                                                              0xc00
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_SCALE_QSS_QMIP1_SHFT                                                                                0xa
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_SCALE_QSS_QMIP0_BMSK                                                                              0x300
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_SCALE_QSS_QMIP0_SHFT                                                                                0x8
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ENABLE_QSS_SNOOP_BWMON_BMSK                                                                         0x8
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ENABLE_QSS_SNOOP_BWMON_SHFT                                                                         0x3
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ENABLE_QSS_QMIP2_BMSK                                                                               0x4
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ENABLE_QSS_QMIP2_SHFT                                                                               0x2
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ENABLE_QSS_QMIP1_BMSK                                                                               0x2
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ENABLE_QSS_QMIP1_SHFT                                                                               0x1
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ENABLE_QSS_QMIP0_BMSK                                                                               0x1
#define HWIO_DC_NOC_DCH_CSRUNIT_SLVRCG_CSRUNIT_SLAVE_RCG_QSS_QMIP_LOW_ENABLE_QSS_QMIP0_SHFT                                                                               0x0

/*----------------------------------------------------------------------------
 * MODULE: GEM_NOC
 *--------------------------------------------------------------------------*/

#define GEM_NOC_REG_BASE                                                                                                                     (DDR_SS_BASE      + 0x00100000)
#define GEM_NOC_REG_BASE_SIZE                                                                                                                0xbb080
#define GEM_NOC_REG_BASE_USED                                                                                                                0xbb048

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00000000)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_HIGH_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00000004)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_HIGH_RMSK                                                              0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_HIGH_QNOCID_BMSK                                                       0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00000008)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_RMSK                                                               0x7f1f03
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_DISABLENWORDS_BMSK                                                 0x7f0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_DISABLENWORDS_SHFT                                                     0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_DISABLENWAYS_BMSK                                                    0x1f00
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_DISABLENWAYS_SHFT                                                       0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_DISABLEDIRECTORY_BMSK                                                   0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_DISABLEDIRECTORY_SHFT                                                   0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_DISABLEFILTER_BMSK                                                      0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DBGCTL_LOW_DISABLEFILTER_SHFT                                                      0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00000010)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_RMSK                                                                0x3ff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_DVMPNDIDLE_BMSK                                                     0x200
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_DVMPNDIDLE_SHFT                                                       0x9
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPPNDIDLE_BMSK                                                     0x100
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPPNDIDLE_SHFT                                                       0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SRSPFULL_BMSK                                                        0x80
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SRSPFULL_SHFT                                                         0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SRSPIDLE_BMSK                                                        0x40
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SRSPIDLE_SHFT                                                         0x6
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_LOOPBACKFULL_BMSK                                                    0x20
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_LOOPBACKFULL_SHFT                                                     0x5
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_LOOPBACKIDLE_BMSK                                                    0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_LOOPBACKIDLE_SHFT                                                     0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPBEFULL_BMSK                                                        0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPBEFULL_SHFT                                                        0x3
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPBEIDLE_BMSK                                                        0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPBEIDLE_SHFT                                                        0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPFEFULL_BMSK                                                        0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPFEFULL_SHFT                                                        0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPFEIDLE_BMSK                                                        0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPINFO_LOW_SNPFEIDLE_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAY_LOW_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00000018)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAY_LOW_RMSK                                                                 0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAY_LOW_RAZ_BMSK                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAY_LOW_RAZ_SHFT                                                             0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00000020)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_RMSK                                                           0xff3fffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_ADDR_LSB_BMSK                                                  0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_ADDR_LSB_SHFT                                                        0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_SRCID_BMSK                                                       0x3e0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_SRCID_SHFT                                                           0x11
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_NONSECURE_BMSK                                                    0x10000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_NONSECURE_SHFT                                                       0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_LINEVLD_BMSK                                                       0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_LOW_LINEVLD_SHFT                                                          0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_HIGH_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00000024)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_HIGH_RMSK                                                          0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_HIGH_ADDR_MSB_BMSK                                                 0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPSRAM_HIGH_ADDR_MSB_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_ADDR                                                         (GEM_NOC_REG_BASE      + 0x00000028)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_RMSK                                                         0xff3fffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_ADDR_LSB_BMSK                                                0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_ADDR_LSB_SHFT                                                      0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_SRCID_BMSK                                                     0x3e0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_SRCID_SHFT                                                         0x11
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_NONSECURE_BMSK                                                  0x10000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_NONSECURE_SHFT                                                     0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_LINEVLD_BMSK                                                     0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_LOW_LINEVLD_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_HIGH_ADDR                                                        (GEM_NOC_REG_BASE      + 0x0000002c)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_HIGH_RMSK                                                        0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_HIGH_ADDR_MSB_BMSK                                               0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPBACKUP_HIGH_ADDR_MSB_SHFT                                                      0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_ADDR                                                    (GEM_NOC_REG_BASE      + 0x00000030)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_RMSK                                                    0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_NWORD_BMSK                                              0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_NWORD_SHFT                                                    0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_NWAY_BMSK                                                 0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_NWAY_SHFT                                                     0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_NSET_BMSK                                                   0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_LOW_NSET_SHFT                                                      0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_HIGH_ADDR                                                   (GEM_NOC_REG_BASE      + 0x00000034)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_HIGH_RMSK                                                          0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_HIGH_EXPAND_BMSK                                                   0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_DBG_DUMPARRAYPARAMS_HIGH_EXPAND_SHFT                                                   0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00000400)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_HIGH_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00000404)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_HIGH_RMSK                                                              0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_HIGH_QNOCID_BMSK                                                       0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00000408)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_RMSK                                                               0x7f1f03
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_DISABLENWORDS_BMSK                                                 0x7f0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_DISABLENWORDS_SHFT                                                     0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_DISABLENWAYS_BMSK                                                    0x1f00
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_DISABLENWAYS_SHFT                                                       0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_DISABLEDIRECTORY_BMSK                                                   0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_DISABLEDIRECTORY_SHFT                                                   0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_DISABLEFILTER_BMSK                                                      0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DBGCTL_LOW_DISABLEFILTER_SHFT                                                      0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00000410)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_RMSK                                                                0x3ff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_DVMPNDIDLE_BMSK                                                     0x200
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_DVMPNDIDLE_SHFT                                                       0x9
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPPNDIDLE_BMSK                                                     0x100
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPPNDIDLE_SHFT                                                       0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SRSPFULL_BMSK                                                        0x80
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SRSPFULL_SHFT                                                         0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SRSPIDLE_BMSK                                                        0x40
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SRSPIDLE_SHFT                                                         0x6
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_LOOPBACKFULL_BMSK                                                    0x20
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_LOOPBACKFULL_SHFT                                                     0x5
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_LOOPBACKIDLE_BMSK                                                    0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_LOOPBACKIDLE_SHFT                                                     0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPBEFULL_BMSK                                                        0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPBEFULL_SHFT                                                        0x3
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPBEIDLE_BMSK                                                        0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPBEIDLE_SHFT                                                        0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPFEFULL_BMSK                                                        0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPFEFULL_SHFT                                                        0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPFEIDLE_BMSK                                                        0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPINFO_LOW_SNPFEIDLE_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAY_LOW_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00000418)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAY_LOW_RMSK                                                                 0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAY_LOW_RAZ_BMSK                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAY_LOW_RAZ_SHFT                                                             0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00000420)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_RMSK                                                           0xff3fffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_ADDR_LSB_BMSK                                                  0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_ADDR_LSB_SHFT                                                        0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_SRCID_BMSK                                                       0x3e0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_SRCID_SHFT                                                           0x11
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_NONSECURE_BMSK                                                    0x10000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_NONSECURE_SHFT                                                       0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_LINEVLD_BMSK                                                       0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_LOW_LINEVLD_SHFT                                                          0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_HIGH_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00000424)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_HIGH_RMSK                                                          0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_HIGH_ADDR_MSB_BMSK                                                 0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPSRAM_HIGH_ADDR_MSB_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_ADDR                                                         (GEM_NOC_REG_BASE      + 0x00000428)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_RMSK                                                         0xff3fffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_ADDR_LSB_BMSK                                                0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_ADDR_LSB_SHFT                                                      0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_SRCID_BMSK                                                     0x3e0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_SRCID_SHFT                                                         0x11
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_NONSECURE_BMSK                                                  0x10000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_NONSECURE_SHFT                                                     0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_LINEVLD_BMSK                                                     0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_LOW_LINEVLD_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_HIGH_ADDR                                                        (GEM_NOC_REG_BASE      + 0x0000042c)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_HIGH_RMSK                                                        0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_HIGH_ADDR_MSB_BMSK                                               0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPBACKUP_HIGH_ADDR_MSB_SHFT                                                      0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_ADDR                                                    (GEM_NOC_REG_BASE      + 0x00000430)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_RMSK                                                    0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_NWORD_BMSK                                              0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_NWORD_SHFT                                                    0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_NWAY_BMSK                                                 0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_NWAY_SHFT                                                     0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_NSET_BMSK                                                   0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_LOW_NSET_SHFT                                                      0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_HIGH_ADDR                                                   (GEM_NOC_REG_BASE      + 0x00000434)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_HIGH_RMSK                                                          0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_HIGH_EXPAND_BMSK                                                   0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_DBG_DUMPARRAYPARAMS_HIGH_EXPAND_SHFT                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00000800)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00000804)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00000808)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_RMSK                                                                                             0x73fff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DROPHINT_BMSK                                                                                    0x40000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DROPHINT_SHFT                                                                                       0x12
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_BMSK                                                                        0x20000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_SHFT                                                                           0x11
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DROPCMO_BMSK                                                                                     0x10000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DROPCMO_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DISABLENDATABUF_BMSK                                                                              0x3f00
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DISABLENDATABUF_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DISABLENCXT_BMSK                                                                                    0xff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_LOW_DISABLENCXT_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x0000080c)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_RMSK                                                                                                0xf
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_CBUSYVAL_BMSK                                                                                       0xe
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_CBUSYVAL_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_CBUSYSW_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_CFG_HIGH_CBUSYSW_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00000810)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_RMSK                                                                                     0x3ff003f
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_PNDDONE_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_PNDDONE_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_BMSK                                                                               0x20
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_SHFT                                                                                0x5
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_BMSK                                                                            0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_SHFT                                                                             0x4
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_BMSK                                                                              0x4
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_SHFT                                                                              0x2
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_BMSK                                                                                 0x2
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_SHFT                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXT_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00000818)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXT_LOW_RMSK                                                                                             0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXT_LOW_RAZ_BMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXT_LOW_RAZ_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00000820)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_LOW_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00000824)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_HIGH_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_TMO_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00000828)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_TMO_LOW_RMSK                                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_TMO_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_TMO_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_TMO_LOW_CLR_BMSK                                                                                             0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_TMO_LOW_CLR_SHFT                                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00000830)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_LOW_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00000834)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_HIGH_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00000838)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTATUS_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00000840)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_RMSK                                                                                       0xffff3fff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_CXTWIDTH_BMSK                                                                              0xffff0000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_CXTWIDTH_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_NDATABUF_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_NDATABUF_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_NCXT_BMSK                                                                                        0xff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_LOW_NCXT_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00000844)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_RMSK                                                                                         0xfffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_NDUMPTMO_BMSK                                                                                0xf0000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_NDUMPTMO_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_NDUMPCXT_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_PARAMS_HIGH_NDUMPCXT_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_EXCLMONITORS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00000848)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_EXCLMONITORS_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_EXCLMONITORS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_EXCLMONITORS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_EXCLMONITORS_LOW_CLR_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_DBG_EXCLMONITORS_LOW_CLR_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00000c00)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00000c04)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00000c08)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_RMSK                                                                                             0x73fff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DROPHINT_BMSK                                                                                    0x40000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DROPHINT_SHFT                                                                                       0x12
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_BMSK                                                                        0x20000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_SHFT                                                                           0x11
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DROPCMO_BMSK                                                                                     0x10000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DROPCMO_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DISABLENDATABUF_BMSK                                                                              0x3f00
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DISABLENDATABUF_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DISABLENCXT_BMSK                                                                                    0xff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_LOW_DISABLENCXT_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00000c0c)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_RMSK                                                                                                0xf
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_CBUSYVAL_BMSK                                                                                       0xe
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_CBUSYVAL_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_CBUSYSW_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_CFG_HIGH_CBUSYSW_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00000c10)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_RMSK                                                                                     0x3ff003f
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_PNDDONE_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_PNDDONE_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_BMSK                                                                               0x20
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_SHFT                                                                                0x5
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_BMSK                                                                            0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_SHFT                                                                             0x4
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_BMSK                                                                              0x4
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_SHFT                                                                              0x2
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_BMSK                                                                                 0x2
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_SHFT                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXT_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00000c18)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXT_LOW_RMSK                                                                                             0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXT_LOW_RAZ_BMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXT_LOW_RAZ_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00000c20)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_LOW_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00000c24)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_HIGH_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_TMO_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00000c28)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_TMO_LOW_RMSK                                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_TMO_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_TMO_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_TMO_LOW_CLR_BMSK                                                                                             0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_TMO_LOW_CLR_SHFT                                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00000c30)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_LOW_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00000c34)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_HIGH_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00000c38)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTATUS_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00000c40)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_RMSK                                                                                       0xffff3fff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_CXTWIDTH_BMSK                                                                              0xffff0000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_CXTWIDTH_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_NDATABUF_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_NDATABUF_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_NCXT_BMSK                                                                                        0xff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_LOW_NCXT_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00000c44)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_RMSK                                                                                         0xfffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_NDUMPTMO_BMSK                                                                                0xf0000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_NDUMPTMO_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_NDUMPCXT_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_PARAMS_HIGH_NDUMPCXT_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_EXCLMONITORS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00000c48)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_EXCLMONITORS_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_EXCLMONITORS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_EXCLMONITORS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_EXCLMONITORS_LOW_CLR_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_DBG_EXCLMONITORS_LOW_CLR_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00002800)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_HIGH_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00002804)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_HIGH_RMSK                                                              0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_HIGH_QNOCID_BMSK                                                       0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00002808)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_RMSK                                                                    0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_FLTONSYSERR_BMSK                                                        0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_FLTONSYSERR_SHFT                                                        0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_FLTONPARERR2_BMSK                                                       0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_FLTONPARERR2_SHFT                                                       0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_FLTONPARERR1_BMSK                                                       0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSET_LOW_FLTONPARERR1_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00002810)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_RMSK                                                                    0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_SYSERR_BMSK                                                             0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_SYSERR_SHFT                                                             0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_PARERR2_BMSK                                                            0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_PARERR2_SHFT                                                            0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_PARERR1_BMSK                                                            0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRSTS_LOW_PARERR1_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00002818)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_RMSK                                                                    0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_SYSERR_BMSK                                                             0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_SYSERR_SHFT                                                             0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_PARERR2_BMSK                                                            0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_PARERR2_SHFT                                                            0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_PARERR1_BMSK                                                            0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRCLR_LOW_PARERR1_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGPAR_LOW_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00002820)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGPAR_LOW_RMSK                                                              0x1fff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGPAR_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGPAR_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGPAR_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGPAR_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGPAR_LOW_INDEX_BMSK                                                        0x1fff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGPAR_LOW_INDEX_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00002828)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_RMSK                                                          0xffff1f3f
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_ADDR_LSB_BMSK                                                 0xffff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_ADDR_LSB_SHFT                                                       0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_OPC_BMSK                                                          0x1f00
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_OPC_SHFT                                                             0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_NONSECURE_BMSK                                                      0x20
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_NONSECURE_SHFT                                                       0x5
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_SRCID_BMSK                                                          0x1f
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_LOW_SRCID_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_HIGH_ADDR                                                         (GEM_NOC_REG_BASE      + 0x0000282c)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_HIGH_RMSK                                                         0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_HIGH_ADDR_MSB_BMSK                                                0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_ERR_ERRLOGSYS_HIGH_ADDR_MSB_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00002c00)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_HIGH_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00002c04)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_HIGH_RMSK                                                              0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_HIGH_QNOCID_BMSK                                                       0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00002c08)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_RMSK                                                                    0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_FLTONSYSERR_BMSK                                                        0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_FLTONSYSERR_SHFT                                                        0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_FLTONPARERR2_BMSK                                                       0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_FLTONPARERR2_SHFT                                                       0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_FLTONPARERR1_BMSK                                                       0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSET_LOW_FLTONPARERR1_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00002c10)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_RMSK                                                                    0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_SYSERR_BMSK                                                             0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_SYSERR_SHFT                                                             0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_PARERR2_BMSK                                                            0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_PARERR2_SHFT                                                            0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_PARERR1_BMSK                                                            0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRSTS_LOW_PARERR1_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00002c18)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_RMSK                                                                    0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_SYSERR_BMSK                                                             0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_SYSERR_SHFT                                                             0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_PARERR2_BMSK                                                            0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_PARERR2_SHFT                                                            0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_PARERR1_BMSK                                                            0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRCLR_LOW_PARERR1_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGPAR_LOW_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00002c20)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGPAR_LOW_RMSK                                                              0x1fff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGPAR_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGPAR_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGPAR_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGPAR_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGPAR_LOW_INDEX_BMSK                                                        0x1fff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGPAR_LOW_INDEX_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00002c28)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_RMSK                                                          0xffff1f3f
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_ADDR_LSB_BMSK                                                 0xffff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_ADDR_LSB_SHFT                                                       0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_OPC_BMSK                                                          0x1f00
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_OPC_SHFT                                                             0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_NONSECURE_BMSK                                                      0x20
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_NONSECURE_SHFT                                                       0x5
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_SRCID_BMSK                                                          0x1f
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_LOW_SRCID_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_HIGH_ADDR                                                         (GEM_NOC_REG_BASE      + 0x00002c2c)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_HIGH_RMSK                                                         0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_HIGH_ADDR_MSB_BMSK                                                0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_ERR_ERRLOGSYS_HIGH_ADDR_MSB_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00004000)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_HIGH_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00004004)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_HIGH_RMSK                                                              0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_HIGH_QNOCID_BMSK                                                       0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00004008)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_RMSK                                                                 0x13f
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_EXPLICITINVALIDPOLICY_BMSK                                           0x100
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_EXPLICITINVALIDPOLICY_SHFT                                             0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_EVICTTHRESHOLD_BMSK                                                   0x3f
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINCTL_LOW_EVICTTHRESHOLD_SHFT                                                    0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00004010)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_RMSK                                                                   0xf
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_DIRSTATE_BMSK                                                          0xc
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_DIRSTATE_SHFT                                                          0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_SYSSTATE_BMSK                                                          0x3
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC0_CTL_MAINSTS_LOW_SYSSTATE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00004400)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_HIGH_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00004404)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_HIGH_RMSK                                                              0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_HIGH_QNOCID_BMSK                                                       0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00004408)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_RMSK                                                                 0x13f
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_EXPLICITINVALIDPOLICY_BMSK                                           0x100
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_EXPLICITINVALIDPOLICY_SHFT                                             0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_EVICTTHRESHOLD_BMSK                                                   0x3f
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINCTL_LOW_EVICTTHRESHOLD_SHFT                                                    0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00004410)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_RMSK                                                                   0xf
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_DIRSTATE_BMSK                                                          0xc
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_DIRSTATE_SHFT                                                          0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_SYSSTATE_BMSK                                                          0x3
#define HWIO_GEM_NOC_QCIDIRECTORY_EVEN_SNOOPFILTER_QNS_LLCC2_CTL_MAINSTS_LOW_SYSSTATE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00007000)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00007004)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00007008)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_RMSK                                                                                            0x7011f
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_BMSK                                                                              0x40000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_SHFT                                                                                 0x12
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_DISABLEMTE_BMSK                                                                                 0x20000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_DISABLEMTE_SHFT                                                                                    0x11
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_IOCMONOSNOOP_BMSK                                                                               0x10000
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_IOCMONOSNOOP_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_FORCEFAILEN_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_FORCEFAILEN_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00007010)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RMSK                                                                                           0x31f
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNWRCMFP_BMSK                                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNWRCMFP_SHFT                                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNRDCMFP_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNRDCMFP_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_BMSK                                                                          0x10
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_SHFT                                                                           0x4
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_BMSK                                                                            0x8
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_SHFT                                                                            0x3
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNWRITEHINT_BMSK                                                                                 0x4
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNWRITEHINT_SHFT                                                                                 0x2
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNREADHINT_BMSK                                                                                  0x3
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINLLC_LOW_RNREADHINT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00007018)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_BMSK                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERREQ_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00007020)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERREQ_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERREQ_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERREQ_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERREQ_LOW_WRSYNC_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERREQ_LOW_WRSYNC_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERACK_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00007028)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERACK_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERACK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERACK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERACK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERACK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERACK_LOW_WRSYNC_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_BARRIERACK_LOW_WRSYNC_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00007030)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_LUT_LSB_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_LOW_LUT_LSB_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00007034)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_LUT_MSB_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_POC_CTL_CBUSY_HIGH_LUT_MSB_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00009000)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00009004)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00009008)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_RMSK                                                                                            0x7011f
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_BMSK                                                                              0x40000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_SHFT                                                                                 0x12
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_DISABLEMTE_BMSK                                                                                 0x20000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_DISABLEMTE_SHFT                                                                                    0x11
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_IOCMONOSNOOP_BMSK                                                                               0x10000
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_IOCMONOSNOOP_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_FORCEFAILEN_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_FORCEFAILEN_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00009010)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RMSK                                                                                           0x31f
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNWRCMFP_BMSK                                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNWRCMFP_SHFT                                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNRDCMFP_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNRDCMFP_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_BMSK                                                                          0x10
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_SHFT                                                                           0x4
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_BMSK                                                                            0x8
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_SHFT                                                                            0x3
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNWRITEHINT_BMSK                                                                                 0x4
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNWRITEHINT_SHFT                                                                                 0x2
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNREADHINT_BMSK                                                                                  0x3
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINLLC_LOW_RNREADHINT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00009018)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_BMSK                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERREQ_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00009020)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERREQ_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERREQ_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERREQ_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERREQ_LOW_WRSYNC_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERREQ_LOW_WRSYNC_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERACK_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00009028)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERACK_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERACK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERACK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERACK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERACK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERACK_LOW_WRSYNC_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_BARRIERACK_LOW_WRSYNC_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00009030)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_LUT_LSB_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_LOW_LUT_LSB_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00009034)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_LUT_MSB_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_POC_CTL_CBUSY_HIGH_LUT_MSB_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00017000)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00017004)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00017008)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                           0x2f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                          0x20
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                           0x5
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                                 0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                                 0x3
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00017010)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                    0x8000000f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                    0xf
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00017018)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                                0x8000000f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                            0x80000000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                                  0x1f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                                0xf
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                                0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00017020)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                   0x8000000f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                   0xf
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00017028)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_RMSK                                                                                      0x8000000f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                                  0x80000000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                        0x1f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017100)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017108)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017110)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017118)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017120)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017124)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017128)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001712c)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00017130)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00017138)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017200)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017208)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017210)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017218)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017220)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017224)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017228)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001722c)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00017230)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00017238)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017300)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017308)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017310)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017318)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017320)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017324)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017328)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001732c)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00017330)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00017338)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017400)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017408)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017410)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017418)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017420)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017424)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017428)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001742c)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00017430)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00017438)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_CHM_APPS0_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00017800)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00017804)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00017808)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                           0x2f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                          0x20
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                           0x5
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                                 0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                                 0x3
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00017810)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                    0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                    0xf
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00017818)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                                0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                            0x80000000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                                  0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                                0xf
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00017820)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                   0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                   0xf
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00017828)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_RMSK                                                                                      0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                                  0x80000000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                        0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017900)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017908)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017910)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017918)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017920)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017924)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017928)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001792c)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00017930)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00017938)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017a00)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017a08)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017a10)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017a18)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017a20)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017a24)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017a28)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017a2c)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00017a30)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00017a38)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017b00)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017b08)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017b10)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017b18)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017b20)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017b24)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017b28)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017b2c)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00017b30)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00017b38)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017c00)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017c08)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017c10)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00017c18)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017c20)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017c24)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00017c28)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00017c2c)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00017c30)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00017c38)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC0_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00018000)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00018004)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00018008)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                           0x2f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                          0x20
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                           0x5
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                                 0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                                 0x3
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00018010)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                    0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                    0xf
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00018018)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                                0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                            0x80000000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                                  0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                                0xf
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00018020)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                   0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                   0xf
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00018028)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_RMSK                                                                                      0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                                  0x80000000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                        0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018100)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018108)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018110)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018118)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00018120)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00018124)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00018128)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001812c)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00018130)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00018138)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018200)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018208)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018210)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018218)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00018220)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00018224)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00018228)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001822c)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00018230)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00018238)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018300)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018308)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018310)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018318)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00018320)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00018324)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00018328)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001832c)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00018330)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00018338)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018400)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018408)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018410)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00018418)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00018420)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00018424)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00018428)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0001842c)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00018430)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00018438)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC2_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00020000)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00020004)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00020008)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_RMSK                                                                                         0x17f113
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                            0x100000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                                0x14
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                               0x40000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                  0x12
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                                0x20000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                   0x11
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                                0x10000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                 0x8000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                    0xf
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                  0x4000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                     0xe
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                 0x2000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                    0xd
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                  0x1000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                     0xc
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                  0x10
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                   0x4
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                         0x3
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00020010)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                           0x3
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                                0x2
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                                0x1
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00020018)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_RMSK                                                                                           0xff
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                 0xff
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00020020)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                          0xff
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                               0xff
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00020028)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                           0x1f
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                 0x1f
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00020030)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                          0x1f
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                               0x1f
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00020038)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                        0x77777
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                              0x70000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                               0x7000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                                0x700
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                   0x70
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                    0x4
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                   0x7
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00020048)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_RMSK                                                                                            0xf0f0f
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                     0xf0000
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                        0xf00
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                          0xf
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00020050)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                         0x1f
#define HWIO_GEM_NOC_QNM_GPU0_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                          0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00021000)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_RMSK                                                                                        0xffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                             0xff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                               0xffff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_HIGH_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00021004)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                              0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00021008)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_RMSK                                                                                     0x17f113
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                        0x100000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                            0x14
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                           0x40000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                              0x12
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                            0x20000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                               0x11
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                            0x10000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                             0x8000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                0xf
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                              0x4000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                 0xe
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                             0x2000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                0xd
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                              0x1000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                 0xc
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                               0x100
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x4
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                     0x3
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00021010)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                       0x3
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                            0x2
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                            0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                             0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00021018)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                              0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00021020)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                            0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00021028)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                             0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00021030)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00021038)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                    0x77777
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                          0x70000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                             0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                           0x7000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                              0xc
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                            0x700
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                              0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                               0x70
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                               0x7
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00021048)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_RMSK                                                                                        0xf0f0f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                 0xf0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                    0xf00
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00021050)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                   0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                     0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00022000)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_RMSK                                                                                        0xffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                             0xff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                               0xffff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_HIGH_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00022004)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                              0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00022008)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_RMSK                                                                                     0x17f113
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                        0x100000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                            0x14
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                           0x40000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                              0x12
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                            0x20000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                               0x11
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                            0x10000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                             0x8000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                0xf
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                              0x4000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                 0xe
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                             0x2000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                0xd
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                              0x1000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                 0xc
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                               0x100
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x4
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                     0x3
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00022010)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                       0x3
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                            0x2
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                            0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                             0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00022018)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                              0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00022020)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                            0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00022028)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                             0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00022030)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00022038)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                    0x77777
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                          0x70000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                             0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                           0x7000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                              0xc
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                            0x700
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                              0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                               0x70
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                               0x7
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00022048)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_RMSK                                                                                        0xf0f0f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                 0xf0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                    0xf00
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00022050)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                   0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                     0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00023000)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_RMSK                                                                                        0xffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                             0xff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                               0xffff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_HIGH_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00023004)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                              0xffffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00023008)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_RMSK                                                                                     0x17f113
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                        0x100000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                            0x14
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                           0x40000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                              0x12
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                            0x20000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                               0x11
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                            0x10000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                             0x8000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                0xf
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                              0x4000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                 0xe
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                             0x2000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                0xd
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                              0x1000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                 0xc
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                               0x100
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x4
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                     0x3
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00023010)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                       0x3
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                            0x2
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                            0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                             0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00023018)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                              0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00023020)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                            0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00023028)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                             0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00023030)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00023038)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                    0x77777
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                          0x70000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                             0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                           0x7000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                              0xc
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                            0x700
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                              0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                               0x70
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                               0x7
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00023048)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_RMSK                                                                                        0xf0f0f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                 0xf0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                    0xf00
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00023050)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                   0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                     0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x00031000)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_RMSK                                                                                             0xffffff
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                                  0xff0000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                    0xffff
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_HIGH_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00031004)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_HIGH_RMSK                                                                                          0xffffffff
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                   0xffffffff
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00031008)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_RMSK                                                                                         0x17f3f7f
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x1000000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                   0x18
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                              0x7f0000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                                 0x70
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                                  0x4
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                                   0x8
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                                   0x3
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                          0x4
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                          0x2
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                      0x2
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                      0x1
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00031010)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                      0xfff007f
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                          0xfff0000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                   0x7f
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00031018)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_RMSK                                                                                         0x3ff1fff
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                              0x3ff0000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                  0x1fff
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00031020)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_RMSK                                                                                        0x7f7f7f7f
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                   0x7f000000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                         0x18
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                     0x7f0000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                         0x10
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                       0x7f00
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                         0x7f
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00031024)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_RMSK                                                                                       0x7f7f7f7f
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                                  0x7f000000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                        0x18
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                    0x7f0000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                      0x7f00
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                         0x8
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                        0x7f
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00031040)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                          0x7703
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                             0x7000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                                0xc
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                        0x2
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00031048)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_RMSK                                                                                        0x3ff1fff
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                                 0x1fff
#define HWIO_GEM_NOC_QNM_GPU0_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00033000)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00033004)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00033008)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_RMSK                                                                                     0x13f3f7f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                          0x1000000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x18
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                          0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                               0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                             0x70
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                              0x4
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                      0x4
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                      0x2
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00033010)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                  0xfff007f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                      0xfff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                           0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                               0x7f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00033018)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_RMSK                                                                                     0x3ff1fff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                              0x1fff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00033020)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_RMSK                                                                                    0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                               0x3f000000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                 0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                     0x3f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00033024)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_RMSK                                                                                   0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                              0x3f000000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                    0x18
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                    0x3f
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00033040)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                      0x7703
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                         0x7000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                            0xc
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                           0x700
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                             0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00033048)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_RMSK                                                                                    0x3ff1fff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                         0x3ff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                             0x1fff
#define HWIO_GEM_NOC_QNM_MNOC_HF0_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00035000)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00035004)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00035008)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_RMSK                                                                                     0x13f3f7f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                          0x1000000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x18
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                          0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                               0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                             0x70
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                              0x4
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                      0x4
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                      0x2
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00035010)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                  0xfff007f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                      0xfff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                           0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                               0x7f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00035018)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_RMSK                                                                                     0x3ff1fff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                              0x1fff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00035020)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_RMSK                                                                                    0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                               0x3f000000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                 0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                     0x3f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00035024)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_RMSK                                                                                   0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                              0x3f000000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                    0x18
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                    0x3f
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00035040)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                      0x7703
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                         0x7000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                            0xc
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                           0x700
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                             0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00035048)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_RMSK                                                                                    0x3ff1fff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                         0x3ff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                             0x1fff
#define HWIO_GEM_NOC_QNM_MNOC_SF0_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00037000)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00037004)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00037008)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_RMSK                                                                                     0x13f3f7f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                          0x1000000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x18
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                          0x3f0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                               0x3f00
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                             0x70
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                              0x4
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                      0x4
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                      0x2
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00037010)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                  0xfff007f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                      0xfff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                           0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                               0x7f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00037018)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_RMSK                                                                                     0x3ff1fff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                              0x1fff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00037020)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_RMSK                                                                                    0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                               0x3f000000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                 0x3f0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                     0x3f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00037024)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_RMSK                                                                                   0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                              0x3f000000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                    0x18
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                0x3f0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                    0x3f
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00037040)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                      0x7703
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                         0x7000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                            0xc
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                           0x700
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                             0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                    0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00037048)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_RMSK                                                                                    0x3ff1fff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                         0x3ff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                             0x1fff
#define HWIO_GEM_NOC_QNM_NSP_NOC0_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_ADDR                                                                (GEM_NOC_REG_BASE      + 0x00040000)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_RMSK                                                                  0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_UNITTYPEID_BMSK                                                       0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_UNITTYPEID_SHFT                                                           0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_UNITCONFID_BMSK                                                         0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_LOW_UNITCONFID_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_HIGH_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00040004)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_HIGH_RMSK                                                               0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_HIGH_QNOCID_BMSK                                                        0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_SWID_HIGH_QNOCID_SHFT                                                               0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00040008)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_RMSK                                                                0x7f1f03
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_DISABLENWORDS_BMSK                                                  0x7f0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_DISABLENWORDS_SHFT                                                      0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_DISABLENWAYS_BMSK                                                     0x1f00
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_DISABLENWAYS_SHFT                                                        0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_DISABLEDIRECTORY_BMSK                                                    0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_DISABLEDIRECTORY_SHFT                                                    0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_DISABLEFILTER_BMSK                                                       0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DBGCTL_LOW_DISABLEFILTER_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00040010)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_RMSK                                                                 0x3ff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_DVMPNDIDLE_BMSK                                                      0x200
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_DVMPNDIDLE_SHFT                                                        0x9
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPPNDIDLE_BMSK                                                      0x100
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPPNDIDLE_SHFT                                                        0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SRSPFULL_BMSK                                                         0x80
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SRSPFULL_SHFT                                                          0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SRSPIDLE_BMSK                                                         0x40
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SRSPIDLE_SHFT                                                          0x6
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_LOOPBACKFULL_BMSK                                                     0x20
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_LOOPBACKFULL_SHFT                                                      0x5
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_LOOPBACKIDLE_BMSK                                                     0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_LOOPBACKIDLE_SHFT                                                      0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPBEFULL_BMSK                                                         0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPBEFULL_SHFT                                                         0x3
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPBEIDLE_BMSK                                                         0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPBEIDLE_SHFT                                                         0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPFEFULL_BMSK                                                         0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPFEFULL_SHFT                                                         0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPFEIDLE_BMSK                                                         0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPINFO_LOW_SNPFEIDLE_SHFT                                                         0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAY_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00040018)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAY_LOW_RMSK                                                                  0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAY_LOW_RAZ_BMSK                                                              0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAY_LOW_RAZ_SHFT                                                              0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00040020)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_RMSK                                                            0xff3fffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_ADDR_LSB_BMSK                                                   0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_ADDR_LSB_SHFT                                                         0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_SRCID_BMSK                                                        0x3e0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_SRCID_SHFT                                                            0x11
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_NONSECURE_BMSK                                                     0x10000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_NONSECURE_SHFT                                                        0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_LINEVLD_BMSK                                                        0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_LOW_LINEVLD_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_HIGH_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00040024)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_HIGH_RMSK                                                           0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_HIGH_ADDR_MSB_BMSK                                                  0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPSRAM_HIGH_ADDR_MSB_SHFT                                                         0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00040028)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_RMSK                                                          0xff3fffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_ADDR_LSB_BMSK                                                 0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_ADDR_LSB_SHFT                                                       0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_SRCID_BMSK                                                      0x3e0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_SRCID_SHFT                                                          0x11
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_NONSECURE_BMSK                                                   0x10000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_NONSECURE_SHFT                                                      0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_LINEVLD_BMSK                                                      0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_LOW_LINEVLD_SHFT                                                         0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_HIGH_ADDR                                                         (GEM_NOC_REG_BASE      + 0x0004002c)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_HIGH_RMSK                                                         0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_HIGH_ADDR_MSB_BMSK                                                0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPBACKUP_HIGH_ADDR_MSB_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_ADDR                                                     (GEM_NOC_REG_BASE      + 0x00040030)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_RMSK                                                     0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_NWORD_BMSK                                               0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_NWORD_SHFT                                                     0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_NWAY_BMSK                                                  0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_NWAY_SHFT                                                      0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_NSET_BMSK                                                    0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_LOW_NSET_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_HIGH_ADDR                                                    (GEM_NOC_REG_BASE      + 0x00040034)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_HIGH_RMSK                                                           0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_HIGH_EXPAND_BMSK                                                    0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_DBG_DUMPARRAYPARAMS_HIGH_EXPAND_SHFT                                                    0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_ADDR                                                                (GEM_NOC_REG_BASE      + 0x00040400)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_RMSK                                                                  0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_UNITTYPEID_BMSK                                                       0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_UNITTYPEID_SHFT                                                           0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_UNITCONFID_BMSK                                                         0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_LOW_UNITCONFID_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_HIGH_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00040404)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_HIGH_RMSK                                                               0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_HIGH_QNOCID_BMSK                                                        0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_SWID_HIGH_QNOCID_SHFT                                                               0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00040408)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_RMSK                                                                0x7f1f03
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_DISABLENWORDS_BMSK                                                  0x7f0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_DISABLENWORDS_SHFT                                                      0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_DISABLENWAYS_BMSK                                                     0x1f00
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_DISABLENWAYS_SHFT                                                        0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_DISABLEDIRECTORY_BMSK                                                    0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_DISABLEDIRECTORY_SHFT                                                    0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_DISABLEFILTER_BMSK                                                       0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DBGCTL_LOW_DISABLEFILTER_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00040410)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_RMSK                                                                 0x3ff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_DVMPNDIDLE_BMSK                                                      0x200
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_DVMPNDIDLE_SHFT                                                        0x9
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPPNDIDLE_BMSK                                                      0x100
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPPNDIDLE_SHFT                                                        0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SRSPFULL_BMSK                                                         0x80
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SRSPFULL_SHFT                                                          0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SRSPIDLE_BMSK                                                         0x40
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SRSPIDLE_SHFT                                                          0x6
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_LOOPBACKFULL_BMSK                                                     0x20
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_LOOPBACKFULL_SHFT                                                      0x5
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_LOOPBACKIDLE_BMSK                                                     0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_LOOPBACKIDLE_SHFT                                                      0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPBEFULL_BMSK                                                         0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPBEFULL_SHFT                                                         0x3
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPBEIDLE_BMSK                                                         0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPBEIDLE_SHFT                                                         0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPFEFULL_BMSK                                                         0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPFEFULL_SHFT                                                         0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPFEIDLE_BMSK                                                         0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPINFO_LOW_SNPFEIDLE_SHFT                                                         0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAY_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00040418)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAY_LOW_RMSK                                                                  0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAY_LOW_RAZ_BMSK                                                              0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAY_LOW_RAZ_SHFT                                                              0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00040420)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_RMSK                                                            0xff3fffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_ADDR_LSB_BMSK                                                   0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_ADDR_LSB_SHFT                                                         0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_SRCID_BMSK                                                        0x3e0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_SRCID_SHFT                                                            0x11
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_NONSECURE_BMSK                                                     0x10000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_NONSECURE_SHFT                                                        0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_LINEVLD_BMSK                                                        0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_LOW_LINEVLD_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_HIGH_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00040424)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_HIGH_RMSK                                                           0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_HIGH_ADDR_MSB_BMSK                                                  0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPSRAM_HIGH_ADDR_MSB_SHFT                                                         0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00040428)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_RMSK                                                          0xff3fffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_ADDR_LSB_BMSK                                                 0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_ADDR_LSB_SHFT                                                       0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_SRCID_BMSK                                                      0x3e0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_SRCID_SHFT                                                          0x11
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_NONSECURE_BMSK                                                   0x10000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_NONSECURE_SHFT                                                      0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_LINEVLD_BMSK                                                      0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_LOW_LINEVLD_SHFT                                                         0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_HIGH_ADDR                                                         (GEM_NOC_REG_BASE      + 0x0004042c)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_HIGH_RMSK                                                         0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_HIGH_ADDR_MSB_BMSK                                                0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPBACKUP_HIGH_ADDR_MSB_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_ADDR                                                     (GEM_NOC_REG_BASE      + 0x00040430)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_RMSK                                                     0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_NWORD_BMSK                                               0xff000000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_NWORD_SHFT                                                     0x18
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_NWAY_BMSK                                                  0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_NWAY_SHFT                                                      0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_NSET_BMSK                                                    0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_LOW_NSET_SHFT                                                       0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_HIGH_ADDR                                                    (GEM_NOC_REG_BASE      + 0x00040434)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_HIGH_RMSK                                                           0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_HIGH_EXPAND_BMSK                                                    0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_DBG_DUMPARRAYPARAMS_HIGH_EXPAND_SHFT                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00040800)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00040804)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00040808)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_RMSK                                                                                             0x73fff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DROPHINT_BMSK                                                                                    0x40000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DROPHINT_SHFT                                                                                       0x12
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_BMSK                                                                        0x20000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_SHFT                                                                           0x11
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DROPCMO_BMSK                                                                                     0x10000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DROPCMO_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DISABLENDATABUF_BMSK                                                                              0x3f00
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DISABLENDATABUF_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DISABLENCXT_BMSK                                                                                    0xff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_LOW_DISABLENCXT_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x0004080c)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_RMSK                                                                                                0xf
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_CBUSYVAL_BMSK                                                                                       0xe
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_CBUSYVAL_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_CBUSYSW_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_CFG_HIGH_CBUSYSW_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00040810)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_RMSK                                                                                     0x3ff003f
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_PNDDONE_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_PNDDONE_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_BMSK                                                                               0x20
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_SHFT                                                                                0x5
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_BMSK                                                                            0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_SHFT                                                                             0x4
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_BMSK                                                                              0x4
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_SHFT                                                                              0x2
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_BMSK                                                                                 0x2
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_SHFT                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXT_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00040818)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXT_LOW_RMSK                                                                                             0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXT_LOW_RAZ_BMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXT_LOW_RAZ_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00040820)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_LOW_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00040824)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_HIGH_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_TMO_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00040828)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_TMO_LOW_RMSK                                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_TMO_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_TMO_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_TMO_LOW_CLR_BMSK                                                                                             0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_TMO_LOW_CLR_SHFT                                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00040830)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_LOW_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00040834)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_HIGH_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00040838)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTATUS_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00040840)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_RMSK                                                                                       0xffff3fff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_CXTWIDTH_BMSK                                                                              0xffff0000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_CXTWIDTH_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_NDATABUF_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_NDATABUF_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_NCXT_BMSK                                                                                        0xff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_LOW_NCXT_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00040844)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_RMSK                                                                                         0xfffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_NDUMPTMO_BMSK                                                                                0xf0000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_NDUMPTMO_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_NDUMPCXT_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_PARAMS_HIGH_NDUMPCXT_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_EXCLMONITORS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00040848)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_EXCLMONITORS_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_EXCLMONITORS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_EXCLMONITORS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_EXCLMONITORS_LOW_CLR_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_DBG_EXCLMONITORS_LOW_CLR_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00040c00)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00040c04)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00040c08)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_RMSK                                                                                             0x73fff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DROPHINT_BMSK                                                                                    0x40000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DROPHINT_SHFT                                                                                       0x12
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_BMSK                                                                        0x20000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_SHFT                                                                           0x11
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DROPCMO_BMSK                                                                                     0x10000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DROPCMO_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DISABLENDATABUF_BMSK                                                                              0x3f00
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DISABLENDATABUF_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DISABLENCXT_BMSK                                                                                    0xff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_LOW_DISABLENCXT_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00040c0c)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_RMSK                                                                                                0xf
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_CBUSYVAL_BMSK                                                                                       0xe
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_CBUSYVAL_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_CBUSYSW_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_CFG_HIGH_CBUSYSW_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00040c10)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_RMSK                                                                                     0x3ff003f
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_PNDDONE_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_PNDDONE_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_BMSK                                                                               0x20
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_SHFT                                                                                0x5
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_BMSK                                                                            0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_SHFT                                                                             0x4
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_BMSK                                                                              0x4
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_SHFT                                                                              0x2
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_BMSK                                                                                 0x2
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_SHFT                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXT_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00040c18)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXT_LOW_RMSK                                                                                             0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXT_LOW_RAZ_BMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXT_LOW_RAZ_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00040c20)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_LOW_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00040c24)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_HIGH_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_TMO_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00040c28)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_TMO_LOW_RMSK                                                                                                 0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_TMO_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_TMO_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_TMO_LOW_CLR_BMSK                                                                                             0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_TMO_LOW_CLR_SHFT                                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00040c30)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_LOW_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00040c34)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_HIGH_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00040c38)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTATUS_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00040c40)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_RMSK                                                                                       0xffff3fff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_CXTWIDTH_BMSK                                                                              0xffff0000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_CXTWIDTH_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_NDATABUF_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_NDATABUF_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_NCXT_BMSK                                                                                        0xff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_LOW_NCXT_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00040c44)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_RMSK                                                                                         0xfffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_NDUMPTMO_BMSK                                                                                0xf0000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_NDUMPTMO_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_NDUMPCXT_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_PARAMS_HIGH_NDUMPCXT_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_EXCLMONITORS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00040c48)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_EXCLMONITORS_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_EXCLMONITORS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_EXCLMONITORS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_EXCLMONITORS_LOW_CLR_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_DBG_EXCLMONITORS_LOW_CLR_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_ADDR                                                                (GEM_NOC_REG_BASE      + 0x00042800)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_RMSK                                                                  0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_UNITTYPEID_BMSK                                                       0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_UNITTYPEID_SHFT                                                           0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_UNITCONFID_BMSK                                                         0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_LOW_UNITCONFID_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_HIGH_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00042804)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_HIGH_RMSK                                                               0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_HIGH_QNOCID_BMSK                                                        0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_SWID_HIGH_QNOCID_SHFT                                                               0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00042808)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_RMSK                                                                     0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_FLTONSYSERR_BMSK                                                         0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_FLTONSYSERR_SHFT                                                         0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_FLTONPARERR2_BMSK                                                        0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_FLTONPARERR2_SHFT                                                        0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_FLTONPARERR1_BMSK                                                        0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSET_LOW_FLTONPARERR1_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00042810)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_RMSK                                                                     0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_SYSERR_BMSK                                                              0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_SYSERR_SHFT                                                              0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_PARERR2_BMSK                                                             0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_PARERR2_SHFT                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_PARERR1_BMSK                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRSTS_LOW_PARERR1_SHFT                                                             0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00042818)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_RMSK                                                                     0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_SYSERR_BMSK                                                              0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_SYSERR_SHFT                                                              0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_PARERR2_BMSK                                                             0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_PARERR2_SHFT                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_PARERR1_BMSK                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRCLR_LOW_PARERR1_SHFT                                                             0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGPAR_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00042820)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGPAR_LOW_RMSK                                                               0x1fff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGPAR_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGPAR_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGPAR_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGPAR_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGPAR_LOW_INDEX_BMSK                                                         0x1fff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGPAR_LOW_INDEX_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00042828)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_RMSK                                                           0xffff1f3f
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_ADDR_LSB_BMSK                                                  0xffff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_ADDR_LSB_SHFT                                                        0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_OPC_BMSK                                                           0x1f00
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_OPC_SHFT                                                              0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_NONSECURE_BMSK                                                       0x20
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_NONSECURE_SHFT                                                        0x5
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_SRCID_BMSK                                                           0x1f
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_LOW_SRCID_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_HIGH_ADDR                                                          (GEM_NOC_REG_BASE      + 0x0004282c)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_HIGH_RMSK                                                          0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_HIGH_ADDR_MSB_BMSK                                                 0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_ERR_ERRLOGSYS_HIGH_ADDR_MSB_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_ADDR                                                                (GEM_NOC_REG_BASE      + 0x00042c00)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_RMSK                                                                  0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_UNITTYPEID_BMSK                                                       0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_UNITTYPEID_SHFT                                                           0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_UNITCONFID_BMSK                                                         0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_LOW_UNITCONFID_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_HIGH_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00042c04)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_HIGH_RMSK                                                               0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_HIGH_QNOCID_BMSK                                                        0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_SWID_HIGH_QNOCID_SHFT                                                               0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00042c08)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_RMSK                                                                     0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_FLTONSYSERR_BMSK                                                         0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_FLTONSYSERR_SHFT                                                         0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_FLTONPARERR2_BMSK                                                        0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_FLTONPARERR2_SHFT                                                        0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_FLTONPARERR1_BMSK                                                        0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSET_LOW_FLTONPARERR1_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00042c10)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_RMSK                                                                     0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_SYSERR_BMSK                                                              0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_SYSERR_SHFT                                                              0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_PARERR2_BMSK                                                             0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_PARERR2_SHFT                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_PARERR1_BMSK                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRSTS_LOW_PARERR1_SHFT                                                             0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00042c18)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_RMSK                                                                     0x7
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_SYSERR_BMSK                                                              0x4
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_SYSERR_SHFT                                                              0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_PARERR2_BMSK                                                             0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_PARERR2_SHFT                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_PARERR1_BMSK                                                             0x1
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRCLR_LOW_PARERR1_SHFT                                                             0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGPAR_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00042c20)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGPAR_LOW_RMSK                                                               0x1fff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGPAR_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGPAR_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGPAR_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGPAR_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGPAR_LOW_INDEX_BMSK                                                         0x1fff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGPAR_LOW_INDEX_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_ADDR                                                           (GEM_NOC_REG_BASE      + 0x00042c28)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_RMSK                                                           0xffff1f3f
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_ADDR_LSB_BMSK                                                  0xffff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_ADDR_LSB_SHFT                                                        0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_OPC_BMSK                                                           0x1f00
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_OPC_SHFT                                                              0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_NONSECURE_BMSK                                                       0x20
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_NONSECURE_SHFT                                                        0x5
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_SRCID_BMSK                                                           0x1f
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_LOW_SRCID_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_HIGH_ADDR                                                          (GEM_NOC_REG_BASE      + 0x00042c2c)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_HIGH_RMSK                                                          0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_HIGH_ADDR_MSB_BMSK                                                 0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_ERR_ERRLOGSYS_HIGH_ADDR_MSB_SHFT                                                        0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_ADDR                                                                (GEM_NOC_REG_BASE      + 0x00044000)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_RMSK                                                                  0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_UNITTYPEID_BMSK                                                       0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_UNITTYPEID_SHFT                                                           0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_UNITCONFID_BMSK                                                         0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_LOW_UNITCONFID_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_HIGH_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00044004)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_HIGH_RMSK                                                               0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_HIGH_QNOCID_BMSK                                                        0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_SWID_HIGH_QNOCID_SHFT                                                               0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00044008)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_RMSK                                                                  0x13f
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_EXPLICITINVALIDPOLICY_BMSK                                            0x100
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_EXPLICITINVALIDPOLICY_SHFT                                              0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_EVICTTHRESHOLD_BMSK                                                    0x3f
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINCTL_LOW_EVICTTHRESHOLD_SHFT                                                     0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00044010)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_RMSK                                                                    0xf
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_DIRSTATE_BMSK                                                           0xc
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_DIRSTATE_SHFT                                                           0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_SYSSTATE_BMSK                                                           0x3
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC1_CTL_MAINSTS_LOW_SYSSTATE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_ADDR                                                                (GEM_NOC_REG_BASE      + 0x00044400)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_RMSK                                                                  0xffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_UNITTYPEID_BMSK                                                       0xff0000
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_UNITTYPEID_SHFT                                                           0x10
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_UNITCONFID_BMSK                                                         0xffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_LOW_UNITCONFID_SHFT                                                            0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_HIGH_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00044404)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_HIGH_RMSK                                                               0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_HIGH_QNOCID_BMSK                                                        0xffffffff
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_SWID_HIGH_QNOCID_SHFT                                                               0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00044408)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_RMSK                                                                  0x13f
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_EXPLICITINVALIDPOLICY_BMSK                                            0x100
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_EXPLICITINVALIDPOLICY_SHFT                                              0x8
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_EVICTTHRESHOLD_BMSK                                                    0x3f
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINCTL_LOW_EVICTTHRESHOLD_SHFT                                                     0x0

#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00044410)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_RMSK                                                                    0xf
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_ADDR)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_DIRSTATE_BMSK                                                           0xc
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_DIRSTATE_SHFT                                                           0x2
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_SYSSTATE_BMSK                                                           0x3
#define HWIO_GEM_NOC_QCIDIRECTORY_ODD_SNOOPFILTER_QNS_LLCC3_CTL_MAINSTS_LOW_SYSSTATE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00047000)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00047004)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00047008)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_RMSK                                                                                            0x7011f
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_BMSK                                                                              0x40000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_SHFT                                                                                 0x12
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_DISABLEMTE_BMSK                                                                                 0x20000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_DISABLEMTE_SHFT                                                                                    0x11
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_IOCMONOSNOOP_BMSK                                                                               0x10000
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_IOCMONOSNOOP_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_FORCEFAILEN_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_FORCEFAILEN_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00047010)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RMSK                                                                                           0x31f
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNWRCMFP_BMSK                                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNWRCMFP_SHFT                                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNRDCMFP_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNRDCMFP_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_BMSK                                                                          0x10
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_SHFT                                                                           0x4
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_BMSK                                                                            0x8
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_SHFT                                                                            0x3
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNWRITEHINT_BMSK                                                                                 0x4
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNWRITEHINT_SHFT                                                                                 0x2
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNREADHINT_BMSK                                                                                  0x3
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINLLC_LOW_RNREADHINT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00047018)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_BMSK                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERREQ_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00047020)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERREQ_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERREQ_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERREQ_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERREQ_LOW_WRSYNC_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERREQ_LOW_WRSYNC_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERACK_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00047028)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERACK_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERACK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERACK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERACK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERACK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERACK_LOW_WRSYNC_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_BARRIERACK_LOW_WRSYNC_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00047030)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_LUT_LSB_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_LOW_LUT_LSB_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00047034)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_LUT_MSB_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_POC_CTL_CBUSY_HIGH_LUT_MSB_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00049000)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00049004)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00049008)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_RMSK                                                                                            0x7011f
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_BMSK                                                                              0x40000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_SHFT                                                                                 0x12
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_DISABLEMTE_BMSK                                                                                 0x20000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_DISABLEMTE_SHFT                                                                                    0x11
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_IOCMONOSNOOP_BMSK                                                                               0x10000
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_IOCMONOSNOOP_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_FORCEFAILEN_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_FORCEFAILEN_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00049010)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RMSK                                                                                           0x31f
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNWRCMFP_BMSK                                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNWRCMFP_SHFT                                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNRDCMFP_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNRDCMFP_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_BMSK                                                                          0x10
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_SHFT                                                                           0x4
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_BMSK                                                                            0x8
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_SHFT                                                                            0x3
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNWRITEHINT_BMSK                                                                                 0x4
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNWRITEHINT_SHFT                                                                                 0x2
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNREADHINT_BMSK                                                                                  0x3
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINLLC_LOW_RNREADHINT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00049018)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_BMSK                                                                        0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERREQ_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00049020)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERREQ_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERREQ_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERREQ_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERREQ_LOW_WRSYNC_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERREQ_LOW_WRSYNC_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERACK_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00049028)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERACK_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERACK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERACK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERACK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERACK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERACK_LOW_WRSYNC_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_BARRIERACK_LOW_WRSYNC_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00049030)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_LUT_LSB_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_LOW_LUT_LSB_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00049034)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_LUT_MSB_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_POC_CTL_CBUSY_HIGH_LUT_MSB_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00057000)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00057004)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00057008)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                           0x2f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                          0x20
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                           0x5
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                                 0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                                 0x3
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00057010)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                    0x8000000f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                    0xf
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00057018)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                                0x8000000f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                            0x80000000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                                  0x1f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                                0xf
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                                0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00057020)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                   0x8000000f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                   0xf
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00057028)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_RMSK                                                                                      0x8000000f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                                  0x80000000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                        0x1f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057100)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057108)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057110)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057118)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057120)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057124)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057128)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005712c)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00057130)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00057138)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057200)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057208)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057210)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057218)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057220)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057224)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057228)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005722c)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00057230)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00057238)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057300)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057308)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057310)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057318)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057320)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057324)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057328)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005732c)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00057330)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00057338)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057400)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057408)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057410)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057418)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057420)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057424)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057428)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005742c)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00057430)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00057438)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_CHM_APPS1_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00057800)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00057804)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00057808)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                           0x2f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                          0x20
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                           0x5
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                                 0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                                 0x3
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00057810)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                    0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                    0xf
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00057818)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                                0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                            0x80000000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                                  0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                                0xf
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00057820)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                   0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                   0xf
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00057828)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_RMSK                                                                                      0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                                  0x80000000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                        0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057900)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057908)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057910)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057918)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057920)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057924)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057928)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005792c)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00057930)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00057938)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057a00)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057a08)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057a10)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057a18)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057a20)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057a24)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057a28)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057a2c)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00057a30)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00057a38)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057b00)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057b08)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057b10)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057b18)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057b20)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057b24)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057b28)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057b2c)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00057b30)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00057b38)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057c00)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057c08)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057c10)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00057c18)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057c20)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057c24)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00057c28)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00057c2c)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00057c30)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00057c38)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC1_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00058000)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00058004)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00058008)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                           0x2f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                          0x20
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                           0x5
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                                 0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                                 0x3
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00058010)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                    0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                    0xf
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00058018)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                                0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                            0x80000000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                                  0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                                0xf
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00058020)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                   0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                   0xf
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00058028)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_RMSK                                                                                      0x8000000f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                                  0x80000000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                        0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058100)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058108)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058110)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058118)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00058120)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00058124)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00058128)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005812c)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00058130)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00058138)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058200)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058208)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058210)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058218)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00058220)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00058224)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00058228)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005822c)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00058230)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00058238)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058300)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058308)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058310)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058318)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00058320)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00058324)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00058328)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005832c)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00058330)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00058338)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058400)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058408)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058410)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00058418)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                               0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                          0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                          0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00058420)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x00058424)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x00058428)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                          0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                0xfffffff8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                       0x3

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x0005842c)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                                0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00058430)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                            0x8001e79f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                                0x80000000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                      0x1f
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                    0x10000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                       0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                     0x8000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                        0xf
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                   0x4000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                      0xe
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                     0x2000
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                        0xd
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                   0x400
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                     0xa
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                  0x200
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                    0x9
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                   0x100
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                     0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                      0x80
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                       0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                     0x10
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                      0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                         0x8
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                         0x3
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                        0x4
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                        0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                       0x2
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                       0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                      0x1
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00058438)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                      0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                        0x7
#define HWIO_GEM_NOC_QNS_LLCC3_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00060000)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00060004)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00060008)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_RMSK                                                                                         0x17f113
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                            0x100000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                                0x14
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                               0x40000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                  0x12
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                                0x20000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                   0x11
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                                0x10000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                 0x8000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                    0xf
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                  0x4000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                     0xe
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                 0x2000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                    0xd
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                  0x1000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                     0xc
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                  0x10
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                   0x4
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                         0x3
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00060010)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                           0x3
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                                0x2
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                                0x1
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00060018)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_RMSK                                                                                           0xff
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                 0xff
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00060020)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                          0xff
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                               0xff
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00060028)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                           0x1f
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                 0x1f
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00060030)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                          0x1f
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                               0x1f
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00060038)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                        0x77777
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                              0x70000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                               0x7000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                                0x700
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                   0x70
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                    0x4
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                   0x7
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00060048)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_RMSK                                                                                            0xf0f0f
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                     0xf0000
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                        0xf00
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                          0xf
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00060050)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                         0x1f
#define HWIO_GEM_NOC_QNM_GPU1_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                          0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00061000)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_RMSK                                                                                        0xffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                             0xff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                               0xffff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_HIGH_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00061004)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                              0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00061008)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_RMSK                                                                                     0x17f113
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                        0x100000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                            0x14
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                           0x40000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                              0x12
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                            0x20000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                               0x11
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                            0x10000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                             0x8000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                0xf
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                              0x4000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                 0xe
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                             0x2000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                0xd
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                              0x1000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                 0xc
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                               0x100
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x4
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                     0x3
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00061010)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                       0x3
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                            0x2
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                            0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                             0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00061018)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                              0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00061020)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                            0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00061028)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                             0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00061030)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00061038)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                    0x77777
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                          0x70000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                             0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                           0x7000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                              0xc
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                            0x700
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                              0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                               0x70
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                               0x7
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00061048)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_RMSK                                                                                        0xf0f0f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                 0xf0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                    0xf00
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00061050)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                   0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                     0x1f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00062000)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_RMSK                                                                                        0xffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                             0xff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                               0xffff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_HIGH_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00062004)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                              0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00062008)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_RMSK                                                                                     0x17f113
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                        0x100000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                            0x14
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                           0x40000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                              0x12
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                            0x20000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                               0x11
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                            0x10000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                             0x8000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                0xf
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                              0x4000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                 0xe
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                             0x2000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                0xd
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                              0x1000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                 0xc
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                               0x100
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x4
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                     0x3
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00062010)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                       0x3
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                            0x2
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                            0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                             0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00062018)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                              0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00062020)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                            0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00062028)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                             0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00062030)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00062038)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                    0x77777
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                          0x70000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                             0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                           0x7000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                              0xc
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                            0x700
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                              0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                               0x70
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                               0x7
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00062048)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_RMSK                                                                                        0xf0f0f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                 0xf0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                    0xf00
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00062050)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                   0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                     0x1f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00063000)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_RMSK                                                                                        0xffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                             0xff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                               0xffff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_HIGH_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00063004)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                              0xffffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00063008)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_RMSK                                                                                     0x17f113
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                        0x100000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                            0x14
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                           0x40000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                              0x12
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                            0x20000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                               0x11
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                            0x10000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                             0x8000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                0xf
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                              0x4000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                 0xe
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                             0x2000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                0xd
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                              0x1000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                 0xc
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                               0x100
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x4
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                     0x3
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00063010)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                       0x3
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                            0x2
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                            0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                             0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00063018)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                              0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00063020)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                            0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00063028)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                             0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00063030)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                           0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                            0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00063038)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                    0x77777
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                          0x70000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                             0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                           0x7000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                              0xc
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                            0x700
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                              0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                               0x70
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                               0x7
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00063048)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_RMSK                                                                                        0xf0f0f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                 0xf0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                    0xf00
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                      0xf
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00063050)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                   0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                     0x1f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                      0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x00071000)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_RMSK                                                                                             0xffffff
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                                  0xff0000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                    0xffff
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_HIGH_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00071004)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_HIGH_RMSK                                                                                          0xffffffff
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                   0xffffffff
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00071008)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_RMSK                                                                                         0x17f3f7f
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x1000000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                   0x18
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                              0x7f0000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                                 0x70
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                                  0x4
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                                   0x8
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                                   0x3
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                          0x4
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                          0x2
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                      0x2
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                      0x1
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00071010)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                      0xfff007f
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                          0xfff0000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                   0x7f
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00071018)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_RMSK                                                                                         0x3ff1fff
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                              0x3ff0000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                  0x1fff
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00071020)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_RMSK                                                                                        0x7f7f7f7f
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                   0x7f000000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                         0x18
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                     0x7f0000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                         0x10
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                       0x7f00
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                         0x7f
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00071024)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_RMSK                                                                                       0x7f7f7f7f
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                                  0x7f000000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                        0x18
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                    0x7f0000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                      0x7f00
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                         0x8
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                        0x7f
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00071040)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                          0x7703
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                             0x7000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                                0xc
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                        0x2
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00071048)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_RMSK                                                                                        0x3ff1fff
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                                 0x1fff
#define HWIO_GEM_NOC_QNM_GPU1_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00073000)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00073004)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00073008)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_RMSK                                                                                     0x13f3f7f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                          0x1000000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x18
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                          0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                               0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                             0x70
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                              0x4
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                      0x4
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                      0x2
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00073010)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                  0xfff007f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                      0xfff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                           0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                               0x7f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00073018)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_RMSK                                                                                     0x3ff1fff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                              0x1fff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00073020)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_RMSK                                                                                    0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                               0x3f000000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                 0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                     0x3f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00073024)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_RMSK                                                                                   0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                              0x3f000000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                    0x18
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                    0x3f
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00073040)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                      0x7703
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                         0x7000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                            0xc
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                           0x700
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                             0x8
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00073048)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_RMSK                                                                                    0x3ff1fff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                         0x3ff0000
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                             0x1fff
#define HWIO_GEM_NOC_QNM_MNOC_HF1_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00075000)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00075004)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00075008)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_RMSK                                                                                     0x13f3f7f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                          0x1000000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x18
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                          0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                               0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                             0x70
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                              0x4
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                      0x4
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                      0x2
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00075010)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                  0xfff007f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                      0xfff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                           0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                               0x7f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00075018)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_RMSK                                                                                     0x3ff1fff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                              0x1fff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00075020)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_RMSK                                                                                    0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                               0x3f000000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                 0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                     0x3f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00075024)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_RMSK                                                                                   0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                              0x3f000000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                    0x18
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                0x3f0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                    0x3f
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00075040)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                      0x7703
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                         0x7000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                            0xc
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                           0x700
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                             0x8
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00075048)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_RMSK                                                                                    0x3ff1fff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                         0x3ff0000
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                             0x1fff
#define HWIO_GEM_NOC_QNM_MNOC_SF1_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00077000)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00077004)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00077008)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_RMSK                                                                                     0x13f3f7f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                          0x1000000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                               0x18
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                          0x3f0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                               0x3f00
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                             0x70
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                              0x4
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                      0x4
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                      0x2
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00077010)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                  0xfff007f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                      0xfff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                           0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                               0x7f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00077018)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_RMSK                                                                                     0x3ff1fff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                              0x1fff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00077020)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_RMSK                                                                                    0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                               0x3f000000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                 0x3f0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                     0x3f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00077024)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_RMSK                                                                                   0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                              0x3f000000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                    0x18
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                0x3f0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                    0x3f
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00077040)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                      0x7703
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                         0x7000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                            0xc
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                           0x700
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                             0x8
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                    0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00077048)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_RMSK                                                                                    0x3ff1fff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                         0x3ff0000
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                             0x1fff
#define HWIO_GEM_NOC_QNM_NSP_NOC1_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00080000)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00080004)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x00080008)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_RMSK                                                                                              0x73fff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DROPHINT_BMSK                                                                                     0x40000
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DROPHINT_SHFT                                                                                        0x12
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_BMSK                                                                         0x20000
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_SHFT                                                                            0x11
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DROPCMO_BMSK                                                                                      0x10000
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DROPCMO_SHFT                                                                                         0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DISABLENDATABUF_BMSK                                                                               0x3f00
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DISABLENDATABUF_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DISABLENCXT_BMSK                                                                                     0xff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_LOW_DISABLENCXT_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x0008000c)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_RMSK                                                                                                 0xf
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_CBUSYVAL_BMSK                                                                                        0xe
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_CBUSYVAL_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_CBUSYSW_BMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_CFG_HIGH_CBUSYSW_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00080010)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_RMSK                                                                                      0x3ff003f
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_PNDDONE_BMSK                                                                              0x3ff0000
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_PNDDONE_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_BMSK                                                                                0x20
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_SHFT                                                                                 0x5
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_BMSK                                                                             0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_SHFT                                                                              0x4
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_BMSK                                                                                0x8
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_SHFT                                                                                0x3
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_BMSK                                                                               0x4
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_SHFT                                                                               0x2
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXT_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00080018)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXT_LOW_RMSK                                                                                              0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXT_LOW_RAZ_BMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXT_LOW_RAZ_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00080020)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_LOW_RMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_BMSK                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00080024)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_TMO_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x00080028)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_TMO_LOW_RMSK                                                                                                  0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_TMO_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_TMO_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_TMO_LOW_CLR_BMSK                                                                                              0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_TMO_LOW_CLR_SHFT                                                                                              0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00080030)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_LOW_RMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_BMSK                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00080034)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00080038)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTATUS_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00080040)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_RMSK                                                                                        0xffff3fff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_CXTWIDTH_BMSK                                                                               0xffff0000
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_CXTWIDTH_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_NDATABUF_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_NDATABUF_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_NCXT_BMSK                                                                                         0xff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_LOW_NCXT_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00080044)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_RMSK                                                                                          0xfffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_NDUMPTMO_BMSK                                                                                 0xf0000
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_NDUMPTMO_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_NDUMPCXT_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_PARAMS_HIGH_NDUMPCXT_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_EXCLMONITORS_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00080048)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_EXCLMONITORS_LOW_RMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_EXCLMONITORS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_DBG_EXCLMONITORS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_EXCLMONITORS_LOW_CLR_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_DBG_EXCLMONITORS_LOW_CLR_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00080400)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00080404)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x00080408)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_RMSK                                                                                              0x73fff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DROPHINT_BMSK                                                                                     0x40000
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DROPHINT_SHFT                                                                                        0x12
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_BMSK                                                                         0x20000
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DISABLEWRCOMPRESSION_SHFT                                                                            0x11
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DROPCMO_BMSK                                                                                      0x10000
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DROPCMO_SHFT                                                                                         0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DISABLENDATABUF_BMSK                                                                               0x3f00
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DISABLENDATABUF_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DISABLENCXT_BMSK                                                                                     0xff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_LOW_DISABLENCXT_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x0008040c)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_RMSK                                                                                                 0xf
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_CBUSYVAL_BMSK                                                                                        0xe
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_CBUSYVAL_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_CBUSYSW_BMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_CFG_HIGH_CBUSYSW_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00080410)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_RMSK                                                                                      0x3ff003f
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_PNDDONE_BMSK                                                                              0x3ff0000
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_PNDDONE_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_BMSK                                                                                0x20
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDTRID_SHFT                                                                                 0x5
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_BMSK                                                                             0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDCOMPACK_SHFT                                                                              0x4
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_BMSK                                                                                0x8
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDWROMV_SHFT                                                                                0x3
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_BMSK                                                                               0x4
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDWRDATA_SHFT                                                                               0x2
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDSNP_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPBRIEF_LOW_HASPNDCXT_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXT_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00080418)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXT_LOW_RMSK                                                                                              0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXT_LOW_RAZ_BMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXT_LOW_RAZ_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00080420)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_LOW_RMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_BMSK                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_LOW_DATA_LSB_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00080424)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPCXTSTREAM_HIGH_DATA_MSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_TMO_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x00080428)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_TMO_LOW_RMSK                                                                                                  0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_TMO_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_TMO_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_TMO_LOW_CLR_BMSK                                                                                              0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_TMO_LOW_CLR_SHFT                                                                                              0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00080430)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_LOW_RMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_BMSK                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_LOW_DATA_LSB_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00080434)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_BMSK                                                                       0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTREAM_HIGH_DATA_MSB_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00080438)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTATUS_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_DUMPTMOSTATUS_LOW_NEXT_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00080440)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_RMSK                                                                                        0xffff3fff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_CXTWIDTH_BMSK                                                                               0xffff0000
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_CXTWIDTH_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_NDATABUF_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_NDATABUF_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_NCXT_BMSK                                                                                         0xff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_LOW_NCXT_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00080444)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_RMSK                                                                                          0xfffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_NDUMPTMO_BMSK                                                                                 0xf0000
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_NDUMPTMO_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_NDUMPCXT_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_PARAMS_HIGH_NDUMPCXT_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_EXCLMONITORS_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00080448)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_EXCLMONITORS_LOW_RMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_EXCLMONITORS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_DBG_EXCLMONITORS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_EXCLMONITORS_LOW_CLR_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_DBG_EXCLMONITORS_LOW_CLR_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x00080800)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_RMSK                                                                       0xffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_UNITTYPEID_BMSK                                                            0xff0000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_UNITTYPEID_SHFT                                                                0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_UNITCONFID_BMSK                                                              0xffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_LOW_UNITCONFID_SHFT                                                                 0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_HIGH_ADDR                                                                    (GEM_NOC_REG_BASE      + 0x00080804)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_HIGH_RMSK                                                                    0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_HIGH_QNOCID_BMSK                                                             0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_SWID_HIGH_QNOCID_SHFT                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x00080810)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_RMSK                                                                      0x3ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_DVMPNDIDLE_BMSK                                                           0x200
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_DVMPNDIDLE_SHFT                                                             0x9
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPPNDIDLE_BMSK                                                           0x100
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPPNDIDLE_SHFT                                                             0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SRSPFULL_BMSK                                                              0x80
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SRSPFULL_SHFT                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SRSPIDLE_BMSK                                                              0x40
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SRSPIDLE_SHFT                                                               0x6
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_LOOPBACKFULL_BMSK                                                          0x20
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_LOOPBACKFULL_SHFT                                                           0x5
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_LOOPBACKIDLE_BMSK                                                          0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_LOOPBACKIDLE_SHFT                                                           0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPBEFULL_BMSK                                                              0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPBEFULL_SHFT                                                              0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPBEIDLE_BMSK                                                              0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPBEIDLE_SHFT                                                              0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPFEFULL_BMSK                                                              0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPFEFULL_SHFT                                                              0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPFEIDLE_BMSK                                                              0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_DBG_DUMPINFO_LOW_SNPFEIDLE_SHFT                                                              0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x00080c00)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_RMSK                                                                       0xffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_UNITTYPEID_BMSK                                                            0xff0000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_UNITTYPEID_SHFT                                                                0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_UNITCONFID_BMSK                                                              0xffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_LOW_UNITCONFID_SHFT                                                                 0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_HIGH_ADDR                                                                    (GEM_NOC_REG_BASE      + 0x00080c04)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_HIGH_RMSK                                                                    0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_HIGH_QNOCID_BMSK                                                             0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_SWID_HIGH_QNOCID_SHFT                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x00080c10)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_RMSK                                                                      0x3ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_DVMPNDIDLE_BMSK                                                           0x200
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_DVMPNDIDLE_SHFT                                                             0x9
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPPNDIDLE_BMSK                                                           0x100
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPPNDIDLE_SHFT                                                             0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SRSPFULL_BMSK                                                              0x80
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SRSPFULL_SHFT                                                               0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SRSPIDLE_BMSK                                                              0x40
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SRSPIDLE_SHFT                                                               0x6
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_LOOPBACKFULL_BMSK                                                          0x20
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_LOOPBACKFULL_SHFT                                                           0x5
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_LOOPBACKIDLE_BMSK                                                          0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_LOOPBACKIDLE_SHFT                                                           0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPBEFULL_BMSK                                                              0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPBEFULL_SHFT                                                              0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPBEIDLE_BMSK                                                              0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPBEIDLE_SHFT                                                              0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPFEFULL_BMSK                                                              0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPFEFULL_SHFT                                                              0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPFEIDLE_BMSK                                                              0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_DBG_DUMPINFO_LOW_SNPFEIDLE_SHFT                                                              0x0

#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_ADDR                                                                                             (GEM_NOC_REG_BASE      + 0x00085000)
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_RMSK                                                                                               0xffffff
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                    0xff0000
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                      0xffff
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_HIGH_ADDR                                                                                            (GEM_NOC_REG_BASE      + 0x00085004)
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_HIGH_RMSK                                                                                            0xffffffff
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_NANORCGEN_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NANORCGEN_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_HIGH_QNOCID_BMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_NANORCGEN_SBM_SWID_HIGH_QNOCID_SHFT                                                                                            0x0

#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00085080)
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_RMSK                                                                                          0xffff
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_ADDR,v)
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT15_BMSK                                                                                   0x8000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT15_SHFT                                                                                      0xf
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT14_BMSK                                                                                   0x4000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT14_SHFT                                                                                      0xe
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT13_BMSK                                                                                   0x2000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT13_SHFT                                                                                      0xd
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT12_BMSK                                                                                   0x1000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT12_SHFT                                                                                      0xc
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT11_BMSK                                                                                    0x800
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT11_SHFT                                                                                      0xb
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT10_BMSK                                                                                    0x400
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT10_SHFT                                                                                      0xa
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT9_BMSK                                                                                     0x200
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT9_SHFT                                                                                       0x9
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT8_BMSK                                                                                     0x100
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT8_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT7_BMSK                                                                                      0x80
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT7_SHFT                                                                                       0x7
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT6_BMSK                                                                                      0x40
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT6_SHFT                                                                                       0x6
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT5_BMSK                                                                                      0x20
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT5_SHFT                                                                                       0x5
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT4_BMSK                                                                                      0x10
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT4_SHFT                                                                                       0x4
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT3_BMSK                                                                                       0x8
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT3_SHFT                                                                                       0x3
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT2_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT2_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT1_BMSK                                                                                       0x2
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT1_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT0_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTCLR0_LOW_PORT0_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00085088)
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_RMSK                                                                                          0xffff
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_ADDR,v)
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT15_BMSK                                                                                   0x8000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT15_SHFT                                                                                      0xf
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT14_BMSK                                                                                   0x4000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT14_SHFT                                                                                      0xe
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT13_BMSK                                                                                   0x2000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT13_SHFT                                                                                      0xd
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT12_BMSK                                                                                   0x1000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT12_SHFT                                                                                      0xc
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT11_BMSK                                                                                    0x800
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT11_SHFT                                                                                      0xb
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT10_BMSK                                                                                    0x400
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT10_SHFT                                                                                      0xa
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT9_BMSK                                                                                     0x200
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT9_SHFT                                                                                       0x9
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT8_BMSK                                                                                     0x100
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT8_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT7_BMSK                                                                                      0x80
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT7_SHFT                                                                                       0x7
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT6_BMSK                                                                                      0x40
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT6_SHFT                                                                                       0x6
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT5_BMSK                                                                                      0x20
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT5_SHFT                                                                                       0x5
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT4_BMSK                                                                                      0x10
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT4_SHFT                                                                                       0x4
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT3_BMSK                                                                                       0x8
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT3_SHFT                                                                                       0x3
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT2_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT2_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT1_BMSK                                                                                       0x2
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT1_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT0_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSET0_LOW_PORT0_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00085090)
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_RMSK                                                                                       0xffff
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_ADDR)
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_ADDR, m)
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT15_BMSK                                                                                0x8000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT15_SHFT                                                                                   0xf
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT14_BMSK                                                                                0x4000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT14_SHFT                                                                                   0xe
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT13_BMSK                                                                                0x2000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT13_SHFT                                                                                   0xd
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT12_BMSK                                                                                0x1000
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT12_SHFT                                                                                   0xc
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT11_BMSK                                                                                 0x800
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT11_SHFT                                                                                   0xb
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT10_BMSK                                                                                 0x400
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT10_SHFT                                                                                   0xa
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT9_BMSK                                                                                  0x200
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT9_SHFT                                                                                    0x9
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT8_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT8_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT7_BMSK                                                                                   0x80
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT7_SHFT                                                                                    0x7
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT6_BMSK                                                                                   0x40
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT6_SHFT                                                                                    0x6
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT5_BMSK                                                                                   0x20
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT5_SHFT                                                                                    0x5
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT4_BMSK                                                                                   0x10
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT4_SHFT                                                                                    0x4
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT3_BMSK                                                                                    0x8
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT3_SHFT                                                                                    0x3
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT2_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT2_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT1_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT1_SHFT                                                                                    0x1
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT0_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_NANORCGEN_SBM_FLAGOUTSTATUS0_LOW_PORT0_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_ADDR                                                                                                (GEM_NOC_REG_BASE      + 0x00086000)
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_RMSK                                                                                                  0xffffff
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                       0xff0000
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                           0x10
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                         0xffff
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                            0x0

#define HWIO_GEM_NOC_GRROOM_SBM_SWID_HIGH_ADDR                                                                                               (GEM_NOC_REG_BASE      + 0x00086004)
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_HIGH_RMSK                                                                                               0xffffffff
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_GRROOM_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GRROOM_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_HIGH_QNOCID_BMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_GRROOM_SBM_SWID_HIGH_QNOCID_SHFT                                                                                               0x0

#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_ADDR                                                                                            (GEM_NOC_REG_BASE      + 0x00086100)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_RMSK                                                                                            0xffffffff
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_ADDR)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_ADDR, m)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT31_BMSK                                                                                     0x80000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT31_SHFT                                                                                           0x1f
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT30_BMSK                                                                                     0x40000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT30_SHFT                                                                                           0x1e
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT29_BMSK                                                                                     0x20000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT29_SHFT                                                                                           0x1d
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT28_BMSK                                                                                     0x10000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT28_SHFT                                                                                           0x1c
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT27_BMSK                                                                                      0x8000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT27_SHFT                                                                                           0x1b
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT26_BMSK                                                                                      0x4000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT26_SHFT                                                                                           0x1a
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT25_BMSK                                                                                      0x2000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT25_SHFT                                                                                           0x19
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT24_BMSK                                                                                      0x1000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT24_SHFT                                                                                           0x18
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT23_BMSK                                                                                       0x800000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT23_SHFT                                                                                           0x17
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT22_BMSK                                                                                       0x400000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT22_SHFT                                                                                           0x16
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT21_BMSK                                                                                       0x200000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT21_SHFT                                                                                           0x15
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT20_BMSK                                                                                       0x100000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT20_SHFT                                                                                           0x14
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT19_BMSK                                                                                        0x80000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT19_SHFT                                                                                           0x13
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT18_BMSK                                                                                        0x40000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT18_SHFT                                                                                           0x12
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT17_BMSK                                                                                        0x20000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT17_SHFT                                                                                           0x11
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT16_BMSK                                                                                        0x10000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT16_SHFT                                                                                           0x10
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT15_BMSK                                                                                         0x8000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT15_SHFT                                                                                            0xf
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT14_BMSK                                                                                         0x4000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT14_SHFT                                                                                            0xe
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT13_BMSK                                                                                         0x2000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT13_SHFT                                                                                            0xd
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT12_BMSK                                                                                         0x1000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT12_SHFT                                                                                            0xc
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT11_BMSK                                                                                          0x800
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT11_SHFT                                                                                            0xb
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT10_BMSK                                                                                          0x400
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT10_SHFT                                                                                            0xa
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT9_BMSK                                                                                           0x200
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT9_SHFT                                                                                             0x9
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT8_BMSK                                                                                           0x100
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT8_SHFT                                                                                             0x8
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT7_BMSK                                                                                            0x80
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT7_SHFT                                                                                             0x7
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT6_BMSK                                                                                            0x40
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT6_SHFT                                                                                             0x6
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT5_BMSK                                                                                            0x20
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT5_SHFT                                                                                             0x5
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT4_BMSK                                                                                            0x10
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT4_SHFT                                                                                             0x4
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT3_BMSK                                                                                             0x8
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT3_SHFT                                                                                             0x3
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT2_BMSK                                                                                             0x4
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT2_SHFT                                                                                             0x2
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT1_BMSK                                                                                             0x2
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT1_SHFT                                                                                             0x1
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT0_BMSK                                                                                             0x1
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_LOW_PORT0_SHFT                                                                                             0x0

#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x00086104)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_RMSK                                                                                           0xffffffff
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_ADDR)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_ADDR, m)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT63_BMSK                                                                                    0x80000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT63_SHFT                                                                                          0x1f
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT62_BMSK                                                                                    0x40000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT62_SHFT                                                                                          0x1e
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT61_BMSK                                                                                    0x20000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT61_SHFT                                                                                          0x1d
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT60_BMSK                                                                                    0x10000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT60_SHFT                                                                                          0x1c
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT59_BMSK                                                                                     0x8000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT59_SHFT                                                                                          0x1b
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT58_BMSK                                                                                     0x4000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT58_SHFT                                                                                          0x1a
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT57_BMSK                                                                                     0x2000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT57_SHFT                                                                                          0x19
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT56_BMSK                                                                                     0x1000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT56_SHFT                                                                                          0x18
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT55_BMSK                                                                                      0x800000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT55_SHFT                                                                                          0x17
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT54_BMSK                                                                                      0x400000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT54_SHFT                                                                                          0x16
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT53_BMSK                                                                                      0x200000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT53_SHFT                                                                                          0x15
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT52_BMSK                                                                                      0x100000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT52_SHFT                                                                                          0x14
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT51_BMSK                                                                                       0x80000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT51_SHFT                                                                                          0x13
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT50_BMSK                                                                                       0x40000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT50_SHFT                                                                                          0x12
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT49_BMSK                                                                                       0x20000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT49_SHFT                                                                                          0x11
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT48_BMSK                                                                                       0x10000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT48_SHFT                                                                                          0x10
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT47_BMSK                                                                                        0x8000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT47_SHFT                                                                                           0xf
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT46_BMSK                                                                                        0x4000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT46_SHFT                                                                                           0xe
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT45_BMSK                                                                                        0x2000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT45_SHFT                                                                                           0xd
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT44_BMSK                                                                                        0x1000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT44_SHFT                                                                                           0xc
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT43_BMSK                                                                                         0x800
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT43_SHFT                                                                                           0xb
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT42_BMSK                                                                                         0x400
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT42_SHFT                                                                                           0xa
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT41_BMSK                                                                                         0x200
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT41_SHFT                                                                                           0x9
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT40_BMSK                                                                                         0x100
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT40_SHFT                                                                                           0x8
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT39_BMSK                                                                                          0x80
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT39_SHFT                                                                                           0x7
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT38_BMSK                                                                                          0x40
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT38_SHFT                                                                                           0x6
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT37_BMSK                                                                                          0x20
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT37_SHFT                                                                                           0x5
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT36_BMSK                                                                                          0x10
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT36_SHFT                                                                                           0x4
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT35_BMSK                                                                                           0x8
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT35_SHFT                                                                                           0x3
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT34_BMSK                                                                                           0x4
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT34_SHFT                                                                                           0x2
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT33_BMSK                                                                                           0x2
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT33_SHFT                                                                                           0x1
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT32_BMSK                                                                                           0x1
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN0_HIGH_PORT32_SHFT                                                                                           0x0

#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_ADDR                                                                                            (GEM_NOC_REG_BASE      + 0x00086108)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_RMSK                                                                                            0xffffffff
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_ADDR)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_ADDR, m)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT95_BMSK                                                                                     0x80000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT95_SHFT                                                                                           0x1f
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT94_BMSK                                                                                     0x40000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT94_SHFT                                                                                           0x1e
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT93_BMSK                                                                                     0x20000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT93_SHFT                                                                                           0x1d
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT92_BMSK                                                                                     0x10000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT92_SHFT                                                                                           0x1c
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT91_BMSK                                                                                      0x8000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT91_SHFT                                                                                           0x1b
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT90_BMSK                                                                                      0x4000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT90_SHFT                                                                                           0x1a
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT89_BMSK                                                                                      0x2000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT89_SHFT                                                                                           0x19
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT88_BMSK                                                                                      0x1000000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT88_SHFT                                                                                           0x18
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT87_BMSK                                                                                       0x800000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT87_SHFT                                                                                           0x17
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT86_BMSK                                                                                       0x400000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT86_SHFT                                                                                           0x16
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT85_BMSK                                                                                       0x200000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT85_SHFT                                                                                           0x15
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT84_BMSK                                                                                       0x100000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT84_SHFT                                                                                           0x14
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT83_BMSK                                                                                        0x80000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT83_SHFT                                                                                           0x13
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT82_BMSK                                                                                        0x40000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT82_SHFT                                                                                           0x12
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT81_BMSK                                                                                        0x20000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT81_SHFT                                                                                           0x11
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT80_BMSK                                                                                        0x10000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT80_SHFT                                                                                           0x10
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT79_BMSK                                                                                         0x8000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT79_SHFT                                                                                            0xf
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT78_BMSK                                                                                         0x4000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT78_SHFT                                                                                            0xe
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT77_BMSK                                                                                         0x2000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT77_SHFT                                                                                            0xd
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT76_BMSK                                                                                         0x1000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT76_SHFT                                                                                            0xc
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT75_BMSK                                                                                          0x800
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT75_SHFT                                                                                            0xb
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT74_BMSK                                                                                          0x400
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT74_SHFT                                                                                            0xa
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT73_BMSK                                                                                          0x200
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT73_SHFT                                                                                            0x9
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT72_BMSK                                                                                          0x100
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT72_SHFT                                                                                            0x8
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT71_BMSK                                                                                           0x80
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT71_SHFT                                                                                            0x7
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT70_BMSK                                                                                           0x40
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT70_SHFT                                                                                            0x6
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT69_BMSK                                                                                           0x20
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT69_SHFT                                                                                            0x5
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT68_BMSK                                                                                           0x10
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT68_SHFT                                                                                            0x4
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT67_BMSK                                                                                            0x8
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT67_SHFT                                                                                            0x3
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT66_BMSK                                                                                            0x4
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT66_SHFT                                                                                            0x2
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT65_BMSK                                                                                            0x2
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT65_SHFT                                                                                            0x1
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT64_BMSK                                                                                            0x1
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_LOW_PORT64_SHFT                                                                                            0x0

#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x0008610c)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_RMSK                                                                                               0x3fff
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_ADDR)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_ADDR, m)
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT109_BMSK                                                                                       0x2000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT109_SHFT                                                                                          0xd
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT108_BMSK                                                                                       0x1000
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT108_SHFT                                                                                          0xc
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT107_BMSK                                                                                        0x800
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT107_SHFT                                                                                          0xb
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT106_BMSK                                                                                        0x400
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT106_SHFT                                                                                          0xa
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT105_BMSK                                                                                        0x200
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT105_SHFT                                                                                          0x9
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT104_BMSK                                                                                        0x100
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT104_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT103_BMSK                                                                                         0x80
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT103_SHFT                                                                                          0x7
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT102_BMSK                                                                                         0x40
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT102_SHFT                                                                                          0x6
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT101_BMSK                                                                                         0x20
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT101_SHFT                                                                                          0x5
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT100_BMSK                                                                                         0x10
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT100_SHFT                                                                                          0x4
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT99_BMSK                                                                                           0x8
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT99_SHFT                                                                                           0x3
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT98_BMSK                                                                                           0x4
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT98_SHFT                                                                                           0x2
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT97_BMSK                                                                                           0x2
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT97_SHFT                                                                                           0x1
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT96_BMSK                                                                                           0x1
#define HWIO_GEM_NOC_GRROOM_SBM_SENSEIN1_HIGH_PORT96_SHFT                                                                                           0x0

#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00087000)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00087004)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00087080)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_RMSK                                                                                         0xf
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_ADDR,v)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_PORT3_BMSK                                                                                   0x8
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_PORT3_SHFT                                                                                   0x3
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_PORT2_BMSK                                                                                   0x4
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_PORT2_SHFT                                                                                   0x2
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_PORT1_BMSK                                                                                   0x2
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_PORT1_SHFT                                                                                   0x1
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_PORT0_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTCLR0_LOW_PORT0_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00087088)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_RMSK                                                                                         0xf
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_ADDR,v)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_PORT3_BMSK                                                                                   0x8
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_PORT3_SHFT                                                                                   0x3
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_PORT2_BMSK                                                                                   0x4
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_PORT2_SHFT                                                                                   0x2
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_PORT1_BMSK                                                                                   0x2
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_PORT1_SHFT                                                                                   0x1
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_PORT0_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSET0_LOW_PORT0_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00087090)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_RMSK                                                                                      0xf
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_ADDR)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_ADDR, m)
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_PORT3_BMSK                                                                                0x8
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_PORT3_SHFT                                                                                0x3
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_PORT2_BMSK                                                                                0x4
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_PORT2_SHFT                                                                                0x2
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_PORT1_BMSK                                                                                0x2
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_PORT1_SHFT                                                                                0x1
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_PORT0_BMSK                                                                                0x1
#define HWIO_GEM_NOC_RDHINT_SELECT_SBM_FLAGOUTSTATUS0_LOW_PORT0_SHFT                                                                                0x0

#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00088000)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00088004)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00088080)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_RMSK                                                                                       0x1cc6
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_ADDR,v)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT12_BMSK                                                                                0x1000
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT12_SHFT                                                                                   0xc
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT11_BMSK                                                                                 0x800
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT11_SHFT                                                                                   0xb
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT10_BMSK                                                                                 0x400
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT10_SHFT                                                                                   0xa
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT7_BMSK                                                                                   0x80
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT7_SHFT                                                                                    0x7
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT6_BMSK                                                                                   0x40
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT6_SHFT                                                                                    0x6
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT2_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT2_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT1_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTCLR0_LOW_PORT1_SHFT                                                                                    0x1

#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00088088)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_RMSK                                                                                       0x1cc6
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_ADDR,v)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT12_BMSK                                                                                0x1000
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT12_SHFT                                                                                   0xc
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT11_BMSK                                                                                 0x800
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT11_SHFT                                                                                   0xb
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT10_BMSK                                                                                 0x400
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT10_SHFT                                                                                   0xa
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT7_BMSK                                                                                   0x80
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT7_SHFT                                                                                    0x7
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT6_BMSK                                                                                   0x40
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT6_SHFT                                                                                    0x6
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT2_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT2_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT1_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSET0_LOW_PORT1_SHFT                                                                                    0x1

#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00088090)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_RMSK                                                                                    0x1cc6
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_ADDR)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_ADDR, m)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT12_BMSK                                                                             0x1000
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT12_SHFT                                                                                0xc
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT11_BMSK                                                                              0x800
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT11_SHFT                                                                                0xb
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT10_BMSK                                                                              0x400
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT10_SHFT                                                                                0xa
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT7_BMSK                                                                                0x80
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT7_SHFT                                                                                 0x7
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT6_BMSK                                                                                0x40
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT6_SHFT                                                                                 0x6
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT2_BMSK                                                                                 0x4
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT2_SHFT                                                                                 0x2
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT1_BMSK                                                                                 0x2
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_FLAGOUTSTATUS0_LOW_PORT1_SHFT                                                                                 0x1

#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00088100)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_RMSK                                                                                          0x1cc6
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_ADDR)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_ADDR, m)
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT12_BMSK                                                                                   0x1000
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT12_SHFT                                                                                      0xc
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT11_BMSK                                                                                    0x800
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT11_SHFT                                                                                      0xb
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT10_BMSK                                                                                    0x400
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT10_SHFT                                                                                      0xa
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT7_BMSK                                                                                      0x80
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT7_SHFT                                                                                       0x7
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT6_BMSK                                                                                      0x40
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT6_SHFT                                                                                       0x6
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT2_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT2_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT1_BMSK                                                                                       0x2
#define HWIO_GEM_NOC_SAFE_SHAPING_SBM_SENSEIN0_LOW_PORT1_SHFT                                                                                       0x1

#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x00089000)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_RMSK                                                                                             0xffffff
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                  0xff0000
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                    0xffff
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_HIGH_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00089004)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_HIGH_RMSK                                                                                          0xffffffff
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_HIGH_QNOCID_BMSK                                                                                   0xffffffff
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_SWID_HIGH_QNOCID_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00089040)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_RMSK                                                                                          0x7ff
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_ADDR)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_ADDR,v)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_ADDR,m,v,HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_IN)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT10_BMSK                                                                                   0x400
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT10_SHFT                                                                                     0xa
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT9_BMSK                                                                                    0x200
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT9_SHFT                                                                                      0x9
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT8_BMSK                                                                                    0x100
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT8_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT7_BMSK                                                                                     0x80
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT7_SHFT                                                                                      0x7
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT6_BMSK                                                                                     0x40
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT6_SHFT                                                                                      0x6
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT5_BMSK                                                                                     0x20
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT5_SHFT                                                                                      0x5
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT4_BMSK                                                                                     0x10
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT4_SHFT                                                                                      0x4
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT3_BMSK                                                                                      0x8
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT3_SHFT                                                                                      0x3
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT2_BMSK                                                                                      0x4
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT2_SHFT                                                                                      0x2
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT1_BMSK                                                                                      0x2
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT1_SHFT                                                                                      0x1
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT0_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINEN0_LOW_PORT0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00089048)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_RMSK                                                                                      0x7ff
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_ADDR)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT10_BMSK                                                                               0x400
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT10_SHFT                                                                                 0xa
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT9_BMSK                                                                                0x200
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT9_SHFT                                                                                  0x9
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT8_BMSK                                                                                0x100
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT8_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT7_BMSK                                                                                 0x80
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT7_SHFT                                                                                  0x7
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT6_BMSK                                                                                 0x40
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT6_SHFT                                                                                  0x6
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT5_BMSK                                                                                 0x20
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT5_SHFT                                                                                  0x5
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT4_BMSK                                                                                 0x10
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT4_SHFT                                                                                  0x4
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT3_BMSK                                                                                  0x8
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT3_SHFT                                                                                  0x3
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT2_BMSK                                                                                  0x4
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT2_SHFT                                                                                  0x2
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT1_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT1_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT0_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_SNOOP_ALARM_SBM_FAULTINSTATUS0_LOW_PORT0_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_ADDR                                                                                             (GEM_NOC_REG_BASE      + 0x0008a000)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_RMSK                                                                                               0xffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                    0xff0000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                      0xffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_HIGH_ADDR                                                                                            (GEM_NOC_REG_BASE      + 0x0008a004)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_HIGH_RMSK                                                                                            0xffffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_HIGH_QNOCID_BMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_SWID_HIGH_QNOCID_SHFT                                                                                            0x0

#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x0008a080)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_ADDR,v)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT31_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT31_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT30_BMSK                                                                               0x40000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT30_SHFT                                                                                     0x1e
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT29_BMSK                                                                               0x20000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT29_SHFT                                                                                     0x1d
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT28_BMSK                                                                               0x10000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT28_SHFT                                                                                     0x1c
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT27_BMSK                                                                                0x8000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT27_SHFT                                                                                     0x1b
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT26_BMSK                                                                                0x4000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT26_SHFT                                                                                     0x1a
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT25_BMSK                                                                                0x2000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT25_SHFT                                                                                     0x19
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT24_BMSK                                                                                0x1000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT24_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT23_BMSK                                                                                 0x800000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT23_SHFT                                                                                     0x17
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT22_BMSK                                                                                 0x400000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT22_SHFT                                                                                     0x16
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT21_BMSK                                                                                 0x200000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT21_SHFT                                                                                     0x15
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT20_BMSK                                                                                 0x100000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT20_SHFT                                                                                     0x14
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT19_BMSK                                                                                  0x80000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT19_SHFT                                                                                     0x13
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT18_BMSK                                                                                  0x40000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT18_SHFT                                                                                     0x12
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT17_BMSK                                                                                  0x20000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT17_SHFT                                                                                     0x11
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT16_BMSK                                                                                  0x10000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT16_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT15_BMSK                                                                                   0x8000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT15_SHFT                                                                                      0xf
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT14_BMSK                                                                                   0x4000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT14_SHFT                                                                                      0xe
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT13_BMSK                                                                                   0x2000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT13_SHFT                                                                                      0xd
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT12_BMSK                                                                                   0x1000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT12_SHFT                                                                                      0xc
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT11_BMSK                                                                                    0x800
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT11_SHFT                                                                                      0xb
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT10_BMSK                                                                                    0x400
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT10_SHFT                                                                                      0xa
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT9_BMSK                                                                                     0x200
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT9_SHFT                                                                                       0x9
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT8_BMSK                                                                                     0x100
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT8_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT7_BMSK                                                                                      0x80
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT7_SHFT                                                                                       0x7
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT6_BMSK                                                                                      0x40
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT6_SHFT                                                                                       0x6
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT5_BMSK                                                                                      0x20
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT5_SHFT                                                                                       0x5
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT4_BMSK                                                                                      0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT4_SHFT                                                                                       0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT3_BMSK                                                                                       0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT3_SHFT                                                                                       0x3
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT2_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT2_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT1_BMSK                                                                                       0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT1_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT0_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_LOW_PORT0_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x0008a084)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_ADDR,v)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT63_BMSK                                                                              0x80000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT63_SHFT                                                                                    0x1f
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT62_BMSK                                                                              0x40000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT62_SHFT                                                                                    0x1e
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT61_BMSK                                                                              0x20000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT61_SHFT                                                                                    0x1d
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT60_BMSK                                                                              0x10000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT60_SHFT                                                                                    0x1c
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT59_BMSK                                                                               0x8000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT59_SHFT                                                                                    0x1b
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT58_BMSK                                                                               0x4000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT58_SHFT                                                                                    0x1a
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT57_BMSK                                                                               0x2000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT57_SHFT                                                                                    0x19
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT56_BMSK                                                                               0x1000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT56_SHFT                                                                                    0x18
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT55_BMSK                                                                                0x800000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT55_SHFT                                                                                    0x17
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT54_BMSK                                                                                0x400000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT54_SHFT                                                                                    0x16
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT53_BMSK                                                                                0x200000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT53_SHFT                                                                                    0x15
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT52_BMSK                                                                                0x100000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT52_SHFT                                                                                    0x14
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT51_BMSK                                                                                 0x80000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT51_SHFT                                                                                    0x13
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT50_BMSK                                                                                 0x40000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT50_SHFT                                                                                    0x12
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT49_BMSK                                                                                 0x20000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT49_SHFT                                                                                    0x11
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT48_BMSK                                                                                 0x10000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT48_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT47_BMSK                                                                                  0x8000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT47_SHFT                                                                                     0xf
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT46_BMSK                                                                                  0x4000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT46_SHFT                                                                                     0xe
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT45_BMSK                                                                                  0x2000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT45_SHFT                                                                                     0xd
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT44_BMSK                                                                                  0x1000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT44_SHFT                                                                                     0xc
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT43_BMSK                                                                                   0x800
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT43_SHFT                                                                                     0xb
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT42_BMSK                                                                                   0x400
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT42_SHFT                                                                                     0xa
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT41_BMSK                                                                                   0x200
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT41_SHFT                                                                                     0x9
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT40_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT40_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT39_BMSK                                                                                    0x80
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT39_SHFT                                                                                     0x7
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT38_BMSK                                                                                    0x40
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT38_SHFT                                                                                     0x6
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT37_BMSK                                                                                    0x20
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT37_SHFT                                                                                     0x5
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT36_BMSK                                                                                    0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT36_SHFT                                                                                     0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT35_BMSK                                                                                     0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT35_SHFT                                                                                     0x3
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT34_BMSK                                                                                     0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT34_SHFT                                                                                     0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT33_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT33_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT32_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTCLR0_HIGH_PORT32_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x0008a088)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_ADDR,v)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT31_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT31_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT30_BMSK                                                                               0x40000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT30_SHFT                                                                                     0x1e
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT29_BMSK                                                                               0x20000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT29_SHFT                                                                                     0x1d
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT28_BMSK                                                                               0x10000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT28_SHFT                                                                                     0x1c
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT27_BMSK                                                                                0x8000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT27_SHFT                                                                                     0x1b
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT26_BMSK                                                                                0x4000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT26_SHFT                                                                                     0x1a
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT25_BMSK                                                                                0x2000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT25_SHFT                                                                                     0x19
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT24_BMSK                                                                                0x1000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT24_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT23_BMSK                                                                                 0x800000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT23_SHFT                                                                                     0x17
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT22_BMSK                                                                                 0x400000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT22_SHFT                                                                                     0x16
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT21_BMSK                                                                                 0x200000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT21_SHFT                                                                                     0x15
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT20_BMSK                                                                                 0x100000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT20_SHFT                                                                                     0x14
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT19_BMSK                                                                                  0x80000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT19_SHFT                                                                                     0x13
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT18_BMSK                                                                                  0x40000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT18_SHFT                                                                                     0x12
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT17_BMSK                                                                                  0x20000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT17_SHFT                                                                                     0x11
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT16_BMSK                                                                                  0x10000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT16_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT15_BMSK                                                                                   0x8000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT15_SHFT                                                                                      0xf
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT14_BMSK                                                                                   0x4000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT14_SHFT                                                                                      0xe
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT13_BMSK                                                                                   0x2000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT13_SHFT                                                                                      0xd
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT12_BMSK                                                                                   0x1000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT12_SHFT                                                                                      0xc
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT11_BMSK                                                                                    0x800
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT11_SHFT                                                                                      0xb
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT10_BMSK                                                                                    0x400
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT10_SHFT                                                                                      0xa
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT9_BMSK                                                                                     0x200
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT9_SHFT                                                                                       0x9
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT8_BMSK                                                                                     0x100
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT8_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT7_BMSK                                                                                      0x80
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT7_SHFT                                                                                       0x7
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT6_BMSK                                                                                      0x40
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT6_SHFT                                                                                       0x6
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT5_BMSK                                                                                      0x20
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT5_SHFT                                                                                       0x5
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT4_BMSK                                                                                      0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT4_SHFT                                                                                       0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT3_BMSK                                                                                       0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT3_SHFT                                                                                       0x3
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT2_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT2_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT1_BMSK                                                                                       0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT1_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT0_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_LOW_PORT0_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x0008a08c)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_ADDR,v)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT63_BMSK                                                                              0x80000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT63_SHFT                                                                                    0x1f
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT62_BMSK                                                                              0x40000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT62_SHFT                                                                                    0x1e
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT61_BMSK                                                                              0x20000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT61_SHFT                                                                                    0x1d
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT60_BMSK                                                                              0x10000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT60_SHFT                                                                                    0x1c
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT59_BMSK                                                                               0x8000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT59_SHFT                                                                                    0x1b
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT58_BMSK                                                                               0x4000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT58_SHFT                                                                                    0x1a
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT57_BMSK                                                                               0x2000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT57_SHFT                                                                                    0x19
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT56_BMSK                                                                               0x1000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT56_SHFT                                                                                    0x18
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT55_BMSK                                                                                0x800000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT55_SHFT                                                                                    0x17
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT54_BMSK                                                                                0x400000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT54_SHFT                                                                                    0x16
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT53_BMSK                                                                                0x200000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT53_SHFT                                                                                    0x15
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT52_BMSK                                                                                0x100000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT52_SHFT                                                                                    0x14
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT51_BMSK                                                                                 0x80000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT51_SHFT                                                                                    0x13
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT50_BMSK                                                                                 0x40000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT50_SHFT                                                                                    0x12
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT49_BMSK                                                                                 0x20000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT49_SHFT                                                                                    0x11
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT48_BMSK                                                                                 0x10000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT48_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT47_BMSK                                                                                  0x8000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT47_SHFT                                                                                     0xf
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT46_BMSK                                                                                  0x4000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT46_SHFT                                                                                     0xe
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT45_BMSK                                                                                  0x2000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT45_SHFT                                                                                     0xd
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT44_BMSK                                                                                  0x1000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT44_SHFT                                                                                     0xc
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT43_BMSK                                                                                   0x800
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT43_SHFT                                                                                     0xb
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT42_BMSK                                                                                   0x400
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT42_SHFT                                                                                     0xa
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT41_BMSK                                                                                   0x200
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT41_SHFT                                                                                     0x9
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT40_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT40_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT39_BMSK                                                                                    0x80
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT39_SHFT                                                                                     0x7
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT38_BMSK                                                                                    0x40
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT38_SHFT                                                                                     0x6
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT37_BMSK                                                                                    0x20
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT37_SHFT                                                                                     0x5
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT36_BMSK                                                                                    0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT36_SHFT                                                                                     0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT35_BMSK                                                                                     0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT35_SHFT                                                                                     0x3
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT34_BMSK                                                                                     0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT34_SHFT                                                                                     0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT33_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT33_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT32_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSET0_HIGH_PORT32_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x0008a090)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_RMSK                                                                                   0xffffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_ADDR)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_ADDR, m)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT31_BMSK                                                                            0x80000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT31_SHFT                                                                                  0x1f
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT30_BMSK                                                                            0x40000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT30_SHFT                                                                                  0x1e
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT29_BMSK                                                                            0x20000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT29_SHFT                                                                                  0x1d
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT28_BMSK                                                                            0x10000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT28_SHFT                                                                                  0x1c
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT27_BMSK                                                                             0x8000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT27_SHFT                                                                                  0x1b
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT26_BMSK                                                                             0x4000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT26_SHFT                                                                                  0x1a
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT25_BMSK                                                                             0x2000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT25_SHFT                                                                                  0x19
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT24_BMSK                                                                             0x1000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT24_SHFT                                                                                  0x18
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT23_BMSK                                                                              0x800000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT23_SHFT                                                                                  0x17
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT22_BMSK                                                                              0x400000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT22_SHFT                                                                                  0x16
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT21_BMSK                                                                              0x200000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT21_SHFT                                                                                  0x15
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT20_BMSK                                                                              0x100000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT20_SHFT                                                                                  0x14
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT19_BMSK                                                                               0x80000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT19_SHFT                                                                                  0x13
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT18_BMSK                                                                               0x40000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT18_SHFT                                                                                  0x12
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT17_BMSK                                                                               0x20000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT17_SHFT                                                                                  0x11
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT16_BMSK                                                                               0x10000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT16_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT15_BMSK                                                                                0x8000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT15_SHFT                                                                                   0xf
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT14_BMSK                                                                                0x4000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT14_SHFT                                                                                   0xe
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT13_BMSK                                                                                0x2000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT13_SHFT                                                                                   0xd
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT12_BMSK                                                                                0x1000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT12_SHFT                                                                                   0xc
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT11_BMSK                                                                                 0x800
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT11_SHFT                                                                                   0xb
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT10_BMSK                                                                                 0x400
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT10_SHFT                                                                                   0xa
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT9_BMSK                                                                                  0x200
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT9_SHFT                                                                                    0x9
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT8_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT8_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT7_BMSK                                                                                   0x80
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT7_SHFT                                                                                    0x7
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT6_BMSK                                                                                   0x40
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT6_SHFT                                                                                    0x6
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT5_BMSK                                                                                   0x20
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT5_SHFT                                                                                    0x5
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT4_BMSK                                                                                   0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT4_SHFT                                                                                    0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT3_BMSK                                                                                    0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT3_SHFT                                                                                    0x3
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT2_BMSK                                                                                    0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT2_SHFT                                                                                    0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT1_BMSK                                                                                    0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT1_SHFT                                                                                    0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT0_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_LOW_PORT0_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x0008a094)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_RMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_ADDR)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_ADDR, m)
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT63_BMSK                                                                           0x80000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT63_SHFT                                                                                 0x1f
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT62_BMSK                                                                           0x40000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT62_SHFT                                                                                 0x1e
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT61_BMSK                                                                           0x20000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT61_SHFT                                                                                 0x1d
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT60_BMSK                                                                           0x10000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT60_SHFT                                                                                 0x1c
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT59_BMSK                                                                            0x8000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT59_SHFT                                                                                 0x1b
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT58_BMSK                                                                            0x4000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT58_SHFT                                                                                 0x1a
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT57_BMSK                                                                            0x2000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT57_SHFT                                                                                 0x19
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT56_BMSK                                                                            0x1000000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT56_SHFT                                                                                 0x18
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT55_BMSK                                                                             0x800000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT55_SHFT                                                                                 0x17
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT54_BMSK                                                                             0x400000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT54_SHFT                                                                                 0x16
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT53_BMSK                                                                             0x200000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT53_SHFT                                                                                 0x15
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT52_BMSK                                                                             0x100000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT52_SHFT                                                                                 0x14
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT51_BMSK                                                                              0x80000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT51_SHFT                                                                                 0x13
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT50_BMSK                                                                              0x40000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT50_SHFT                                                                                 0x12
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT49_BMSK                                                                              0x20000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT49_SHFT                                                                                 0x11
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT48_BMSK                                                                              0x10000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT48_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT47_BMSK                                                                               0x8000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT47_SHFT                                                                                  0xf
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT46_BMSK                                                                               0x4000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT46_SHFT                                                                                  0xe
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT45_BMSK                                                                               0x2000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT45_SHFT                                                                                  0xd
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT44_BMSK                                                                               0x1000
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT44_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT43_BMSK                                                                                0x800
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT43_SHFT                                                                                  0xb
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT42_BMSK                                                                                0x400
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT42_SHFT                                                                                  0xa
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT41_BMSK                                                                                0x200
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT41_SHFT                                                                                  0x9
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT40_BMSK                                                                                0x100
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT40_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT39_BMSK                                                                                 0x80
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT39_SHFT                                                                                  0x7
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT38_BMSK                                                                                 0x40
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT38_SHFT                                                                                  0x6
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT37_BMSK                                                                                 0x20
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT37_SHFT                                                                                  0x5
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT36_BMSK                                                                                 0x10
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT36_SHFT                                                                                  0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT35_BMSK                                                                                  0x8
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT35_SHFT                                                                                  0x3
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT34_BMSK                                                                                  0x4
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT34_SHFT                                                                                  0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT33_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT33_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT32_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_SPARE_CSR_SBM_FLAGOUTSTATUS0_HIGH_PORT32_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x0008b000)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_RMSK                                                                                       0xffffff
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                            0xff0000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                0x10
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_UNITCONFID_BMSK                                                                              0xffff
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_HIGH_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x0008b004)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_HIGH_RMSK                                                                                    0xffffffff
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_HIGH_QNOCID_BMSK                                                                             0xffffffff
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_SWID_HIGH_QNOCID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x0008b080)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_RMSK                                                                                 0xfffff
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_ADDR,v)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT19_BMSK                                                                          0x80000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT19_SHFT                                                                             0x13
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT18_BMSK                                                                          0x40000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT18_SHFT                                                                             0x12
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT17_BMSK                                                                          0x20000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT17_SHFT                                                                             0x11
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT16_BMSK                                                                          0x10000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT16_SHFT                                                                             0x10
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT15_BMSK                                                                           0x8000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT15_SHFT                                                                              0xf
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT14_BMSK                                                                           0x4000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT14_SHFT                                                                              0xe
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT13_BMSK                                                                           0x2000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT13_SHFT                                                                              0xd
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT12_BMSK                                                                           0x1000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT12_SHFT                                                                              0xc
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT11_BMSK                                                                            0x800
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT11_SHFT                                                                              0xb
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT10_BMSK                                                                            0x400
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT10_SHFT                                                                              0xa
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT9_BMSK                                                                             0x200
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT9_SHFT                                                                               0x9
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT8_BMSK                                                                             0x100
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT8_SHFT                                                                               0x8
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT7_BMSK                                                                              0x80
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT7_SHFT                                                                               0x7
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT6_BMSK                                                                              0x40
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT6_SHFT                                                                               0x6
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT5_BMSK                                                                              0x20
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT5_SHFT                                                                               0x5
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT4_BMSK                                                                              0x10
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT4_SHFT                                                                               0x4
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT3_BMSK                                                                               0x8
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT3_SHFT                                                                               0x3
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT2_BMSK                                                                               0x4
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT2_SHFT                                                                               0x2
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT1_BMSK                                                                               0x2
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT1_SHFT                                                                               0x1
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT0_BMSK                                                                               0x1
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTCLR0_LOW_PORT0_SHFT                                                                               0x0

#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x0008b088)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_RMSK                                                                                 0xfffff
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_ADDR,v)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT19_BMSK                                                                          0x80000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT19_SHFT                                                                             0x13
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT18_BMSK                                                                          0x40000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT18_SHFT                                                                             0x12
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT17_BMSK                                                                          0x20000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT17_SHFT                                                                             0x11
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT16_BMSK                                                                          0x10000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT16_SHFT                                                                             0x10
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT15_BMSK                                                                           0x8000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT15_SHFT                                                                              0xf
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT14_BMSK                                                                           0x4000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT14_SHFT                                                                              0xe
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT13_BMSK                                                                           0x2000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT13_SHFT                                                                              0xd
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT12_BMSK                                                                           0x1000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT12_SHFT                                                                              0xc
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT11_BMSK                                                                            0x800
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT11_SHFT                                                                              0xb
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT10_BMSK                                                                            0x400
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT10_SHFT                                                                              0xa
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT9_BMSK                                                                             0x200
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT9_SHFT                                                                               0x9
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT8_BMSK                                                                             0x100
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT8_SHFT                                                                               0x8
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT7_BMSK                                                                              0x80
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT7_SHFT                                                                               0x7
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT6_BMSK                                                                              0x40
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT6_SHFT                                                                               0x6
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT5_BMSK                                                                              0x20
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT5_SHFT                                                                               0x5
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT4_BMSK                                                                              0x10
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT4_SHFT                                                                               0x4
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT3_BMSK                                                                               0x8
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT3_SHFT                                                                               0x3
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT2_BMSK                                                                               0x4
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT2_SHFT                                                                               0x2
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT1_BMSK                                                                               0x2
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT1_SHFT                                                                               0x1
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT0_BMSK                                                                               0x1
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSET0_LOW_PORT0_SHFT                                                                               0x0

#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x0008b090)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_RMSK                                                                              0xfffff
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_ADDR)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_ADDR, m)
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT19_BMSK                                                                       0x80000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT19_SHFT                                                                          0x13
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT18_BMSK                                                                       0x40000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT18_SHFT                                                                          0x12
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT17_BMSK                                                                       0x20000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT17_SHFT                                                                          0x11
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT16_BMSK                                                                       0x10000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT16_SHFT                                                                          0x10
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT15_BMSK                                                                        0x8000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT15_SHFT                                                                           0xf
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT14_BMSK                                                                        0x4000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT14_SHFT                                                                           0xe
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT13_BMSK                                                                        0x2000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT13_SHFT                                                                           0xd
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT12_BMSK                                                                        0x1000
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT12_SHFT                                                                           0xc
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT11_BMSK                                                                         0x800
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT11_SHFT                                                                           0xb
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT10_BMSK                                                                         0x400
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT10_SHFT                                                                           0xa
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT9_BMSK                                                                          0x200
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT9_SHFT                                                                            0x9
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT8_BMSK                                                                          0x100
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT8_SHFT                                                                            0x8
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT7_BMSK                                                                           0x80
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT7_SHFT                                                                            0x7
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT6_BMSK                                                                           0x40
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT6_SHFT                                                                            0x6
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT5_BMSK                                                                           0x20
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT5_SHFT                                                                            0x5
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT4_BMSK                                                                           0x10
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT4_SHFT                                                                            0x4
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT3_BMSK                                                                            0x8
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT3_SHFT                                                                            0x3
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT2_BMSK                                                                            0x4
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT2_SHFT                                                                            0x2
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT1_BMSK                                                                            0x2
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT1_SHFT                                                                            0x1
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT0_BMSK                                                                            0x1
#define HWIO_GEM_NOC_STAT_PROBE_URG_CH_SBM_FLAGOUTSTATUS0_LOW_PORT0_SHFT                                                                            0x0

#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_ADDR                                                                                               (GEM_NOC_REG_BASE      + 0x0008c000)
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_RMSK                                                                                                 0xffffff
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                      0xff0000
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                          0x10
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                        0xffff
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                           0x0

#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_HIGH_ADDR                                                                                              (GEM_NOC_REG_BASE      + 0x0008c004)
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_HIGH_RMSK                                                                                              0xffffffff
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_TG_DONE_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_TG_DONE_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_HIGH_QNOCID_BMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_TG_DONE_SBM_SWID_HIGH_QNOCID_SHFT                                                                                              0x0

#define HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x0008c100)
#define HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_RMSK                                                                                                  0x3
#define HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_ADDR)
#define HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_ADDR, m)
#define HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_PORT1_BMSK                                                                                            0x2
#define HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_PORT1_SHFT                                                                                            0x1
#define HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_PORT0_BMSK                                                                                            0x1
#define HWIO_GEM_NOC_TG_DONE_SBM_SENSEIN0_LOW_PORT0_SHFT                                                                                            0x0

#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_ADDR                                                                                            (GEM_NOC_REG_BASE      + 0x0008d000)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_RMSK                                                                                              0xffffff
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                   0xff0000
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                       0x10
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                     0xffff
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_HIGH_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x0008d004)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_HIGH_RMSK                                                                                           0xffffffff
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_HIGH_QNOCID_BMSK                                                                                    0xffffffff
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SWID_HIGH_QNOCID_SHFT                                                                                           0x0

#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTCLR0_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x0008d080)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTCLR0_LOW_RMSK                                                                                            0x1
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTCLR0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTCLR0_LOW_ADDR,v)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTCLR0_LOW_PORT0_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTCLR0_LOW_PORT0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSET0_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x0008d088)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSET0_LOW_RMSK                                                                                            0x1
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSET0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSET0_LOW_ADDR,v)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSET0_LOW_PORT0_BMSK                                                                                      0x1
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSET0_LOW_PORT0_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSTATUS0_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x0008d090)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSTATUS0_LOW_RMSK                                                                                         0x1
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSTATUS0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSTATUS0_LOW_ADDR)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSTATUS0_LOW_ADDR, m)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSTATUS0_LOW_PORT0_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_FLAGOUTSTATUS0_LOW_PORT0_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SENSEIN0_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x0008d100)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SENSEIN0_LOW_RMSK                                                                                               0x1
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SENSEIN0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_TWOCH_MODE_SBM_SENSEIN0_LOW_ADDR)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SENSEIN0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_TWOCH_MODE_SBM_SENSEIN0_LOW_ADDR, m)
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SENSEIN0_LOW_PORT0_BMSK                                                                                         0x1
#define HWIO_GEM_NOC_TWOCH_MODE_SBM_SENSEIN0_LOW_PORT0_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x0008e000)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x0008e004)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x0008e008)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_RMSK                                                                                      0x17f113
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                         0x100000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                             0x14
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                            0x40000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                               0x12
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                             0x20000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                0x11
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                             0x10000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                              0x8000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                 0xf
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                               0x4000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                  0xe
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                              0x2000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                 0xd
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                               0x1000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                0x100
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                               0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                      0x3
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x0008e010)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                        0x3
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                             0x2
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                             0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                              0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                              0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x0008e018)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_RMSK                                                                                         0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                               0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                               0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x0008e020)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                             0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                             0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x0008e028)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                        0x1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                              0x1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                               0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x0008e030)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                            0x1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                             0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x0008e038)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                     0x77777
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                           0x70000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                              0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                            0x7000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                               0xc
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                             0x700
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                               0x8
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                0x70
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                 0x4
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                0x7
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x0008e048)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_RMSK                                                                                         0xf0f0f
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                  0xf0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                     0xf00
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                       0xf
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x0008e050)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                    0x1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                      0x1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                       0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x0008f000)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x0008f004)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x0008f008)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_RMSK                                                                                      0x17f113
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                         0x100000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                             0x14
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                            0x40000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                               0x12
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                             0x20000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                0x11
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                             0x10000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                              0x8000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                 0xf
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                               0x4000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                  0xe
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                              0x2000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                 0xd
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                               0x1000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                0x100
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                               0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                      0x3
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x0008f010)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                        0x3
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                             0x2
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                             0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                              0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                              0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x0008f018)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_RMSK                                                                                         0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                               0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                               0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x0008f020)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                             0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                             0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x0008f028)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                        0x1f
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                              0x1f
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                               0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x0008f030)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                            0x1f
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                             0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x0008f038)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                     0x77777
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                           0x70000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                              0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                            0x7000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                               0xc
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                             0x700
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                               0x8
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                0x70
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                 0x4
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                0x7
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x0008f048)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_RMSK                                                                                         0xf0f0f
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                  0xf0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                     0xf00
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                       0xf
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x0008f050)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                    0x1f
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                      0x1f
#define HWIO_GEM_NOC_ALM_SYS_TCU_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                       0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00091008)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_RMSK                                                                       0xfff
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_CHM_APPS_SYS_CLKACTIVE_BMSK                                                0x800
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_CHM_APPS_SYS_CLKACTIVE_SHFT                                                  0xb
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QNS_PCIE_T_BMSK                                                            0x400
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QNS_PCIE_T_SHFT                                                              0xa
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QNS_CNOC_T_BMSK                                                            0x200
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QNS_CNOC_T_SHFT                                                              0x9
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_CHM_APPS_SYS_BMSK                                                          0x100
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_CHM_APPS_SYS_SHFT                                                            0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QCI_QNS_PCIE_PIPE_BMSK                                                      0x80
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QCI_QNS_PCIE_PIPE_SHFT                                                       0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QCI_QNS_CNOC_PIPE_BMSK                                                      0x40
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QCI_QNS_CNOC_PIPE_SHFT                                                       0x6
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QCI_DVM_EXTRACT_APPS_SYS_BMSK                                               0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_QCI_DVM_EXTRACT_APPS_SYS_SHFT                                                0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_PCIE_DMX_BMSK                                                  0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_PCIE_DMX_SHFT                                                   0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_DBG_DBG_SWITCH_GEM_NOC_OBS_TO_DBG_GEM_NOC_OBS_MUX_BMSK                       0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_DBG_DBG_SWITCH_GEM_NOC_OBS_TO_DBG_GEM_NOC_OBS_MUX_SHFT                       0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_SRV_SYS_REQ_DEMUX_TO_SRV_SRV_SWITCH_SRVC_SYS_GEMNOC_BMSK                     0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_SRV_SYS_REQ_DEMUX_TO_SRV_SRV_SWITCH_SRVC_SYS_GEMNOC_SHFT                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_DTP_REQ_TO_SYS_XBAR_TO_QNS_PCIE_T_BMSK                                       0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_DTP_REQ_TO_SYS_XBAR_TO_QNS_PCIE_T_SHFT                                       0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_DTP_REQ_TO_CNOC_MUX_TO_QNS_CNOC_T_BMSK                                       0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_ACTIVEDIS_LOW_DTP_REQ_TO_CNOC_MUX_TO_QNS_CNOC_T_SHFT                                       0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00091010)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                 0x1ff
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNS_PCIE_T_BMSK                                                      0x100
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNS_PCIE_T_SHFT                                                        0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNS_CNOC_T_BMSK                                                       0x80
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNS_CNOC_T_SHFT                                                        0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_CHM_APPS_SYS_BMSK                                                     0x40
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_CHM_APPS_SYS_SHFT                                                      0x6
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_REQACKMERGER_BMSK                                                     0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_REQACKMERGER_SHFT                                                      0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                        0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                         0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_DVM_DVM_FENCER_ALM_SYS_TCU_BMSK                                        0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_DVM_DVM_FENCER_ALM_SYS_TCU_SHFT                                        0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_DVM_DVM_FENCER_ALM_GPU_TCU_BMSK                                        0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_DVM_DVM_FENCER_ALM_GPU_TCU_SHFT                                        0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_PCIE_EC_BMSK                                                   0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_PCIE_EC_SHFT                                                   0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_CNOC_EC_BMSK                                                   0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_CNOC_EC_SHFT                                                   0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x00091018)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_CNOC_SF_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00091020)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_RMSK                                                                      0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_QSM_GEMNOC_CFG_CLKACTIVE_BMSK                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_ACTIVEDIS_LOW_QSM_GEMNOC_CFG_CLKACTIVE_SHFT                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                         (GEM_NOC_REG_BASE      + 0x00091028)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                      0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                      0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00091030)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_RMSK                                                                     0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                          0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CFG_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                          0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_ADDR                                                                   (GEM_NOC_REG_BASE      + 0x00091038)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_RMSK                                                                   0xffffffff
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNS_LLCC1_T_BMSK                                                       0x80000000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNS_LLCC1_T_SHFT                                                             0x1f
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNS_LLCC0_T_BMSK                                                       0x40000000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNS_LLCC0_T_SHFT                                                             0x1e
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_CHM_APPS1_BMSK                                                         0x20000000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_CHM_APPS1_SHFT                                                               0x1d
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_CHM_APPS0_BMSK                                                         0x10000000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_CHM_APPS0_SHFT                                                               0x1c
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCI_PIPE_QNS_LLCC3_T_BMSK                                           0x8000000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCI_PIPE_QNS_LLCC3_T_SHFT                                                0x1b
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCI_PIPE_QNS_LLCC2_T_BMSK                                           0x4000000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCI_PIPE_QNS_LLCC2_T_SHFT                                                0x1a
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCI_PIPE_QNS_LLCC1_T_BMSK                                           0x2000000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCI_PIPE_QNS_LLCC1_T_SHFT                                                0x19
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCI_PIPE_QNS_LLCC0_T_BMSK                                           0x1000000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCI_PIPE_QNS_LLCC0_T_SHFT                                                0x18
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCIDIRECTORY_ODD_BMSK                                                0x800000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCIDIRECTORY_ODD_SHFT                                                    0x17
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCIDIRECTORY_EVEN_BMSK                                               0x400000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QCI_QCIDIRECTORY_EVEN_SHFT                                                   0x16
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_PCIE_DMX_BMSK                                               0x200000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_PCIE_DMX_SHFT                                                   0x15
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                   0x100000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                       0x14
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_DBG_GLADIATOR_OBS_MUX_TO_DBG_DBG_PIPE_GLADIATOR_OBS_BMSK                  0x80000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_DBG_GLADIATOR_OBS_MUX_TO_DBG_DBG_PIPE_GLADIATOR_OBS_SHFT                     0x13
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_SNOC_SF_I_TO_DTP_REQ_FROM_SNOC_SF_RATE_ADAPTER_BMSK                   0x40000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_SNOC_SF_I_TO_DTP_REQ_FROM_SNOC_SF_RATE_ADAPTER_SHFT                      0x12
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_SNOC_GC_I_TO_DTP_REQ_FROM_SNOC_GC_RATE_ADAPTER_BMSK                   0x20000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_SNOC_GC_I_TO_DTP_REQ_FROM_SNOC_GC_RATE_ADAPTER_SHFT                      0x11
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_PCIE_I_TO_DTP_REQ_FROM_PCIE_RATE_ADAPTER_BMSK                         0x10000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_PCIE_I_TO_DTP_REQ_FROM_PCIE_RATE_ADAPTER_SHFT                            0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_NSP_NOC1_I_TO_DTP_REQ_FROM_NSP_NOC1_RATE_ADAPTER_BMSK                  0x8000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_NSP_NOC1_I_TO_DTP_REQ_FROM_NSP_NOC1_RATE_ADAPTER_SHFT                     0xf
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_NSP_NOC0_I_TO_DTP_REQ_FROM_NSP_NOC0_RATE_ADAPTER_BMSK                  0x4000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_NSP_NOC0_I_TO_DTP_REQ_FROM_NSP_NOC0_RATE_ADAPTER_SHFT                     0xe
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MODEM_I_TO_DTP_REQ_FROM_MODEM_RATE_ADAPTER_BMSK                        0x2000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MODEM_I_TO_DTP_REQ_FROM_MODEM_RATE_ADAPTER_SHFT                           0xd
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MNOC_SF1_I_TO_DTP_REQ_FROM_MNOC_SF1_RATE_ADAPTER_BMSK                  0x1000
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MNOC_SF1_I_TO_DTP_REQ_FROM_MNOC_SF1_RATE_ADAPTER_SHFT                     0xc
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MNOC_SF0_I_TO_DTP_REQ_FROM_MNOC_SF0_RATE_ADAPTER_BMSK                   0x800
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MNOC_SF0_I_TO_DTP_REQ_FROM_MNOC_SF0_RATE_ADAPTER_SHFT                     0xb
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MNOC_HF1_I_TO_DTP_REQ_FROM_MNOC_HF1_RATE_ADAPTER_BMSK                   0x400
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MNOC_HF1_I_TO_DTP_REQ_FROM_MNOC_HF1_RATE_ADAPTER_SHFT                     0xa
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MNOC_HF0_I_TO_DTP_REQ_FROM_MNOC_HF0_RATE_ADAPTER_BMSK                   0x200
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MNOC_HF0_I_TO_DTP_REQ_FROM_MNOC_HF0_RATE_ADAPTER_SHFT                     0x9
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MDSP_I_TO_DTP_REQ_FROM_MDSP_RATE_ADAPTER_BMSK                           0x100
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_MDSP_I_TO_DTP_REQ_FROM_MDSP_RATE_ADAPTER_SHFT                             0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_LPASS_I_TO_DTP_REQ_FROM_LPASS_RATE_ADAPTER_BMSK                          0x80
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_LPASS_I_TO_DTP_REQ_FROM_LPASS_RATE_ADAPTER_SHFT                           0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_GPU1_I_TO_DTP_REQ_FROM_GPU1_RATE_ADAPTER_BMSK                            0x40
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_GPU1_I_TO_DTP_REQ_FROM_GPU1_RATE_ADAPTER_SHFT                             0x6
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_GPU0_I_TO_DTP_REQ_FROM_GPU0_RATE_ADAPTER_BMSK                            0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_QNM_GPU0_I_TO_DTP_REQ_FROM_GPU0_RATE_ADAPTER_SHFT                             0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_SRV_SYS_SHUB_LINK_TO_SRV_SYS_SHUB_REQ_DMX_BMSK                               0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_SRV_SYS_SHUB_LINK_TO_SRV_SYS_SHUB_REQ_DMX_SHFT                                0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_SRV_SHUB_LINK_TO_SRV_EVEN_SHUB_REQ_DMX_BMSK                                   0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_SRV_SHUB_LINK_TO_SRV_EVEN_SHUB_REQ_DMX_SHFT                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_SRV_ODD_SHUB_LINK_TO_SRV_ODD_SHUB_REQ_DMX_BMSK                                0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_SRV_ODD_SHUB_LINK_TO_SRV_ODD_SHUB_REQ_DMX_SHFT                                0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_SYS_TCU_LINK_TO_DTP_REQ_FROM_SYS_TCU_DMX_BMSK                    0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_SYS_TCU_LINK_TO_DTP_REQ_FROM_SYS_TCU_DMX_SHFT                    0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_GPU_TCU_LINK_TO_DTP_REQ_FROM_GPU_TCU_DMX_BMSK                    0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_GPU_TCU_LINK_TO_DTP_REQ_FROM_GPU_TCU_DMX_SHFT                    0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x0009103c)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_RMSK                                                                        0x3f
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_CHM_APPS1_CLKACTIVE_BMSK                                                    0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_CHM_APPS1_CLKACTIVE_SHFT                                                     0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_CHM_APPS0_CLKACTIVE_BMSK                                                    0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_CHM_APPS0_CLKACTIVE_SHFT                                                     0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_TRAFFIC_GEN_ODD_BMSK                                                         0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_TRAFFIC_GEN_ODD_SHFT                                                         0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_TRAFFIC_GEN_EVEN_BMSK                                                        0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_TRAFFIC_GEN_EVEN_SHFT                                                        0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_QNS_LLCC3_T_BMSK                                                             0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_QNS_LLCC3_T_SHFT                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_QNS_LLCC2_T_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_ACTIVEDIS_HIGH_QNS_LLCC2_T_SHFT                                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00091040)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                  0x7ff
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_QNS_LLCC3_T_BMSK                                                      0x400
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_QNS_LLCC3_T_SHFT                                                        0xa
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_QNS_LLCC2_T_BMSK                                                      0x200
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_QNS_LLCC2_T_SHFT                                                        0x9
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_QNS_LLCC1_T_BMSK                                                      0x100
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_QNS_LLCC1_T_SHFT                                                        0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_QNS_LLCC0_T_BMSK                                                       0x80
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_QNS_LLCC0_T_SHFT                                                        0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_CHM_APPS1_BMSK                                                         0x40
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_CHM_APPS1_SHFT                                                          0x6
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_CHM_APPS0_BMSK                                                         0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_CHM_APPS0_SHFT                                                          0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                         0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                          0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_LLCC3_EC_BMSK                                                   0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_LLCC3_EC_SHFT                                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_LLCC2_EC_BMSK                                                   0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_LLCC2_EC_SHFT                                                   0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_LLCC1_EC_BMSK                                                   0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_LLCC1_EC_SHFT                                                   0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_LLCC0_EC_BMSK                                                   0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_CLKONTOACTIVEEN_LOW_DBG_POC_LLCC0_EC_SHFT                                                   0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00091048)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_RMSK                                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                              0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GEMNOC_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                              0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x00091050)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_RMSK                                                                           0x7ff
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_DVM_CLKACTIVE_BMSK                                                             0x400
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_DVM_CLKACTIVE_SHFT                                                               0xa
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_QNM_GPU1_CLKACTIVE_BMSK                                                        0x200
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_QNM_GPU1_CLKACTIVE_SHFT                                                          0x9
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_QNM_GPU0_CLKACTIVE_BMSK                                                        0x100
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_QNM_GPU0_CLKACTIVE_SHFT                                                          0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_ALM_GPU_TCU_CLKACTIVE_BMSK                                                      0x80
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_ALM_GPU_TCU_CLKACTIVE_SHFT                                                       0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                          0x40
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                           0x6
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_DBG_GPU_TCU_MUX_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_BMSK                               0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_DBG_GPU_TCU_MUX_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_SHFT                                0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_DBG_GPU1_LINK_TO_DBG_ODD_TO_GEMNOC_OBS_MUX_BMSK                                 0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_DBG_GPU1_LINK_TO_DBG_ODD_TO_GEMNOC_OBS_MUX_SHFT                                  0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_DBG_GPU0_LINK_TO_DBG_EVEN_TO_GEMNOC_OBS_MUX_BMSK                                 0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_DBG_GPU0_LINK_TO_DBG_EVEN_TO_GEMNOC_OBS_MUX_SHFT                                 0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_SRV_GPU_TCU_LINK_TO_SRV_SYS_GPU_REQ_DMX_BMSK                                     0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_SRV_GPU_TCU_LINK_TO_SRV_SYS_GPU_REQ_DMX_SHFT                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_SRV_GPU1_LINK_TO_QNM_GPU1_I_BMSK                                                 0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_SRV_GPU1_LINK_TO_QNM_GPU1_I_SHFT                                                 0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_SRV_GPU0_LINK_TO_QNM_GPU0_I_BMSK                                                 0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_ACTIVEDIS_LOW_SRV_GPU0_LINK_TO_QNM_GPU0_I_SHFT                                                 0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                                (GEM_NOC_REG_BASE      + 0x00091058)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                      0x1f
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_QNM_GPU1_I_BMSK                                                           0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_QNM_GPU1_I_SHFT                                                            0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_QNM_GPU0_I_BMSK                                                            0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_QNM_GPU0_I_SHFT                                                            0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_ALM_GPU_TCU_I_BMSK                                                         0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_ALM_GPU_TCU_I_SHFT                                                         0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                             0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_DBG_GPU_TCU_EC_BMSK                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_CLKONTOACTIVEEN_LOW_DBG_GPU_TCU_EC_SHFT                                                        0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x00091060)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_RMSK                                                                            0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                                 0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_GPU_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                                 0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_ADDR                                                                    (GEM_NOC_REG_BASE      + 0x00091068)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_RMSK                                                                           0xf
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_QNM_LPASS_CLKACTIVE_BMSK                                                       0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_QNM_LPASS_CLKACTIVE_SHFT                                                       0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                         0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                         0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_DBG_LPASS_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_BMSK                               0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_DBG_LPASS_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_SHFT                               0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_SRV_SRV_LINK_LPI_NOC_CLK_TO_SRV_SRV_SWITCH_LPI_NOC_CLK_BMSK                    0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_ACTIVEDIS_LOW_SRV_SRV_LINK_LPI_NOC_CLK_TO_SRV_SRV_SWITCH_LPI_NOC_CLK_SHFT                    0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x00091070)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                     0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_QNM_LPASS_I_BMSK                                                         0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_QNM_LPASS_I_SHFT                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                           0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                           0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_ADDR                                                                   (GEM_NOC_REG_BASE      + 0x00091078)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_RMSK                                                                          0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                               0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_LPASS_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                               0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x00091080)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_RMSK                                                                            0xf
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_QNM_MDSP_CLKACTIVE_BMSK                                                         0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_QNM_MDSP_CLKACTIVE_SHFT                                                         0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                          0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                          0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_DBG_MDSP_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_BMSK                                 0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_DBG_MDSP_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_SHFT                                 0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_SRV_MDSP_LINK_TO_SRV_SRV_SWITCH_MDSP_CLK_BMSK                                   0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_ACTIVEDIS_LOW_SRV_MDSP_LINK_TO_SRV_SRV_SWITCH_MDSP_CLK_SHFT                                   0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                               (GEM_NOC_REG_BASE      + 0x00091088)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                      0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_QNM_MDSP_I_BMSK                                                           0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_QNM_MDSP_I_SHFT                                                           0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                            0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                            0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_ADDR                                                                    (GEM_NOC_REG_BASE      + 0x00091090)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_RMSK                                                                           0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                                0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MDSP_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                                0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00091098)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_RMSK                                                                        0xff
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_QNM_MNOC_HF1_CLKACTIVE_BMSK                                                 0x80
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_QNM_MNOC_HF1_CLKACTIVE_SHFT                                                  0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_QNM_MNOC_HF0_CLKACTIVE_BMSK                                                 0x40
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_QNM_MNOC_HF0_CLKACTIVE_SHFT                                                  0x6
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                      0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                       0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_DBG_MNOC_HF1_LINK_TO_DBG_ODD_TO_GEMNOC_OBS_MUX_BMSK                         0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_DBG_MNOC_HF1_LINK_TO_DBG_ODD_TO_GEMNOC_OBS_MUX_SHFT                          0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_DBG_MNOC_HF0_LINK_TO_DBG_EVEN_TO_GEMNOC_OBS_MUX_BMSK                         0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_DBG_MNOC_HF0_LINK_TO_DBG_EVEN_TO_GEMNOC_OBS_MUX_SHFT                         0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_SRV_MNOC_HF1_LINK_TO_QNM_MNOC_HF1_I_BMSK                                     0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_SRV_MNOC_HF1_LINK_TO_QNM_MNOC_HF1_I_SHFT                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_SRV_MNOC_HF0_LINK_TO_QNM_MNOC_HF0_I_BMSK                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_SRV_MNOC_HF0_LINK_TO_QNM_MNOC_HF0_I_SHFT                                     0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_SRV_SRV_LINK_MNOC_HF_CLK_TO_MNOC_HF_CLK_BMSK                                 0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_ACTIVEDIS_LOW_SRV_SRV_LINK_MNOC_HF_CLK_TO_MNOC_HF_CLK_SHFT                                 0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x000910a0)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                   0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_QNM_MNOC_HF1_I_BMSK                                                    0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_QNM_MNOC_HF1_I_SHFT                                                    0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_QNM_MNOC_HF0_I_BMSK                                                    0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_QNM_MNOC_HF0_I_SHFT                                                    0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                         0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x000910a8)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_HF_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x000910b0)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_RMSK                                                                        0xff
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_QNM_MNOC_SF1_CLKACTIVE_BMSK                                                 0x80
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_QNM_MNOC_SF1_CLKACTIVE_SHFT                                                  0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_QNM_MNOC_SF0_CLKACTIVE_BMSK                                                 0x40
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_QNM_MNOC_SF0_CLKACTIVE_SHFT                                                  0x6
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                      0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                       0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_DBG_MNOC_SF1_LINK_TO_DBG_ODD_TO_GEMNOC_OBS_MUX_BMSK                         0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_DBG_MNOC_SF1_LINK_TO_DBG_ODD_TO_GEMNOC_OBS_MUX_SHFT                          0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_DBG_MNOC_SF0_LINK_TO_DBG_EVEN_TO_GEMNOC_OBS_MUX_BMSK                         0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_DBG_MNOC_SF0_LINK_TO_DBG_EVEN_TO_GEMNOC_OBS_MUX_SHFT                         0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_SRV_MNOC_SF1_LINK_TO_QNM_MNOC_SF1_I_BMSK                                     0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_SRV_MNOC_SF1_LINK_TO_QNM_MNOC_SF1_I_SHFT                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_SRV_MNOC_SF0_LINK_TO_QNM_MNOC_SF0_I_BMSK                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_SRV_MNOC_SF0_LINK_TO_QNM_MNOC_SF0_I_SHFT                                     0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_SRV_SRV_LINK_MNOC_SF_CLK_TO_MNOC_SF_CLK_BMSK                                 0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_ACTIVEDIS_LOW_SRV_SRV_LINK_MNOC_SF_CLK_TO_MNOC_SF_CLK_SHFT                                 0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x000910b8)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                   0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNM_MNOC_SF1_I_BMSK                                                    0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNM_MNOC_SF1_I_SHFT                                                    0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNM_MNOC_SF0_I_BMSK                                                    0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNM_MNOC_SF0_I_SHFT                                                    0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                         0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x000910c0)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MNOC_SF_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_ADDR                                                                    (GEM_NOC_REG_BASE      + 0x000910c8)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_RMSK                                                                           0xf
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_QNM_MODEM_CLKACTIVE_BMSK                                                       0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_QNM_MODEM_CLKACTIVE_SHFT                                                       0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                         0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                         0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_DBG_MODEM_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_BMSK                               0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_DBG_MODEM_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_SHFT                               0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_SRV_MODEM_LINK_TO_SRV_SRV_SWITCH_MODEM_CLK_BMSK                                0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_ACTIVEDIS_LOW_SRV_MODEM_LINK_TO_SRV_SRV_SWITCH_MODEM_CLK_SHFT                                0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                              (GEM_NOC_REG_BASE      + 0x000910d0)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                     0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_QNM_MODEM_I_BMSK                                                         0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_QNM_MODEM_I_SHFT                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                           0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                           0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_ADDR                                                                   (GEM_NOC_REG_BASE      + 0x000910d8)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_RMSK                                                                          0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                               0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_MODEM_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                               0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x000910e0)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_RMSK                                                                        0xff
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_QNM_NSP_NOC1_CLKACTIVE_BMSK                                                 0x80
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_QNM_NSP_NOC1_CLKACTIVE_SHFT                                                  0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_QNM_NSP_NOC0_CLKACTIVE_BMSK                                                 0x40
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_QNM_NSP_NOC0_CLKACTIVE_SHFT                                                  0x6
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                      0x20
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                       0x5
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_DBG_NSPNOC1_LINK_TO_DBG_ODD_TO_GEMNOC_OBS_MUX_BMSK                          0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_DBG_NSPNOC1_LINK_TO_DBG_ODD_TO_GEMNOC_OBS_MUX_SHFT                           0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_DBG_NSPNOC0_LINK_TO_DBG_EVEN_TO_GEMNOC_OBS_MUX_BMSK                          0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_DBG_NSPNOC0_LINK_TO_DBG_EVEN_TO_GEMNOC_OBS_MUX_SHFT                          0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_SRV_NSP_NOC1_LINK_TO_QNM_NSP_NOC1_I_BMSK                                     0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_SRV_NSP_NOC1_LINK_TO_QNM_NSP_NOC1_I_SHFT                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_SRV_NSP_NOC0_LINK_TO_QNM_NSP_NOC0_I_BMSK                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_SRV_NSP_NOC0_LINK_TO_QNM_NSP_NOC0_I_SHFT                                     0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_SRV_SRV_LINK_NSP_NOC_CLK_TO_NSP_NOC_CLK_BMSK                                 0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_ACTIVEDIS_LOW_SRV_SRV_LINK_NSP_NOC_CLK_TO_NSP_NOC_CLK_SHFT                                 0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x000910e8)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                   0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_QNM_NSP_NOC1_I_BMSK                                                    0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_QNM_NSP_NOC1_I_SHFT                                                    0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_QNM_NSP_NOC0_I_BMSK                                                    0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_QNM_NSP_NOC0_I_SHFT                                                    0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                         0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x000910f0)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_NSP_NOC_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x000910f8)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_RMSK                                                                        0x1f
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_QNM_PCIE_CLKACTIVE_BMSK                                                     0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_QNM_PCIE_CLKACTIVE_SHFT                                                      0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_PCIE_DMX_BMSK                                                   0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_DTP_REQ_FROM_PCIE_DMX_SHFT                                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                       0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                       0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_DBG_PCIE_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_BMSK                              0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_DBG_PCIE_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_SHFT                              0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_SRV_PCIE_LINK_TO_SRV_SRV_SWITCH_PCIE_SF_CLK_BMSK                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_ACTIVEDIS_LOW_SRV_PCIE_LINK_TO_SRV_SRV_SWITCH_PCIE_SF_CLK_SHFT                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00091100)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_QNM_PCIE_I_BMSK                                                        0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_QNM_PCIE_I_SHFT                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                         0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x00091108)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PCIE_SF_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_ADDR                                                                   (GEM_NOC_REG_BASE      + 0x00091110)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_RMSK                                                                          0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_SRV_SYS_PMU_LINK_TO_SRV_SRV_SWITCH_DVMSWPOWERCONTROLLER_BMSK                  0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_ACTIVEDIS_LOW_SRV_SYS_PMU_LINK_TO_SRV_SRV_SWITCH_DVMSWPOWERCONTROLLER_SHFT                  0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                             (GEM_NOC_REG_BASE      + 0x00091118)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                    0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                          0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                          0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_DVMSWPOWERCONTROLLER_BMSK                                               0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_CLKONTOACTIVEEN_LOW_DVMSWPOWERCONTROLLER_SHFT                                               0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00091120)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_RMSK                                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                              0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_PWRCTL_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                              0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00091128)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_RMSK                                                                         0xf
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_QNM_SNOC_GC_CLKACTIVE_BMSK                                                   0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_QNM_SNOC_GC_CLKACTIVE_SHFT                                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                       0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                       0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_DBG_SNOC_GC_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_BMSK                           0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_DBG_SNOC_GC_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_SHFT                           0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_SRV_SNOC_GC_LINK_TO_SRV_SRV_SWITCH_QNM_SNOC_GC_I_BMSK                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_ACTIVEDIS_LOW_SRV_SNOC_GC_LINK_TO_SRV_SRV_SWITCH_QNM_SNOC_GC_I_SHFT                        0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00091130)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_QNM_SNOC_GC_I_BMSK                                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_QNM_SNOC_GC_I_SHFT                                                     0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                         0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x00091138)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_GC_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00091140)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_RMSK                                                                         0xf
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_QNM_SNOC_SF_CLKACTIVE_BMSK                                                   0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_QNM_SNOC_SF_CLKACTIVE_SHFT                                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                       0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                       0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_DBG_SNOC_SF_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_BMSK                           0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_DBG_SNOC_SF_LINK_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_SHFT                           0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_SRV_SNOC_SF_LINK_TO_SRV_SRV_SWITCH_QNM_SNOC_SF_I_BMSK                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_ACTIVEDIS_LOW_SRV_SNOC_SF_LINK_TO_SRV_SRV_SWITCH_QNM_SNOC_SF_I_SHFT                        0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00091148)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNM_SNOC_SF_I_BMSK                                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_QNM_SNOC_SF_I_SHFT                                                     0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                         0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x00091150)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SNOC_SF_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00091158)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_RMSK                                                                        0x1f
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_DVM_CLKACTIVE_BMSK                                                          0x10
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_DVM_CLKACTIVE_SHFT                                                           0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_ALM_SYS_TCU_CLKACTIVE_BMSK                                                   0x8
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_ALM_SYS_TCU_CLKACTIVE_SHFT                                                   0x3
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_BMSK                                                       0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_GEM_NOC_STRUCTURE_SHFT                                                       0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_DBG_SYS_TCU_MUX_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_BMSK                            0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_DBG_SYS_TCU_MUX_TO_DBG_SYS_TO_GEMNOC_OBS_MUX_SHFT                            0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_SRV_SYS_TCU_LINK_TO_SRV_SYS_SYS_TCU_DMX_BMSK                                 0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_ACTIVEDIS_LOW_SRV_SYS_TCU_LINK_TO_SRV_SYS_SYS_TCU_DMX_SHFT                                 0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                            (GEM_NOC_REG_BASE      + 0x00091160)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                   0x7
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_ALM_SYS_TCU_I_BMSK                                                     0x4
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_ALM_SYS_TCU_I_SHFT                                                     0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_BMSK                                                         0x2
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_PD_GEMNOC_SHFT                                                         0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_DBG_SYS_TCU_EC_BMSK                                                    0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_CLKONTOACTIVEEN_LOW_DBG_SYS_TCU_EC_SHFT                                                    0x0

#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_ADDR                                                                 (GEM_NOC_REG_BASE      + 0x00091168)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_IN)
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_GEM_NOC_FORCE_CLKON_CSRUNIT_RCG_SYS_TCU_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00092000)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x00092004)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x00092008)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_RMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_ADDR)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_ADDR, m)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_ADDR,v)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_ADDR,m,v,HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_IN)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_TO_LLCC02_MDSP_DMX_BMSK                                           0xc0000000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_TO_LLCC02_MDSP_DMX_SHFT                                                 0x1e
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_TO_LLCC02_BE_DMX_BMSK                                             0x30000000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_TO_LLCC02_BE_DMX_SHFT                                                   0x1c
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_SNOC_SF_TO_LLCC13_DMX_BMSK                                    0xc000000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_SNOC_SF_TO_LLCC13_DMX_SHFT                                         0x1a
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_SNOC_SF_TO_LLCC02_DMX_BMSK                                    0x3000000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_SNOC_SF_TO_LLCC02_DMX_SHFT                                         0x18
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_SNOC_GC_TO_LLCC13_DMX_BMSK                                     0xc00000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_SNOC_GC_TO_LLCC13_DMX_SHFT                                         0x16
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_SNOC_GC_TO_LLCC02_DMX_BMSK                                     0x300000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_SNOC_GC_TO_LLCC02_DMX_SHFT                                         0x14
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_PCIE_TO_LLCC13_DMX_BMSK                                         0xc0000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_PCIE_TO_LLCC13_DMX_SHFT                                            0x12
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_PCIE_TO_LLCC02_DMX_BMSK                                         0x30000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_PCIE_TO_LLCC02_DMX_SHFT                                            0x10
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_MODEM_TO_LLCC13_DMX_BMSK                                         0xc000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_MODEM_TO_LLCC13_DMX_SHFT                                            0xe
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_MODEM_TO_LLCC02_DMX_BMSK                                         0x3000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_MODEM_TO_LLCC02_DMX_SHFT                                            0xc
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_MNOC_SF1_TO_LLCC13_DMX_BMSK                                       0xc00
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_MNOC_SF1_TO_LLCC13_DMX_SHFT                                         0xa
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_MNOC_SF0_TO_LLCC02_DMX_BMSK                                       0x300
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_MNOC_SF0_TO_LLCC02_DMX_SHFT                                         0x8
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_LPASS_TO_LLCC13_DMX_BMSK                                           0xc0
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_LPASS_TO_LLCC13_DMX_SHFT                                            0x6
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_LPASS_TO_LLCC02_DMX_BMSK                                           0x30
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_LPASS_TO_LLCC02_DMX_SHFT                                            0x4
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_HF1_TO_LLCC13_DMX_BMSK                                              0xc
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_HF1_TO_LLCC13_DMX_SHFT                                              0x2
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_HF0_TO_LLCC02_DMX_BMSK                                              0x3
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_DEMUXFIFO_0_LOW_DTP_REQ_FROM_HF0_TO_LLCC02_DMX_SHFT                                              0x0

#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00092010)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_RMSK                                                                                     0xfff
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_ADDR)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_ADDR, m)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_ADDR,v)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_ADDR,m,v,HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_IN)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_QNS_LLCC3_T_BMSK                                                                         0xc00
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_QNS_LLCC3_T_SHFT                                                                           0xa
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_QNS_LLCC2_T_BMSK                                                                         0x300
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_QNS_LLCC2_T_SHFT                                                                           0x8
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_QNS_LLCC1_T_BMSK                                                                          0xc0
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_QNS_LLCC1_T_SHFT                                                                           0x6
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_QNS_LLCC0_T_BMSK                                                                          0x30
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_QNS_LLCC0_T_SHFT                                                                           0x4
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_DTP_REQ_TO_LLCC13_MDSP_DMX_BMSK                                                            0xc
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_DTP_REQ_TO_LLCC13_MDSP_DMX_SHFT                                                            0x2
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_DTP_REQ_TO_LLCC13_BE_DMX_BMSK                                                              0x3
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_1_LOW_DTP_REQ_TO_LLCC13_BE_DMX_SHFT                                                              0x0

#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00092018)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_RMSK                                                                                0x3ffff
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_ADDR)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_ADDR, m)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_ADDR,v)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_ADDR,m,v,HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_IN)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_RSP_TO_MNOC_HF1_FIFO_BMSK                                                       0x30000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_RSP_TO_MNOC_HF1_FIFO_SHFT                                                          0x10
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_RSP_TO_MNOC_HF0_FIFO_BMSK                                                        0xc000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_RSP_TO_MNOC_HF0_FIFO_SHFT                                                           0xe
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_SNOC_SF_TO_SYS_CCB_BMSK                                                 0x3000
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_SNOC_SF_TO_SYS_CCB_SHFT                                                    0xc
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_PCIE_TO_SYS_CCB_BMSK                                                     0xc00
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_PCIE_TO_SYS_CCB_SHFT                                                       0xa
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_MODEM_TO_SYS_CCB_BMSK                                                    0x300
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_MODEM_TO_SYS_CCB_SHFT                                                      0x8
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_MDSP_TO_SYS_CCB_BMSK                                                      0xc0
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_MDSP_TO_SYS_CCB_SHFT                                                       0x6
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_LPASS_TO_SYS_CCB_BMSK                                                     0x30
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_LPASS_TO_SYS_CCB_SHFT                                                      0x4
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_BE1_TO_SYS_CCB_BMSK                                                        0xc
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_BE1_TO_SYS_CCB_SHFT                                                        0x2
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_BE0_TO_SYS_CCB_BMSK                                                        0x3
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_FIFO_LOW_DTP_REQ_FROM_BE0_TO_SYS_CCB_SHFT                                                        0x0

#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00092020)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_RMSK                                                                                    0xff
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ADDR)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ADDR, m)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ADDR,v)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ADDR,m,v,HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_IN)
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_TRAFFIC_GEN_ODD_I_BMSK                                                                  0xc0
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_TRAFFIC_GEN_ODD_I_SHFT                                                                   0x6
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_TRAFFIC_GEN_EVEN_I_BMSK                                                                 0x30
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_TRAFFIC_GEN_EVEN_I_SHFT                                                                  0x4
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ALM_SYS_TCU_I_BMSK                                                                       0xc
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ALM_SYS_TCU_I_SHFT                                                                       0x2
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ALM_GPU_TCU_I_BMSK                                                                       0x3
#define HWIO_GEM_NOC_PAYLOAD_RED_CSRUNIT_PLDREDUCE_T2P_LOW_ALM_GPU_TCU_I_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00093000)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00093004)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00093008)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_RMSK                                                                                             0x7011f
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_BMSK                                                                               0x40000
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_SHFT                                                                                  0x12
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_DISABLEMTE_BMSK                                                                                  0x20000
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_DISABLEMTE_SHFT                                                                                     0x11
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_IOCMONOSNOOP_BMSK                                                                                0x10000
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_IOCMONOSNOOP_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_FORCEFAILEN_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_FORCEFAILEN_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_BMSK                                                                            0x1f
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00093010)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RMSK                                                                                            0x31f
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNWRCMFP_BMSK                                                                                   0x200
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNWRCMFP_SHFT                                                                                     0x9
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNRDCMFP_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNRDCMFP_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_BMSK                                                                           0x10
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_SHFT                                                                            0x4
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_BMSK                                                                             0x8
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_SHFT                                                                             0x3
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNWRITEHINT_BMSK                                                                                  0x4
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNWRITEHINT_SHFT                                                                                  0x2
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNREADHINT_BMSK                                                                                   0x3
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINLLC_LOW_RNREADHINT_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00093018)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_RMSK                                                                                            0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_BMSK                                                                         0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERREQ_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00093020)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERREQ_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERREQ_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERREQ_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERREQ_LOW_WRSYNC_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERREQ_LOW_WRSYNC_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERACK_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00093028)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERACK_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERACK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERACK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERACK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERACK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERACK_LOW_WRSYNC_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_BARRIERACK_LOW_WRSYNC_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00093030)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_LUT_LSB_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_LOW_LUT_LSB_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00093034)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_LUT_MSB_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_POC_CTL_CBUSY_HIGH_LUT_MSB_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00094000)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00094004)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x00094008)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_RMSK                                                                                             0x7011f
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_BMSK                                                                               0x40000
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_IOHINTNOSNOOP_SHFT                                                                                  0x12
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_DISABLEMTE_BMSK                                                                                  0x20000
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_DISABLEMTE_SHFT                                                                                     0x11
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_IOCMONOSNOOP_BMSK                                                                                0x10000
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_IOCMONOSNOOP_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_FORCEFAILEN_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_FORCEFAILEN_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_BMSK                                                                            0x1f
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAIN_LOW_SPECULATIVEREADTHRS_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x00094010)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RMSK                                                                                            0x31f
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNWRCMFP_BMSK                                                                                   0x200
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNWRCMFP_SHFT                                                                                     0x9
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNRDCMFP_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNRDCMFP_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_BMSK                                                                           0x10
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNEVICTUNIQUEONLY_SHFT                                                                            0x4
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_BMSK                                                                             0x8
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNEVICTPROPAGATE_SHFT                                                                             0x3
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNWRITEHINT_BMSK                                                                                  0x4
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNWRITEHINT_SHFT                                                                                  0x2
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNREADHINT_BMSK                                                                                   0x3
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINLLC_LOW_RNREADHINT_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00094018)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_RMSK                                                                                            0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_BMSK                                                                         0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_MAINSNOOP_LOW_READNOTSDSNPUNIQUE_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERREQ_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00094020)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERREQ_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERREQ_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERREQ_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERREQ_LOW_WRSYNC_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERREQ_LOW_WRSYNC_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERACK_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00094028)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERACK_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERACK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERACK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERACK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERACK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERACK_LOW_WRSYNC_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_BARRIERACK_LOW_WRSYNC_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x00094030)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_LUT_LSB_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_LOW_LUT_LSB_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x00094034)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_LUT_MSB_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_POC_CTL_CBUSY_HIGH_LUT_MSB_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x00095000)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_RMSK                                                                       0xffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_UNITTYPEID_BMSK                                                            0xff0000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_UNITTYPEID_SHFT                                                                0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_UNITCONFID_BMSK                                                              0xffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_LOW_UNITCONFID_SHFT                                                                 0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_HIGH_ADDR                                                                    (GEM_NOC_REG_BASE      + 0x00095004)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_HIGH_RMSK                                                                    0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_HIGH_QNOCID_BMSK                                                             0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_SWID_HIGH_QNOCID_SHFT                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_MAINSTS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00095010)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_MAINSTS_LOW_RMSK                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_MAINSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_MAINSTS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_MAINSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_MAINSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_MAINSTS_LOW_SYSSTATE_BMSK                                                                0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_CNOC_CTL_MAINSTS_LOW_SYSSTATE_SHFT                                                                0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x00095400)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_RMSK                                                                       0xffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_UNITTYPEID_BMSK                                                            0xff0000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_UNITTYPEID_SHFT                                                                0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_UNITCONFID_BMSK                                                              0xffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_LOW_UNITCONFID_SHFT                                                                 0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_HIGH_ADDR                                                                    (GEM_NOC_REG_BASE      + 0x00095404)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_HIGH_RMSK                                                                    0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_HIGH_QNOCID_BMSK                                                             0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_SWID_HIGH_QNOCID_SHFT                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_MAINSTS_LOW_ADDR                                                                  (GEM_NOC_REG_BASE      + 0x00095410)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_MAINSTS_LOW_RMSK                                                                         0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_MAINSTS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_MAINSTS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_MAINSTS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_MAINSTS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_MAINSTS_LOW_SYSSTATE_BMSK                                                                0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPFILTER_QNS_PCIE_CTL_MAINSTS_LOW_SYSSTATE_SHFT                                                                0x0

#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095980)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                   0xffffff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                        0xff0000
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                            0x10
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095984)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                         0xffffffff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095988)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                     0x1
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                              0x1
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                              0x0

#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095990)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                 0xff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                      0xff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                       0x0

#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095998)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                              0xff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                               0x0

#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000959c0)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                      0xffff0000
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                            0x10
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                        0xffff
#define HWIO_GEM_NOC_CNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                           0x0

#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095a00)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                0xffffff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                     0xff0000
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                         0x10
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                       0xffff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                          0x0

#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00095a04)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                             0xffffffff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                      0xffffffff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095a08)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                  0x1
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                           0x1
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                           0x0

#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00095a10)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                              0xff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                   0xff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                    0x0

#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00095a18)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                  0xff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                           0xff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                            0x0

#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                        (GEM_NOC_REG_BASE      + 0x00095a40)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                        0xffffffff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                   0xffff0000
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                         0x10
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                     0xffff
#define HWIO_GEM_NOC_GEMNOC_CFG_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                        0x0

#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00095a80)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                    0xffffff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                         0xff0000
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                             0x10
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                           0xffff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                              0x0

#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095a84)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                          0xffffffff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095a88)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                      0x1
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                               0x1
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                               0x0

#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00095a90)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                  0xff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                       0xff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095a98)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                      0xff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                               0xff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                0x0

#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00095ac0)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                            0xffffffff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                       0xffff0000
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                             0x10
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                         0xffff
#define HWIO_GEM_NOC_GEMNOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                            0x0

#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x00095b00)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                       0xffffff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                            0xff0000
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                                0x10
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                              0xffff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00095b04)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                    0xffffffff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                             0xffffffff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00095b08)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                         0x1
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095b10)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                          0xff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                           0x0

#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00095b18)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                         0xff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                                  0xff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095b40)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                          0xffff0000
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                                0x10
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                            0xffff
#define HWIO_GEM_NOC_GPU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                               0x0

#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00095b80)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                     0xffffff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                          0xff0000
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                              0x10
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                            0xffff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                               0x0

#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00095b84)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095b88)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                                0x1
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                                0x0

#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00095b90)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                   0xff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                        0xff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095b98)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                       0xff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                                0xff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00095bc0)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                             0xffffffff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                        0xffff0000
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                              0x10
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_LPASS_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                             0x0

#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x00095c00)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                      0xffffff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                           0xff0000
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                               0x10
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                             0xffff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00095c04)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                   0xffffffff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                            0xffffffff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095c08)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095c10)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                    0xff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                         0xff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                          0x0

#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00095c18)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                        0xff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                                 0xff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095c40)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                              0xffffffff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                         0xffff0000
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                               0x10
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                           0xffff
#define HWIO_GEM_NOC_MDSP_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                              0x0

#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095c80)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                   0xffffff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                        0xff0000
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                            0x10
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095c84)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                         0xffffffff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095c88)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                     0x1
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                              0x1
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                              0x0

#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095c90)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                 0xff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                      0xff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                       0x0

#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095c98)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                              0xff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                               0x0

#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095cc0)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                      0xffff0000
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                            0x10
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                        0xffff
#define HWIO_GEM_NOC_MNOC_HF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                           0x0

#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095d00)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                   0xffffff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                        0xff0000
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                            0x10
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095d04)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                         0xffffffff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095d08)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                     0x1
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                              0x1
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                              0x0

#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095d10)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                 0xff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                      0xff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                       0x0

#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095d18)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                              0xff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                               0x0

#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095d40)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                      0xffff0000
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                            0x10
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                        0xffff
#define HWIO_GEM_NOC_MNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                           0x0

#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x00095d80)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                     0xffffff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                          0xff0000
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                              0x10
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                            0xffff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                               0x0

#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00095d84)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095d88)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                       0x1
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                                0x1
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                                0x0

#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00095d90)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                   0xff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                        0xff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095d98)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                       0xff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                                0xff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x00095dc0)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                             0xffffffff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                        0xffff0000
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                              0x10
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_MODEM_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                             0x0

#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095e00)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                   0xffffff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                        0xff0000
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                            0x10
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095e04)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                         0xffffffff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095e08)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                     0x1
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                              0x1
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                              0x0

#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095e10)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                 0xff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                      0xff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                       0x0

#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095e18)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                              0xff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                               0x0

#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095e40)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                      0xffff0000
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                            0x10
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                        0xffff
#define HWIO_GEM_NOC_NSP_NOC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                           0x0

#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095e80)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                   0xffffff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                        0xff0000
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                            0x10
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095e84)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                         0xffffffff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095e88)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                     0x1
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                              0x1
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                              0x0

#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095e90)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                 0xff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                      0xff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                       0x0

#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095e98)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                              0xff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                               0x0

#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095ec0)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                      0xffff0000
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                            0x10
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                        0xffff
#define HWIO_GEM_NOC_PCIE_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                           0x0

#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x00095f00)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                    0xffffff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                         0xff0000
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                             0x10
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                           0xffff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                              0x0

#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095f04)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                          0xffffffff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095f08)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                      0x1
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                               0x1
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                               0x0

#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00095f10)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                  0xff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                       0xff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                        0x0

#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095f18)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                      0xff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                               0xff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                0x0

#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x00095f40)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                            0xffffffff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                       0xffff0000
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                             0x10
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                         0xffff
#define HWIO_GEM_NOC_PWRCTL_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                            0x0

#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00095f80)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                   0xffffff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                        0xff0000
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                            0x10
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00095f84)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                         0xffffffff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00095f88)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                     0x1
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                              0x1
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                              0x0

#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095f90)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                 0xff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                      0xff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                       0x0

#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00095f98)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                              0xff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                               0x0

#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00095fc0)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                      0xffff0000
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                            0x10
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                        0xffff
#define HWIO_GEM_NOC_SNOC_GC_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                           0x0

#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00096000)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                   0xffffff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                        0xff0000
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                            0x10
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00096004)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                         0xffffffff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00096008)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                     0x1
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                              0x1
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                              0x0

#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00096010)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                 0xff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                      0xff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                       0x0

#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00096018)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                              0xff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                               0x0

#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00096040)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                      0xffff0000
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                            0x10
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                        0xffff
#define HWIO_GEM_NOC_SNOC_SF_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                           0x0

#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x00096080)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                   0xffffff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                        0xff0000
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                            0x10
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                          0xffff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                             0x0

#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x00096084)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                         0xffffffff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                0x0

#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x00096088)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                     0x1
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                              0x1
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                              0x0

#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x00096090)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                 0xff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                      0xff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                       0x0

#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                               (GEM_NOC_REG_BASE      + 0x00096098)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                     0xff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                              0xff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                               0x0

#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000960c0)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                           0xffffffff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                      0xffff0000
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                            0x10
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                        0xffff
#define HWIO_GEM_NOC_SYS_TCU_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                           0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000a3800)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_RMSK                                                                                       0xffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                            0xff0000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                              0xffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_HIGH_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a3804)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_HIGH_RMSK                                                                                    0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                             0xffffffff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000a3808)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                        0x2f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                       0x20
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                        0x5
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                              0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                              0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                 0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                 0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                  0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                  0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                   0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a3810)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                 0x8000000f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                             0x80000000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                   0x1f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                 0xf
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a3818)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                             0x8000000f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                         0x80000000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                               0x1f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                             0xf
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                             0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a3820)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                0x8000000f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                            0x80000000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                  0x1f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                0xf
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000a3828)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_RMSK                                                                                   0x8000000f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                               0x80000000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                     0x1f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                   0xf
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3900)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3908)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3910)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3918)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                       (GEM_NOC_REG_BASE      + 0x000a3920)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                       0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                             0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                    0x3

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x000a3924)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                           0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                 0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                       (GEM_NOC_REG_BASE      + 0x000a3928)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                       0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                             0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                    0x3

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x000a392c)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                           0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                 0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a3930)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                         0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                             0x80000000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                   0x1f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                 0x10000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                    0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                  0x8000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                     0xf
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                0x4000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                   0xe
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                  0x2000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                     0xd
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                0x400
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                  0xa
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                               0x200
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                 0x9
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                0x100
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                  0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                   0x80
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                    0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                  0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                   0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                      0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                      0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                     0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                     0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                    0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                    0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                   0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x000a3938)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                   0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                     0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                     0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3a00)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3a08)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3a10)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3a18)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                       (GEM_NOC_REG_BASE      + 0x000a3a20)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                       0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                             0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                    0x3

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x000a3a24)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                           0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                 0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                       (GEM_NOC_REG_BASE      + 0x000a3a28)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                       0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                             0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                    0x3

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x000a3a2c)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                           0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                 0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a3a30)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                         0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                             0x80000000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                   0x1f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                 0x10000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                    0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                  0x8000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                     0xf
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                0x4000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                   0xe
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                  0x2000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                     0xd
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                0x400
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                  0xa
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                               0x200
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                 0x9
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                0x100
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                  0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                   0x80
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                    0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                  0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                   0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                      0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                      0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                     0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                     0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                    0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                    0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                   0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x000a3a38)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                   0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                     0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                     0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3b00)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3b08)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3b10)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3b18)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                       (GEM_NOC_REG_BASE      + 0x000a3b20)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                       0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                             0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                    0x3

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x000a3b24)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                           0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                 0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                       (GEM_NOC_REG_BASE      + 0x000a3b28)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                       0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                             0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                    0x3

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x000a3b2c)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                           0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                 0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a3b30)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                         0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                             0x80000000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                   0x1f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                 0x10000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                    0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                  0x8000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                     0xf
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                0x4000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                   0xe
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                  0x2000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                     0xd
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                0x400
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                  0xa
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                               0x200
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                 0x9
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                0x100
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                  0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                   0x80
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                    0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                  0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                   0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                      0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                      0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                     0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                     0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                    0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                    0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                   0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x000a3b38)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                   0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                     0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                     0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3c00)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3c08)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3c10)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                     (GEM_NOC_REG_BASE      + 0x000a3c18)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                            0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                       0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                       0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                       (GEM_NOC_REG_BASE      + 0x000a3c20)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                       0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                             0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                    0x3

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x000a3c24)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                           0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                 0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                       (GEM_NOC_REG_BASE      + 0x000a3c28)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                       0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                             0xfffffff8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                    0x3

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                      (GEM_NOC_REG_BASE      + 0x000a3c2c)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                           0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                 0x1ff
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a3c30)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                         0x8001e79f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                             0x80000000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                   0x1f
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                 0x10000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                    0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                  0x8000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                     0xf
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                0x4000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                   0xe
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                  0x2000
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                     0xd
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                0x400
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                  0xa
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                               0x200
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                 0x9
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                0x100
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                  0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                   0x80
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                    0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                  0x10
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                   0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                      0x8
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                      0x3
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                     0x4
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                     0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                    0x2
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                    0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                   0x1
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                   0x0

#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                            (GEM_NOC_REG_BASE      + 0x000a3c38)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                   0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                     0x7
#define HWIO_GEM_NOC_CHM_APPS_SYS_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                     0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000a4000)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000a4004)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000a4008)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                            0x2f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                           0x20
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                            0x5
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                                  0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                                  0x3
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                     0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                     0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                      0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                      0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000a4010)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                     0x8000000f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                       0x1f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                     0xf
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a4018)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                                 0x8000000f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                             0x80000000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                                   0x1f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                                 0xf
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a4020)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                    0x8000000f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                                0x80000000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                      0x1f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                    0xf
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000a4028)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_RMSK                                                                                       0x8000000f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                                   0x80000000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                         0x1f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                       0xf
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4100)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4108)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4110)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4118)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4120)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4124)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4128)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a412c)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a4130)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                             0x8001e79f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                       0x1f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                     0x10000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                        0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                      0x8000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                         0xf
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                    0x4000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                       0xe
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                      0x2000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                         0xd
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                    0x400
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                      0xa
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                   0x200
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                     0x9
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                    0x100
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                      0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                       0x80
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                        0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                      0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                       0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                          0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                          0x3
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                         0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                         0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                        0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                        0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a4138)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                       0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                         0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4200)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4208)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4210)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4218)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4220)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4224)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4228)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a422c)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a4230)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                             0x8001e79f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                       0x1f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                     0x10000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                        0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                      0x8000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                         0xf
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                    0x4000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                       0xe
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                      0x2000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                         0xd
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                    0x400
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                      0xa
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                   0x200
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                     0x9
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                    0x100
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                      0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                       0x80
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                        0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                      0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                       0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                          0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                          0x3
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                         0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                         0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                        0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                        0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a4238)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                       0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                         0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4300)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4308)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4310)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4318)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4320)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4324)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4328)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a432c)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a4330)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                             0x8001e79f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                       0x1f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                     0x10000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                        0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                      0x8000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                         0xf
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                    0x4000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                       0xe
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                      0x2000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                         0xd
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                    0x400
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                      0xa
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                   0x200
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                     0x9
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                    0x100
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                      0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                       0x80
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                        0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                      0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                       0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                          0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                          0x3
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                         0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                         0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                        0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                        0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a4338)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                       0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                         0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4400)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4408)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4410)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4418)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4420)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4424)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4428)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a442c)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a4430)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                             0x8001e79f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                       0x1f
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                     0x10000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                        0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                      0x8000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                         0xf
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                    0x4000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                       0xe
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                      0x2000
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                         0xd
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                    0x400
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                      0xa
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                   0x200
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                     0x9
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                    0x100
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                      0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                       0x80
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                        0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                      0x10
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                       0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                          0x8
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                          0x3
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                         0x4
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                         0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                        0x2
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                        0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a4438)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                       0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                         0x7
#define HWIO_GEM_NOC_QNS_CNOC_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000a4800)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000a4804)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000a4808)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_RMSK                                                                                            0x2f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_BMSK                                                                           0x20
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_IGNORECTITRIGIN0_SHFT                                                                            0x5
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_BMSK                                                                                  0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_DUMPFORMAT_SHFT                                                                                  0x3
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_ALARMEN_BMSK                                                                                     0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_ALARMEN_SHFT                                                                                     0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_DUMPEN_BMSK                                                                                      0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_DUMPEN_SHFT                                                                                      0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_GLBEN_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_MAINCTL_LOW_GLBEN_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000a4810)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_RMSK                                                                                     0x8000000f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_PLA_BMSK                                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_PLA_SHFT                                                                                       0x1f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_FILTER_BMSK                                                                                     0xf
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_EN_LOW_FILTER_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a4818)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_RMSK                                                                                 0x8000000f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_PLA_BMSK                                                                             0x80000000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_PLA_SHFT                                                                                   0x1f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_FILTER_BMSK                                                                                 0xf
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_STATUS_LOW_FILTER_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_CLR_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a4820)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_CLR_LOW_RMSK                                                                                    0x8000000f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_CLR_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_CLR_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_CLR_LOW_PLA_BMSK                                                                                0x80000000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_CLR_LOW_PLA_SHFT                                                                                      0x1f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_CLR_LOW_FILTER_BMSK                                                                                    0xf
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ALARM_CLR_LOW_FILTER_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000a4828)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_RMSK                                                                                       0x8000000f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_PLA_BMSK                                                                                   0x80000000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_PLA_SHFT                                                                                         0x1f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_FILTER_BMSK                                                                                       0xf
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_ANDINV_LOW_FILTER_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4900)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_BASE_LOW_FILTERS_0_SRCID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4908)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_SRCID_MASK_LOW_FILTERS_0_SRCID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4910)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_BASE_LOW_FILTERS_0_TGTID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4918)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_TGTID_MASK_LOW_FILTERS_0_TGTID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4920)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4924)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4928)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a492c)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a4930)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_RMSK                                                                             0x8001e79f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_BMSK                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIRCREDITEN_SHFT                                                                       0x1f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_BMSK                                                                     0x10000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPQUERYEN_SHFT                                                                        0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_BMSK                                                                      0x8000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_DIREVICTEN_SHFT                                                                         0xf
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                    0x4000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                       0xe
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                      0x2000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                         0xd
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                    0x400
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                      0xa
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                   0x200
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                     0x9
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                    0x100
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                      0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                       0x80
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                        0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                      0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                       0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_BMSK                                                                          0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPONCEEN_SHFT                                                                          0x3
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_BMSK                                                                         0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPCLEANEN_SHFT                                                                         0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                        0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                        0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a4938)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_RMSK                                                                                       0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_BMSK                                                                         0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_0_QOS_LOW_FILTERS_0_QOS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4a00)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_BASE_LOW_FILTERS_1_SRCID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4a08)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_SRCID_MASK_LOW_FILTERS_1_SRCID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4a10)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_BASE_LOW_FILTERS_1_TGTID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4a18)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_TGTID_MASK_LOW_FILTERS_1_TGTID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4a20)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4a24)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4a28)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4a2c)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a4a30)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_RMSK                                                                             0x8001e79f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_BMSK                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIRCREDITEN_SHFT                                                                       0x1f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_BMSK                                                                     0x10000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPQUERYEN_SHFT                                                                        0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_BMSK                                                                      0x8000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_DIREVICTEN_SHFT                                                                         0xf
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                    0x4000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                       0xe
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                      0x2000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                         0xd
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                    0x400
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                      0xa
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                   0x200
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                     0x9
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                    0x100
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                      0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                       0x80
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                        0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                      0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                       0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_BMSK                                                                          0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPONCEEN_SHFT                                                                          0x3
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_BMSK                                                                         0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPCLEANEN_SHFT                                                                         0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                        0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                        0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a4a38)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_RMSK                                                                                       0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_BMSK                                                                         0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_1_QOS_LOW_FILTERS_1_QOS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4b00)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_BASE_LOW_FILTERS_2_SRCID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4b08)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_SRCID_MASK_LOW_FILTERS_2_SRCID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4b10)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_BASE_LOW_FILTERS_2_TGTID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4b18)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_TGTID_MASK_LOW_FILTERS_2_TGTID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4b20)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4b24)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4b28)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4b2c)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a4b30)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_RMSK                                                                             0x8001e79f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_BMSK                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIRCREDITEN_SHFT                                                                       0x1f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_BMSK                                                                     0x10000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPQUERYEN_SHFT                                                                        0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_BMSK                                                                      0x8000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_DIREVICTEN_SHFT                                                                         0xf
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                    0x4000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                       0xe
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                      0x2000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                         0xd
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                    0x400
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                      0xa
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                   0x200
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                     0x9
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                    0x100
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                      0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                       0x80
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                        0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                      0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                       0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_BMSK                                                                          0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPONCEEN_SHFT                                                                          0x3
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_BMSK                                                                         0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPCLEANEN_SHFT                                                                         0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                        0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                        0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a4b38)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_RMSK                                                                                       0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_BMSK                                                                         0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_2_QOS_LOW_FILTERS_2_QOS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4c00)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_BASE_LOW_FILTERS_3_SRCID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4c08)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_SRCID_MASK_LOW_FILTERS_3_SRCID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4c10)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_BASE_LOW_FILTERS_3_TGTID_BASE_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR                                                                         (GEM_NOC_REG_BASE      + 0x000a4c18)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_RMSK                                                                                0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_BMSK                                                           0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_TGTID_MASK_LOW_FILTERS_3_TGTID_MASK_SHFT                                                           0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4c20)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4c24)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MIN_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR                                                                           (GEM_NOC_REG_BASE      + 0x000a4c28)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_RMSK                                                                           0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_BMSK                                                                 0xfffffff8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_LOW_VALUE_LSB_SHFT                                                                        0x3

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR                                                                          (GEM_NOC_REG_BASE      + 0x000a4c2c)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_RMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_ADDR_MAX_HIGH_VALUE_MSB_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR                                                                             (GEM_NOC_REG_BASE      + 0x000a4c30)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_RMSK                                                                             0x8001e79f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_BMSK                                                                 0x80000000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIRCREDITEN_SHFT                                                                       0x1f
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_BMSK                                                                     0x10000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPQUERYEN_SHFT                                                                        0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_BMSK                                                                      0x8000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_DIREVICTEN_SHFT                                                                         0xf
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_BMSK                                                                    0x4000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_CACHEEVICTEN_SHFT                                                                       0xe
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_BMSK                                                                      0x2000
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPDVMOPEN_SHFT                                                                         0xd
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_BMSK                                                                    0x400
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEINVALIDEN_SHFT                                                                      0xa
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_BMSK                                                                   0x200
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANINVALIDEN_SHFT                                                                     0x9
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_BMSK                                                                    0x100
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_CLEANSHAREDEN_SHFT                                                                      0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_BMSK                                                                       0x80
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPUNIQUEEN_SHFT                                                                        0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_BMSK                                                                      0x10
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_MAKEUNIQUEEN_SHFT                                                                       0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_BMSK                                                                          0x8
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPONCEEN_SHFT                                                                          0x3
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_BMSK                                                                         0x4
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPCLEANEN_SHFT                                                                         0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_BMSK                                                                        0x2
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_SNPSHAREDEN_SHFT                                                                        0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_BMSK                                                                       0x1
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_OPCODE_LOW_LCRDRETURNEN_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a4c38)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_RMSK                                                                                       0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_ADDR,m,v,HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_IN)
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_BMSK                                                                         0x7
#define HWIO_GEM_NOC_QNS_PCIE_SNOOPPRB_FILTERS_3_QOS_LOW_FILTERS_3_QOS_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000a6000)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000a6004)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000a6008)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_RMSK                                                                                        0x17f113
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                           0x100000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                               0x14
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                              0x40000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                 0x12
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                               0x20000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                  0x11
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                               0x10000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                0x8000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                   0xf
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                 0x4000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                    0xe
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                0x2000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                   0xd
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                 0x1000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                    0xc
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                 0x10
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                  0x4
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                        0x3
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000a6010)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                          0x3
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                               0x2
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                               0x1
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                0x1
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a6018)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000a6020)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                               0x1
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a6028)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                          0x1f
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                0x1f
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000a6030)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                         0x1f
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                              0x1f
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a6038)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                       0x77777
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                             0x70000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                0x10
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                              0x7000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                 0xc
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                  0x70
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                   0x4
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                  0x7
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000a6048)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_RMSK                                                                                           0xf0f0f
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                    0xf0000
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                       0x10
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                       0xf00
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                         0x8
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                         0xf
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000a6050)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                        0x1f
#define HWIO_GEM_NOC_QNM_LPASS_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x000a7000)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000a7004)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000a7008)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_RMSK                                                                                         0x17f113
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                            0x100000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                                0x14
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                               0x40000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                  0x12
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                                0x20000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                   0x11
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                                0x10000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                 0x8000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                    0xf
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                  0x4000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                     0xe
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                 0x2000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                    0xd
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                  0x1000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                     0xc
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                  0x10
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                   0x4
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                         0x3
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a7010)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                           0x3
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                                0x2
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                                0x1
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000a7018)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_RMSK                                                                                            0x1
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a7020)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                                0x1
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000a7028)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                           0x1f
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                 0x1f
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a7030)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                          0x1f
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                               0x1f
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000a7038)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                        0x77777
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                              0x70000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                               0x7000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                                0x700
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                   0x70
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                    0x4
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                   0x7
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000a7048)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_RMSK                                                                                            0xf0f0f
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                     0xf0000
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                        0xf00
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                          0xf
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a7050)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                         0x1f
#define HWIO_GEM_NOC_QNM_PCIE_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                          0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000a8000)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000a8004)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a8008)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_RMSK                                                                                      0x17f113
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                         0x100000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                             0x14
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                            0x40000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                               0x12
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                             0x20000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                0x11
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                             0x10000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                              0x8000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                 0xf
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                               0x4000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                  0xe
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                              0x2000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                 0xd
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                               0x1000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                0x100
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                               0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                      0x3
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a8010)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                        0x3
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                             0x2
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                             0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                              0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000a8018)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_RMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                               0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a8020)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                             0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000a8028)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                        0x1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                              0x1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a8030)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                            0x1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000a8038)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                     0x77777
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                           0x70000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                            0x7000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                               0xc
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                             0x700
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                               0x8
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                0x70
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                 0x4
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                0x7
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000a8048)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_RMSK                                                                                         0xf0f0f
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                  0xf0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                     0xf00
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                       0xf
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x000a8050)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                    0x1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                      0x1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000a9000)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000a9004)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000a9008)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_RMSK                                                                                      0x17f113
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                         0x100000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                             0x14
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                            0x40000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                               0x12
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                             0x20000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                0x11
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                             0x10000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                              0x8000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                 0xf
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                               0x4000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                  0xe
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                              0x2000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                 0xd
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                               0x1000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                0x100
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                               0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                0x4
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                      0x3
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a9010)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                        0x3
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                             0x2
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                             0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                              0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                              0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000a9018)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_RMSK                                                                                         0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                               0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a9020)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                             0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000a9028)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                        0x1f
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                              0x1f
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000a9030)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                            0x1f
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                             0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000a9038)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                     0x77777
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                           0x70000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                            0x7000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                               0xc
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                             0x700
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                               0x8
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                0x70
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                 0x4
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                0x7
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000a9048)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_RMSK                                                                                         0xf0f0f
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                  0xf0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                     0xf00
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                       0xf
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                              (GEM_NOC_REG_BASE      + 0x000a9050)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                    0x1f
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                      0x1f
#define HWIO_GEM_NOC_QNM_SNOC_SF_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                       0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x000aa000)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000aa004)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000aa008)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_RMSK                                                                                         0x17f113
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                            0x100000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                                0x14
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                               0x40000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                  0x12
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                                0x20000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                   0x11
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                                0x10000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                 0x8000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                    0xf
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                  0x4000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                     0xe
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                 0x2000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                    0xd
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                  0x1000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                     0xc
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                   0x100
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                   0x4
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                         0x3
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000aa010)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                           0x3
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                                0x2
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                                0x1
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000aa018)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_RMSK                                                                                            0x1
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000aa020)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                                0x1
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000aa028)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                           0x1f
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                 0x1f
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000aa030)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                          0x1f
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                               0x1f
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000aa038)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                        0x77777
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                              0x70000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                               0x7000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                  0xc
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                                0x700
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                  0x8
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                   0x70
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                    0x4
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                   0x7
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000aa048)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_RMSK                                                                                            0xf0f0f
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                     0xf0000
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                        0xf00
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                          0xf
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                 (GEM_NOC_REG_BASE      + 0x000aa050)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                         0x1f
#define HWIO_GEM_NOC_QNM_MDSP_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                          0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000ab000)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_RMSK                                                                                           0xffffff
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                0xff0000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                    0x10
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                  0xffff
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_HIGH_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000ab004)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_HIGH_RMSK                                                                                        0xffffffff
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                 0xffffffff
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000ab008)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_RMSK                                                                                        0x17f113
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                           0x100000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                               0x14
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                              0x40000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                 0x12
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                               0x20000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                  0x11
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                               0x10000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                0x8000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                   0xf
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                 0x4000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                    0xe
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                0x2000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                   0xd
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                 0x1000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                    0xc
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                  0x100
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                    0x8
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                  0x4
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                        0x3
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000ab010)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                          0x3
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                               0x2
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                               0x1
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                0x1
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000ab018)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_RMSK                                                                                           0x1
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                 0x1
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000ab020)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                          0x1
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                               0x1
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000ab028)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                          0x1f
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                0x1f
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000ab030)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                         0x1f
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                              0x1f
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                               0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000ab038)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                       0x77777
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                             0x70000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                0x10
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                              0x7000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                 0xc
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                  0x70
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                   0x4
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                  0x7
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000ab048)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_RMSK                                                                                           0xf0f0f
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                    0xf0000
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                       0x10
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                       0xf00
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                         0x8
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                         0xf
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                (GEM_NOC_REG_BASE      + 0x000ab050)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                        0x1f
#define HWIO_GEM_NOC_QNM_MODEM_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                         0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x000ad000)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_RMSK                                                                                             0xffffff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                                  0xff0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                    0xffff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_HIGH_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x000ad004)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_HIGH_RMSK                                                                                          0xffffffff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                   0xffffffff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000ad008)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_RMSK                                                                                         0x13f3f7f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x1000000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                   0x18
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                              0x3f0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                                 0x70
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                                  0x4
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                                   0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                                   0x3
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                          0x4
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                          0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                      0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                      0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000ad010)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                      0xfff007f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                          0xfff0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                   0x7f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000ad018)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_RMSK                                                                                         0x3ff0fff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                              0x3ff0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                   0xfff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000ad020)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_RMSK                                                                                        0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                   0x3f000000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                         0x18
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                     0x3f0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                         0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                       0x3f00
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                         0x3f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000ad024)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_RMSK                                                                                       0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                                  0x3f000000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                        0x18
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                    0x3f0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                      0x3f00
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                         0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                        0x3f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000ad040)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                          0x770f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                             0x7000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                                0xc
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_NONCRITICALEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_NONCRITICALEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_CRITICALEN_BMSK                                                                                  0x4
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_CRITICALEN_SHFT                                                                                  0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                        0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000ad048)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_RMSK                                                                                        0x3ff0fff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                                  0xfff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000ad050)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_RMSK                                                                                          0x770f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_HIGHPRIORITY_BMSK                                                                             0x7000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_HIGHPRIORITY_SHFT                                                                                0xc
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_LOWPRIORITY_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_LOWPRIORITY_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_NONCRITICALEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_NONCRITICALEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_CRITICALEN_BMSK                                                                                  0x4
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_CRITICALEN_SHFT                                                                                  0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_WREN_BMSK                                                                                        0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_WREN_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_RDEN_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1CTL_LOW_RDEN_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000ad058)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_RMSK                                                                                        0x3ff0fff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_BANDWIDTH_BMSK                                                                                  0xfff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL1BW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000ad060)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_RMSK                                                                                          0x770f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_HIGHPRIORITY_BMSK                                                                             0x7000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_HIGHPRIORITY_SHFT                                                                                0xc
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_LOWPRIORITY_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_LOWPRIORITY_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_NONCRITICALEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_NONCRITICALEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_CRITICALEN_BMSK                                                                                  0x4
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_CRITICALEN_SHFT                                                                                  0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_WREN_BMSK                                                                                        0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_WREN_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_RDEN_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2CTL_LOW_RDEN_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000ad068)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_RMSK                                                                                        0x3ff0fff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_BANDWIDTH_BMSK                                                                                  0xfff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL2BW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000ad070)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_RMSK                                                                                          0x770f
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_HIGHPRIORITY_BMSK                                                                             0x7000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_HIGHPRIORITY_SHFT                                                                                0xc
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_LOWPRIORITY_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_LOWPRIORITY_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_NONCRITICALEN_BMSK                                                                               0x8
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_NONCRITICALEN_SHFT                                                                               0x3
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_CRITICALEN_BMSK                                                                                  0x4
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_CRITICALEN_SHFT                                                                                  0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_WREN_BMSK                                                                                        0x2
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_WREN_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_RDEN_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3CTL_LOW_RDEN_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000ad078)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_RMSK                                                                                        0x3ff0fff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_BANDWIDTH_BMSK                                                                                  0xfff
#define HWIO_GEM_NOC_QNM_MDSP_QOSGEN_REGUL3BW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x000af000)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000af004)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000af008)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_RMSK                                                                                        0x13f3f7f
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                             0x1000000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                  0x18
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                             0x3f0000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                                0x70
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                                 0x4
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                                  0x8
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                                  0x3
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                         0x4
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                         0x2
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000af010)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                     0xfff007f
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                         0xfff0000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                  0x7f
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000af018)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_RMSK                                                                                        0x3ff0fff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                  0xfff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000af020)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_RMSK                                                                                       0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                  0x3f000000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                        0x18
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                    0x3f0000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                      0x3f00
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                         0x8
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                        0x3f
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000af024)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_RMSK                                                                                      0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                                 0x3f000000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                       0x18
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                   0x3f0000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                       0x10
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                     0x3f00
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                        0x8
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                       0x3f
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000af040)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                         0x7703
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                            0x7000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                               0xc
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                              0x700
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                                0x8
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                       0x2
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000af048)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_RMSK                                                                                       0x3ff0fff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                            0x3ff0000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                                 0xfff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000af050)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_RMSK                                                                                         0x7703
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_HIGHPRIORITY_BMSK                                                                            0x7000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_HIGHPRIORITY_SHFT                                                                               0xc
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_LOWPRIORITY_BMSK                                                                              0x700
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_LOWPRIORITY_SHFT                                                                                0x8
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_WREN_BMSK                                                                                       0x2
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_WREN_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_RDEN_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1CTL_LOW_RDEN_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000af058)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_RMSK                                                                                       0x3ff0fff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_SATURATION_BMSK                                                                            0x3ff0000
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_SATURATION_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_BANDWIDTH_BMSK                                                                                 0xfff
#define HWIO_GEM_NOC_QNM_MODEM_QOSGEN_REGUL1BW_LOW_BANDWIDTH_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000b1000)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000b1004)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b1008)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_RMSK                                                                                      0x11f3f77
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                           0x1000000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                0x18
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                           0x1f0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                               0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                0x3f00
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                   0x8
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                              0x70
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                               0x4
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                   0x2
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                   0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000b1010)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                   0xfff003f
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                       0xfff0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                            0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                0x3f
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b1018)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_RMSK                                                                                      0x3ff07ff
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                           0x3ff0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                0x7ff
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b1020)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_RMSK                                                                                     0x1f1f1f1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                0x1f000000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                      0x18
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                  0x1f0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                    0x1f00
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                      0x1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000b1024)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_RMSK                                                                                    0x1f1f1f1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                               0x1f000000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                 0x1f0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                   0x1f00
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                     0x1f
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000b1040)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                       0x7701
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                          0x7000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                             0xc
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                            0x700
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                              0x8
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000b1048)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_RMSK                                                                                     0x3ff07ff
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                               0x7ff
#define HWIO_GEM_NOC_ALM_GPU_TCU_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000b3000)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000b3004)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b3008)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_RMSK                                                                                      0x13f3f77
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                           0x1000000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                0x18
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                           0x3f0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                               0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                0x3f00
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                   0x8
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                              0x70
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                               0x4
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                   0x2
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                   0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000b3010)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                   0xfff007f
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                       0xfff0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                            0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                0x7f
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b3018)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_RMSK                                                                                      0x3ff07ff
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                           0x3ff0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                0x7ff
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b3020)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_RMSK                                                                                     0x3f3f3f3f
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                0x3f000000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                      0x18
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                  0x3f0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                    0x3f00
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                      0x3f
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000b3024)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_RMSK                                                                                    0x3f3f3f3f
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                               0x3f000000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                 0x3f0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                     0x3f
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000b3040)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                       0x7701
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                          0x7000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                             0xc
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                            0x700
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                              0x8
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000b3048)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_RMSK                                                                                     0x3ff07ff
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                               0x7ff
#define HWIO_GEM_NOC_ALM_SYS_TCU_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x000b5000)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_RMSK                                                                                            0xffffff
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                                 0xff0000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                   0xffff
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_HIGH_ADDR                                                                                         (GEM_NOC_REG_BASE      + 0x000b5004)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_HIGH_RMSK                                                                                         0xffffffff
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                  0xffffffff
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000b5008)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_RMSK                                                                                        0x11f3f7f
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                             0x1000000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                  0x18
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                             0x1f0000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                  0x3f00
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                     0x8
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                                0x70
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                                 0x4
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                                  0x8
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                                  0x3
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                         0x4
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                         0x2
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                    0x1
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000b5010)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                     0xfff003f
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                         0xfff0000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                              0x10
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                  0x3f
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000b5018)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_RMSK                                                                                        0x3ff0fff
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                  0xfff
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000b5020)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_RMSK                                                                                       0x1f1f1f1f
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                  0x1f000000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                        0x18
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                    0x1f0000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                      0x1f00
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                         0x8
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                        0x1f
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000b5024)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_RMSK                                                                                      0x1f1f1f1f
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                                 0x1f000000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                       0x18
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                   0x1f0000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                       0x10
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                     0x1f00
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                        0x8
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                       0x1f
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b5040)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                         0x7703
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                            0x7000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                               0xc
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                              0x700
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                                0x8
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                       0x2
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                       0x1
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                       0x1
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000b5048)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_RMSK                                                                                       0x3ff0fff
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                            0x3ff0000
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                                 0x10
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                                 0xfff
#define HWIO_GEM_NOC_QNM_LPASS_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                   0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_ADDR                                                                                           (GEM_NOC_REG_BASE      + 0x000b7000)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_RMSK                                                                                             0xffffff
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                                  0xff0000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                    0xffff
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_HIGH_ADDR                                                                                          (GEM_NOC_REG_BASE      + 0x000b7004)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_HIGH_RMSK                                                                                          0xffffffff
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                   0xffffffff
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000b7008)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_RMSK                                                                                         0x13f3f7f
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                              0x1000000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                   0x18
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                              0x3f0000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                                 0x70
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                                  0x4
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                                   0x8
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                                   0x3
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                          0x4
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                          0x2
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                      0x2
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                      0x1
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b7010)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                      0xfff007f
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                          0xfff0000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                   0x7f
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000b7018)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_RMSK                                                                                         0x3ff0fff
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                              0x3ff0000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                   0xfff
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000b7020)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_RMSK                                                                                        0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                   0x3f000000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                         0x18
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                     0x3f0000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                         0x10
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                       0x3f00
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                          0x8
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                         0x3f
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                          0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000b7024)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_RMSK                                                                                       0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                                  0x3f000000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                        0x18
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                    0x3f0000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                        0x10
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                      0x3f00
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                         0x8
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                        0x3f
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                         0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                      (GEM_NOC_REG_BASE      + 0x000b7040)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                          0x7703
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                             0x7000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                                0xc
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                               0x700
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                                 0x8
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                        0x2
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                        0x1
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                        0x1
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                        0x0

#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000b7048)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_RMSK                                                                                        0x3ff0fff
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                             0x3ff0000
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                                  0x10
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                                  0xfff
#define HWIO_GEM_NOC_QNM_PCIE_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000b9000)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000b9004)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b9008)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_RMSK                                                                                      0x11f3f7f
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                           0x1000000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                0x18
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                           0x1f0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                0x3f00
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                   0x8
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                              0x70
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                               0x4
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                                0x8
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                                0x3
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                   0x2
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                   0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000b9010)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                   0xfff003f
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                       0xfff0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                            0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                0x3f
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b9018)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_RMSK                                                                                      0x3ff07ff
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                           0x3ff0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                0x7ff
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000b9020)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_RMSK                                                                                     0x1f1f1f1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                0x1f000000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                      0x18
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                  0x1f0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                    0x1f00
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                      0x1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000b9024)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_RMSK                                                                                    0x1f1f1f1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                               0x1f000000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                 0x1f0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                   0x1f00
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                     0x1f
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000b9040)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                       0x7703
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                          0x7000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                             0xc
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                            0x700
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                              0x8
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000b9048)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_RMSK                                                                                     0x3ff07ff
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                               0x7ff
#define HWIO_GEM_NOC_QNM_SNOC_GC_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_ADDR                                                                                        (GEM_NOC_REG_BASE      + 0x000bb000)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_RMSK                                                                                          0xffffff
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_UNITTYPEID_BMSK                                                                               0xff0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_UNITTYPEID_SHFT                                                                                   0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_UNITCONFID_BMSK                                                                                 0xffff
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_LOW_UNITCONFID_SHFT                                                                                    0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_HIGH_ADDR                                                                                       (GEM_NOC_REG_BASE      + 0x000bb004)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_HIGH_RMSK                                                                                       0xffffffff
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_HIGH_QNOCID_BMSK                                                                                0xffffffff
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SWID_HIGH_QNOCID_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000bb008)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_RMSK                                                                                      0x13f3f7f
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_QOSDISABLE_BMSK                                                                           0x1000000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                0x18
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_SAFESHAPING_BMSK                                                                           0x3f0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_SAFESHAPING_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_URGDELAY_BMSK                                                                                0x3f00
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_URGDELAY_SHFT                                                                                   0x8
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_BMSK                                                                              0x70
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_DFLTPRIORITY_SHFT                                                                               0x4
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_BMSK                                                                                0x8
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_SLVURGMSGEN_SHFT                                                                                0x3
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_STOP_BMSK                                                                                       0x4
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_STOP_SHFT                                                                                       0x2
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_SHAPEREN_BMSK                                                                                   0x2
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_SHAPEREN_SHFT                                                                                   0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_BWLIMITEN_BMSK                                                                                  0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINCTL_LOW_BWLIMITEN_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_ADDR                                                                                  (GEM_NOC_REG_BASE      + 0x000bb010)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_RMSK                                                                                   0xfff003f
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_BMSK                                                                       0xfff0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_NOMINALFREQ_SHFT                                                                            0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_PENDING_BMSK                                                                                0x3f
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_MAINSTATUS_LOW_PENDING_SHFT                                                                                 0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000bb018)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_RMSK                                                                                      0x3ff0fff
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_SATURATION_BMSK                                                                           0x3ff0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_SATURATION_SHFT                                                                                0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_BANDWIDTH_BMSK                                                                                0xfff
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_LIMITBW_LOW_BANDWIDTH_SHFT                                                                                  0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_ADDR                                                                                     (GEM_NOC_REG_BASE      + 0x000bb020)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_RMSK                                                                                     0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_LVL3_BMSK                                                                                0x3f000000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_LVL3_SHFT                                                                                      0x18
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_LVL2_BMSK                                                                                  0x3f0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_LVL2_SHFT                                                                                      0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_LVL1_BMSK                                                                                    0x3f00
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_LVL1_SHFT                                                                                       0x8
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_LVL0_BMSK                                                                                      0x3f
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_LOW_LVL0_SHFT                                                                                       0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000bb024)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_RMSK                                                                                    0x3f3f3f3f
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_LVL7_BMSK                                                                               0x3f000000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_LVL7_SHFT                                                                                     0x18
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_LVL6_BMSK                                                                                 0x3f0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_LVL6_SHFT                                                                                     0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_LVL5_BMSK                                                                                   0x3f00
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_LVL5_SHFT                                                                                      0x8
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_LVL4_BMSK                                                                                     0x3f
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_SHAPING_HIGH_LVL4_SHFT                                                                                      0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_ADDR                                                                                   (GEM_NOC_REG_BASE      + 0x000bb040)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_RMSK                                                                                       0x7703
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_BMSK                                                                          0x7000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_HIGHPRIORITY_SHFT                                                                             0xc
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_BMSK                                                                            0x700
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_LOWPRIORITY_SHFT                                                                              0x8
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_WREN_BMSK                                                                                     0x2
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_WREN_SHFT                                                                                     0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_RDEN_BMSK                                                                                     0x1
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0CTL_LOW_RDEN_SHFT                                                                                     0x0

#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_ADDR                                                                                    (GEM_NOC_REG_BASE      + 0x000bb048)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_RMSK                                                                                     0x3ff0fff
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_IN          \
        in_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_ADDR)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_INM(m)      \
        in_dword_masked(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_ADDR, m)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_OUT(v)      \
        out_dword(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_ADDR,v)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_ADDR,m,v,HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_IN)
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_SATURATION_BMSK                                                                          0x3ff0000
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_SATURATION_SHFT                                                                               0x10
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_BANDWIDTH_BMSK                                                                               0xfff
#define HWIO_GEM_NOC_QNM_SNOC_SF_QOSGEN_REGUL0BW_LOW_BANDWIDTH_SHFT                                                                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: LLCC_BROADCAST_ORTRP
 *--------------------------------------------------------------------------*/

#define LLCC_BROADCAST_ORTRP_REG_BASE                                                                            (DDR_SS_BASE      + 0x01800000)
#define LLCC_BROADCAST_ORTRP_REG_BASE_SIZE                                                                       0x30000
#define LLCC_BROADCAST_ORTRP_REG_BASE_USED                                                                       0x25018

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n)                                              (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021000 + 0x8 * (n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RMSK                                                   0xffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_MAXn                                                         31
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n), HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RMSK)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INI(n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RESRVED_WAYS_BMSK                                      0xffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RESRVED_WAYS_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n)                                              (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021100 + 0x4 * (n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_RMSK                                                   0xffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_MAXn                                                         31
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n), HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_RMSK)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_INI(n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_BONUS_WAYS_BMSK                                        0xffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_BONUS_WAYS_SHFT                                             0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n)                                              (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021004 + 0x8 * (n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_RMSK                                                 0x7fff9f7f
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAXn                                                         31
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n), HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_RMSK)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INI(n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAX_CAP_BMSK                                         0x7fff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAX_CAP_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_IN_A_GROUP_BMSK                                          0x8000
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_IN_A_GROUP_SHFT                                             0xf
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PARENT_SCID_BMSK                                         0x1f00
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PARENT_SCID_SHFT                                            0x8
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PRIORITY_BMSK                                              0x70
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PRIORITY_SHFT                                               0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_FIXEDSIZE_BMSK                                              0x8
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_FIXEDSIZE_SHFT                                              0x3
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PROBE_TARGET_WAYS_ONLY_BMSK                                 0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PROBE_TARGET_WAYS_ONLY_SHFT                                 0x2
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_CACHING_MODE_BMSK                                           0x3
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_CACHING_MODE_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021f0c)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_SCT_STALE_EN_BMSK                                               0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG1_SCT_STALE_EN_SHFT                                                      0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021f10)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_STALE_ONLY_ON_OC_BMSK                                           0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG2_STALE_ONLY_ON_OC_SHFT                                                  0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021f14)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_MRU_RO_ON_TWAYS_IF_UC_BMSK                                      0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG3_MRU_RO_ON_TWAYS_IF_UC_SHFT                                             0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021f18)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_MRU_ROLLOVER_ONLY_ON_TWAYS_BMSK                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG4_MRU_ROLLOVER_ONLY_ON_TWAYS_SHFT                                        0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021f1c)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_ALWAYS_ALLOC_ONE_WAY_ON_OC_BMSK                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG5_ALWAYS_ALLOC_ONE_WAY_ON_OC_SHFT                                        0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021f24)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_ALLOC_OTHER_OC_ON_OC_BMSK                                       0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG6_ALLOC_OTHER_OC_ON_OC_SHFT                                              0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021f28)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_ALLOC_OTHER_LP_OC_ON_OC_BMSK                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG7_ALLOC_OTHER_LP_OC_ON_OC_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00021f30)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_ALLOC_VICTIM_PL_ON_UC_BMSK                                      0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG8_ALLOC_VICTIM_PL_ON_UC_SHFT                                             0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_ADDR                                                        (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00023310)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_RMSK                                                        0x7f3ff3ff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_CLEAN_PRIOLVL_BMSK                                          0x7f000000
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_CLEAN_PRIOLVL_SHFT                                                0x18
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_END_BMSK                                        0x3ff000
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_END_SHFT                                             0xc
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_START_BMSK                                         0x3ff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_START_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_ADDR                                                        (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00023314)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_RMSK                                                          0xffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_CLEAN_WAY_VEC_BMSK                                            0xffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_1_CLEAN_WAY_VEC_SHFT                                                 0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_ADDR                                                        (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00023324)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_RMSK                                                           0x101ff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_CLEAN_TRIG_BMSK                                                0x10000
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_CLEAN_TRIG_SHFT                                                   0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_KEEP_WAY_ON_BMSK                                                 0x100
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_KEEP_WAY_ON_SHFT                                                   0x8
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_OP_CLEAN_BMSK                                                     0x80
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_OP_CLEAN_SHFT                                                      0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_OP_PXI_BMSK                                                       0x40
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_OP_PXI_SHFT                                                        0x6
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_PER_WAY_BMSK                                                      0x20
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_PER_WAY_SHFT                                                       0x5
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_ALL_SETS_BMSK                                                     0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_ALL_SETS_SHFT                                                      0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_PXI_REPEAT_BMSK                                                    0x8
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_PXI_REPEAT_SHFT                                                    0x3
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_PXI_SIDEBAND_TRIG_EN_BMSK                                          0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_PXI_SIDEBAND_TRIG_EN_SHFT                                          0x2
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_SCID_FILTER_EN_BMSK                                                0x2
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_SCID_FILTER_EN_SHFT                                                0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_PXI_FLUSH_ORDER_EN_BMSK                                            0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_4_PXI_FLUSH_ORDER_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_ADDR                                                        (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00023318)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_RMSK                                                              0x1f
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_ABORT_BUSY_BMSK                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_ABORT_BUSY_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_ABORT_DONE_BMSK                                                0x8
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_ABORT_DONE_SHFT                                                0x3
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_WAIT_BMSK                                                      0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_WAIT_SHFT                                                      0x2
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_BUSY_BMSK                                                      0x2
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_BUSY_SHFT                                                      0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_DONE_BMSK                                                      0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_STATUS_DCC_DONE_SHFT                                                      0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_2_ADDR                                                        (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x0002331c)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_2_RMSK                                                               0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_2_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_2_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_2_ABORT_BMSK                                                         0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_2_ABORT_SHFT                                                         0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_ADDR                                                        (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00023320)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_RMSK                                                        0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_SCID_FLUSH_VEC_BMSK                                         0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_CFLUSH_CTRL_3_SCID_FLUSH_VEC_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_ADDR                                                            (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022308)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_RMSK                                                              0x700110
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_VICTIM_PL_THRESHOLD_BMSK                                          0x700000
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_VICTIM_PL_THRESHOLD_SHFT                                              0x14
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_MRU_RR_ENABLE_BMSK                                                   0x100
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_MRU_RR_ENABLE_SHFT                                                     0x8
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_SAME_PL_VICTIM_DISABLE_BMSK                                           0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_ALGO_CFG0_SAME_PL_VICTIM_DISABLE_SHFT                                            0x4

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR                                                 (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x0002284c)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI2RWE_OVERRIDE_CFG_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR                                                    (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022850)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                        0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                               0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR                                                    (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022854)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                       0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWI_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                              0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR                                                    (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022858)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                        0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                               0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR                                                    (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x0002285c)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                       0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RWE_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                              0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR                                                    (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022860)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                        0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                               0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR                                                    (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022864)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                       0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_EWD_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                              0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR                                          (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022868)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_RMSK                                          0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                              0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                     0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR                                          (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x0002286c)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_RMSK                                          0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                             0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                    0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR                                     (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022870)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_RMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                         0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR                                     (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022874)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_RMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                        0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                               0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR                                     (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022878)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_RMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                         0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR                                     (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x0002287c)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_RMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                        0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                               0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR                                                 (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022880)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR                                                 (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022884)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_RD_GFO_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR                                                 (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022888)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR                                                 (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x0002288c)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WR_GFO_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR                                                 (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022890)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_C_AS_NC_OVERRIDE_CFG_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR                                                 (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00022894)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_NC_AS_C_OVERRIDE_CFG_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR                                              (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x000228a0)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_RMSK                                              0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                  0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                         0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR                                              (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x000228a4)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_RMSK                                              0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                        0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n)                                                (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00025000 + 0x1000 * (n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_RMSK                                                      0x10000
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_MAXn                                                            7
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n), HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_RMSK)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_INI(n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_CLEAN_TRIG_BMSK                                           0x10000
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_CTRL_1_CLEAN_TRIG_SHFT                                              0x10

#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_ADDR(n)                                                (LLCC_BROADCAST_ORTRP_REG_BASE      + 0x00025010 + 0x1000 * (n))
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_RMSK                                                          0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_MAXn                                                            7
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_ADDR(n), HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_RMSK)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_WAIT_BMSK                                                 0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_WAIT_SHFT                                                 0x2
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_BUSY_BMSK                                                 0x2
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_BUSY_SHFT                                                 0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_DONE_BMSK                                                 0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_DONE_SHFT                                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: LLCC_BROADCAST_ORFEAC
 *--------------------------------------------------------------------------*/

#define LLCC_BROADCAST_ORFEAC_REG_BASE                                                                           (DDR_SS_BASE      + 0x01840000)
#define LLCC_BROADCAST_ORFEAC_REG_BASE_SIZE                                                                      0x6000
#define LLCC_BROADCAST_ORFEAC_REG_BASE_USED                                                                      0x4034

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ADDR                                                            (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00001000)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_RMSK                                                               0x7ffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ENABLE_BMSK                                                        0x40000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ENABLE_SHFT                                                           0x12
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_SCID_BMSK                                                          0x3e000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_SCID_SHFT                                                              0xd
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ADDR_BASE_BMSK                                                      0x1fff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_CFG_ADDR_BASE_SHFT                                                         0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_ADDR                                                       (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00001004)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_RMSK                                                           0x1fff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_ADDR_MASK_BMSK                                                 0x1fff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM0_MASK_CFG_ADDR_MASK_SHFT                                                    0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ADDR                                                            (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00001008)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_RMSK                                                               0x7ffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ENABLE_BMSK                                                        0x40000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ENABLE_SHFT                                                           0x12
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_SCID_BMSK                                                          0x3e000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_SCID_SHFT                                                              0xd
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ADDR_BASE_BMSK                                                      0x1fff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_CFG_ADDR_BASE_SHFT                                                         0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_ADDR                                                       (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x0000100c)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_RMSK                                                           0x1fff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_ADDR_MASK_BMSK                                                 0x1fff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM1_MASK_CFG_ADDR_MASK_SHFT                                                    0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00001010)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_RMSK                                                   0x3fff1fff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_TCM_SIZE_BMSK                                          0x3fff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_TCM_SIZE_SHFT                                                0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR_BASE_BMSK                                             0x1fff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR                                                 (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00001014)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_RMSK                                                       0xff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_PER_MB_MASK_BMSK                                           0xff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_TCM_PER_MB_MASK_CFG_PER_MB_MASK_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004000)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004004)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE1_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004008)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x0000400c)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE2_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004010)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004014)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE3_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004018)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x0000401c)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE4_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004020)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004024)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE5_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004028)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x0000402c)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE6_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004030)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR                                                   (LLCC_BROADCAST_ORFEAC_REG_BASE      + 0x00004034)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ORLLCC_FEAC_VICTIM_ZONE7_CFG1_ATTR_BASE_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: LLCC_BROADCAST_ORLLCC_BEAC0
 *--------------------------------------------------------------------------*/

#define LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE                                                                       (DDR_SS_BASE      + 0x01860000)
#define LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE_SIZE                                                                  0xa000
#define LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE_USED                                                                  0x806c

#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR                                                 (LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE      + 0x00000044)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_RMSK                                                        0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_CORE_CLOCK_EN_BMSK                                          0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_CORE_CLOCK_EN_SHFT                                          0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR                                          (LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE      + 0x0000805c)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_RMSK                                                 0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_LOCK_BMSK                                            0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_LOCK_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR                                               (LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE      + 0x00008060)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_RMSK                                                      0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_LOCK_BMSK                                                 0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_LOCK_SHFT                                                 0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR                                           (LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE      + 0x00008064)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_RMSK                                                  0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_LOCK_BMSK                                             0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_LOCK_SHFT                                             0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR                                               (LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE      + 0x00008068)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_RMSK                                                      0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_LOCK_BMSK                                                 0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_LOCK_SHFT                                                 0x0

#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR                                                (LLCC_BROADCAST_ORLLCC_BEAC0_REG_BASE      + 0x0000806c)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_RMSK                                                       0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_LOCK_BMSK                                                  0x1
#define HWIO_LLCC_BROADCAST_ORLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_LOCK_SHFT                                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: LLCC_BROADCAST_ORLPI_SHARED
 *--------------------------------------------------------------------------*/

#define LLCC_BROADCAST_ORLPI_SHARED_REG_BASE                                            (DDR_SS_BASE      + 0x01874000)
#define LLCC_BROADCAST_ORLPI_SHARED_REG_BASE_SIZE                                       0x1000
#define LLCC_BROADCAST_ORLPI_SHARED_REG_BASE_USED                                       0x17c

#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_ADDR                    (LLCC_BROADCAST_ORLPI_SHARED_REG_BASE      + 0x00000000)
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_RMSK                      0x1ffff8
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_SIZE_BMSK                 0x1f0000
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_SIZE_SHFT                     0x10
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_BASE_ADDR_BMSK              0xfff8
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_ISLAND_UIMAGE_CFG_BASE_ADDR_SHFT                 0x3

#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_ADDR(n)                    (LLCC_BROADCAST_ORLPI_SHARED_REG_BASE      + 0x00000100 + 0x4 * (n))
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_RMSK                              0x3
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_MAXn                               31
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_ADDR(n), HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_RMSK)
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_INI(n))
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_SCID_TYPE_BMSK                    0x3
#define HWIO_LLCC_BROADCAST_ORLLCC_LPI_SHARED_SCT_n_TYPE_CFG_SCID_TYPE_SHFT                    0x0

/*----------------------------------------------------------------------------
 * MODULE: LLCC_BROADCAST_ANDTRP
 *--------------------------------------------------------------------------*/

#define LLCC_BROADCAST_ANDTRP_REG_BASE                                                                            (DDR_SS_BASE      + 0x01a00000)
#define LLCC_BROADCAST_ANDTRP_REG_BASE_SIZE                                                                       0x30000
#define LLCC_BROADCAST_ANDTRP_REG_BASE_USED                                                                       0x25018

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n)                                              (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021000 + 0x8 * (n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RMSK                                                   0xffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_MAXn                                                         31
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n), HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RMSK)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_INI(n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RESRVED_WAYS_BMSK                                      0xffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE0_CFG_RESRVED_WAYS_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n)                                              (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021100 + 0x4 * (n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_RMSK                                                   0xffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_MAXn                                                         31
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n), HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_RMSK)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_INI(n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_BONUS_WAYS_BMSK                                        0xffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE2_CFG_BONUS_WAYS_SHFT                                             0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n)                                              (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021004 + 0x8 * (n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_RMSK                                                 0x7fff9f7f
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAXn                                                         31
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n), HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_RMSK)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_INI(n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAX_CAP_BMSK                                         0x7fff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_MAX_CAP_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_IN_A_GROUP_BMSK                                          0x8000
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_IN_A_GROUP_SHFT                                             0xf
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PARENT_SCID_BMSK                                         0x1f00
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PARENT_SCID_SHFT                                            0x8
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PRIORITY_BMSK                                              0x70
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PRIORITY_SHFT                                               0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_FIXEDSIZE_BMSK                                              0x8
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_FIXEDSIZE_SHFT                                              0x3
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PROBE_TARGET_WAYS_ONLY_BMSK                                 0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_PROBE_TARGET_WAYS_ONLY_SHFT                                 0x2
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_CACHING_MODE_BMSK                                           0x3
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_SCT_n_ATTRIBUTE1_CFG_CACHING_MODE_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021f0c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_SCT_STALE_EN_BMSK                                               0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG1_SCT_STALE_EN_SHFT                                                      0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021f10)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_STALE_ONLY_ON_OC_BMSK                                           0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG2_STALE_ONLY_ON_OC_SHFT                                                  0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021f14)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_MRU_RO_ON_TWAYS_IF_UC_BMSK                                      0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG3_MRU_RO_ON_TWAYS_IF_UC_SHFT                                             0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021f18)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_MRU_ROLLOVER_ONLY_ON_TWAYS_BMSK                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG4_MRU_ROLLOVER_ONLY_ON_TWAYS_SHFT                                        0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021f1c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_ALWAYS_ALLOC_ONE_WAY_ON_OC_BMSK                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG5_ALWAYS_ALLOC_ONE_WAY_ON_OC_SHFT                                        0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021f24)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_ALLOC_OTHER_OC_ON_OC_BMSK                                       0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG6_ALLOC_OTHER_OC_ON_OC_SHFT                                              0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021f28)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_ALLOC_OTHER_LP_OC_ON_OC_BMSK                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG7_ALLOC_OTHER_LP_OC_ON_OC_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00021f30)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_RMSK                                                            0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_ALLOC_VICTIM_PL_ON_UC_BMSK                                      0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG8_ALLOC_VICTIM_PL_ON_UC_SHFT                                             0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_ADDR                                                        (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00023310)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_RMSK                                                        0x7f3ff3ff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_CLEAN_PRIOLVL_BMSK                                          0x7f000000
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_CLEAN_PRIOLVL_SHFT                                                0x18
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_END_BMSK                                        0x3ff000
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_END_SHFT                                             0xc
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_START_BMSK                                         0x3ff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_0_CLEAN_SET_NDX_START_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_ADDR                                                        (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00023314)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_RMSK                                                          0xffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_CLEAN_WAY_VEC_BMSK                                            0xffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_1_CLEAN_WAY_VEC_SHFT                                                 0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_ADDR                                                        (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00023324)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_RMSK                                                           0x101ff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_CLEAN_TRIG_BMSK                                                0x10000
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_CLEAN_TRIG_SHFT                                                   0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_KEEP_WAY_ON_BMSK                                                 0x100
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_KEEP_WAY_ON_SHFT                                                   0x8
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_OP_CLEAN_BMSK                                                     0x80
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_OP_CLEAN_SHFT                                                      0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_OP_PXI_BMSK                                                       0x40
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_OP_PXI_SHFT                                                        0x6
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_PER_WAY_BMSK                                                      0x20
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_PER_WAY_SHFT                                                       0x5
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_ALL_SETS_BMSK                                                     0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_ALL_SETS_SHFT                                                      0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_PXI_REPEAT_BMSK                                                    0x8
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_PXI_REPEAT_SHFT                                                    0x3
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_PXI_SIDEBAND_TRIG_EN_BMSK                                          0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_PXI_SIDEBAND_TRIG_EN_SHFT                                          0x2
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_SCID_FILTER_EN_BMSK                                                0x2
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_SCID_FILTER_EN_SHFT                                                0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_PXI_FLUSH_ORDER_EN_BMSK                                            0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_4_PXI_FLUSH_ORDER_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_ADDR                                                        (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00023318)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_RMSK                                                              0x1f
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_ABORT_BUSY_BMSK                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_ABORT_BUSY_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_ABORT_DONE_BMSK                                                0x8
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_ABORT_DONE_SHFT                                                0x3
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_WAIT_BMSK                                                      0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_WAIT_SHFT                                                      0x2
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_BUSY_BMSK                                                      0x2
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_BUSY_SHFT                                                      0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_DONE_BMSK                                                      0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_STATUS_DCC_DONE_SHFT                                                      0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_2_ADDR                                                        (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x0002331c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_2_RMSK                                                               0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_2_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_2_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_2_ABORT_BMSK                                                         0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_2_ABORT_SHFT                                                         0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_ADDR                                                        (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00023320)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_RMSK                                                        0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_SCID_FLUSH_VEC_BMSK                                         0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_CFLUSH_CTRL_3_SCID_FLUSH_VEC_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_ADDR                                                            (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022308)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_RMSK                                                              0x700110
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_VICTIM_PL_THRESHOLD_BMSK                                          0x700000
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_VICTIM_PL_THRESHOLD_SHFT                                              0x14
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_MRU_RR_ENABLE_BMSK                                                   0x100
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_MRU_RR_ENABLE_SHFT                                                     0x8
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_SAME_PL_VICTIM_DISABLE_BMSK                                           0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_ALGO_CFG0_SAME_PL_VICTIM_DISABLE_SHFT                                            0x4

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR                                                 (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x0002284c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI2RWE_OVERRIDE_CFG_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR                                                    (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022850)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                        0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                               0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR                                                    (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022854)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                       0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWI_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                              0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR                                                    (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022858)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                        0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                               0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR                                                    (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x0002285c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                       0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RWE_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                              0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR                                                    (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022860)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                        0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                               0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR                                                    (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022864)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_RMSK                                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                       0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_EWD_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                              0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR                                          (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022868)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_RMSK                                          0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                              0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                     0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR                                          (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x0002286c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_RMSK                                          0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                             0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WRITE_THROUGH_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                    0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR                                     (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022870)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_RMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                         0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR                                     (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022874)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_RMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                        0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_NOALLOC_ON_MISS_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                               0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR                                     (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022878)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_RMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                         0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR                                     (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x0002287c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_RMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                        0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_NOALLOC_ON_MISS_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                               0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR                                                 (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022880)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR                                                 (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022884)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_RD_GFO_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR                                                 (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022888)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR                                                 (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x0002288c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                    0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WR_GFO_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                           0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR                                                 (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022890)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_C_AS_NC_OVERRIDE_CFG_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR                                                 (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00022894)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_RMSK                                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_OVERRIDE_EN_BMSK                                     0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_NC_AS_C_OVERRIDE_CFG_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR                                              (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x000228a0)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_RMSK                                              0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_OVERRIDE_EN_BMSK                                  0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG0_OVERRIDE_EN_SHFT                                         0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR                                              (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x000228a4)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_RMSK                                              0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_OVERRIDE_VAL_BMSK                                 0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_WT_W_WRSC_OVERRIDE_CFG1_OVERRIDE_VAL_SHFT                                        0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n)                                                (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00025000 + 0x1000 * (n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_RMSK                                                      0x10000
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_MAXn                                                            7
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n), HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_RMSK)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_OUTI(n,val)    \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n),val)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_ADDR(n),mask,val,HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_INI(n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_CLEAN_TRIG_BMSK                                           0x10000
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_CTRL_1_CLEAN_TRIG_SHFT                                              0x10

#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_ADDR(n)                                                (LLCC_BROADCAST_ANDTRP_REG_BASE      + 0x00025010 + 0x1000 * (n))
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_RMSK                                                          0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_MAXn                                                            7
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_INI(n)        \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_ADDR(n), HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_RMSK)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_INMI(n,mask)    \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_ADDR(n), mask)
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_WAIT_BMSK                                                 0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_WAIT_SHFT                                                 0x2
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_BUSY_BMSK                                                 0x2
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_BUSY_SHFT                                                 0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_DONE_BMSK                                                 0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_TRP_VZ_n_CFLUSH_STATUS_DCC_DONE_SHFT                                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: LLCC_BROADCAST_ANDFEAC
 *--------------------------------------------------------------------------*/

#define LLCC_BROADCAST_ANDFEAC_REG_BASE                                                                           (DDR_SS_BASE      + 0x01a40000)
#define LLCC_BROADCAST_ANDFEAC_REG_BASE_SIZE                                                                      0x6000
#define LLCC_BROADCAST_ANDFEAC_REG_BASE_USED                                                                      0x4034

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ADDR                                                            (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00001000)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_RMSK                                                               0x7ffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ENABLE_BMSK                                                        0x40000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ENABLE_SHFT                                                           0x12
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_SCID_BMSK                                                          0x3e000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_SCID_SHFT                                                              0xd
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ADDR_BASE_BMSK                                                      0x1fff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_CFG_ADDR_BASE_SHFT                                                         0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_ADDR                                                       (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00001004)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_RMSK                                                           0x1fff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_ADDR_MASK_BMSK                                                 0x1fff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM0_MASK_CFG_ADDR_MASK_SHFT                                                    0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ADDR                                                            (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00001008)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_RMSK                                                               0x7ffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ENABLE_BMSK                                                        0x40000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ENABLE_SHFT                                                           0x12
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_SCID_BMSK                                                          0x3e000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_SCID_SHFT                                                              0xd
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ADDR_BASE_BMSK                                                      0x1fff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_CFG_ADDR_BASE_SHFT                                                         0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_ADDR                                                       (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x0000100c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_RMSK                                                           0x1fff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_ADDR_MASK_BMSK                                                 0x1fff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM1_MASK_CFG_ADDR_MASK_SHFT                                                    0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00001010)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_RMSK                                                   0x3fff1fff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_TCM_SIZE_BMSK                                          0x3fff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_TCM_SIZE_SHFT                                                0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR_BASE_BMSK                                             0x1fff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_ADDR_BASE_CFG_ADDR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR                                                 (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00001014)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_RMSK                                                       0xff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_PER_MB_MASK_BMSK                                           0xff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_TCM_PER_MB_MASK_CFG_PER_MB_MASK_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004000)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004004)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE1_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004008)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x0000400c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE2_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004010)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004014)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE3_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004018)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x0000401c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE4_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004020)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004024)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE5_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004028)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x0000402c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE6_CFG1_ATTR_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004030)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_RMSK                                                   0xffffffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_VZID_MASK_BMSK                                         0xffff0000
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_VZID_MASK_SHFT                                               0x10
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_VZID_BASE_BMSK                                             0xffff
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG0_VZID_BASE_SHFT                                                0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR                                                   (LLCC_BROADCAST_ANDFEAC_REG_BASE      + 0x00004034)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_RMSK                                                         0xf7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_VZID_ENABLE_BMSK                                             0x80
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_VZID_ENABLE_SHFT                                              0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ATTR_MASK_BMSK                                               0x70
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ATTR_MASK_SHFT                                                0x4
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ATTR_BASE_BMSK                                                0x7
#define HWIO_LLCC_BROADCAST_ANDLLCC_FEAC_VICTIM_ZONE7_CFG1_ATTR_BASE_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: LLCC_BROADCAST_ANDLLCC_BEAC0
 *--------------------------------------------------------------------------*/

#define LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE                                                                       (DDR_SS_BASE      + 0x01a60000)
#define LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE_SIZE                                                                  0xa000
#define LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE_USED                                                                  0x806c

#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR                                                 (LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE      + 0x00000044)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_RMSK                                                        0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_CORE_CLOCK_EN_BMSK                                          0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_CLOCK_CTRL_CORE_CLOCK_EN_SHFT                                          0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR                                          (LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE      + 0x0000805c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_RMSK                                                 0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_LOCK_BMSK                                            0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HMSSSELFAUTH_LOCK_LOCK_SHFT                                            0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR                                               (LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE      + 0x00008060)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_RMSK                                                      0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_LOCK_BMSK                                                 0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HPROTNS_LOCK_LOCK_SHFT                                                 0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR                                           (LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE      + 0x00008064)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_RMSK                                                  0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_LOCK_BMSK                                             0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HSECUREPROC_LOCK_LOCK_SHFT                                             0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR                                               (LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE      + 0x00008068)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_RMSK                                                      0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_LOCK_BMSK                                                 0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEROM_LOCK_LOCK_SHFT                                                 0x0

#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR                                                (LLCC_BROADCAST_ANDLLCC_BEAC0_REG_BASE      + 0x0000806c)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_RMSK                                                       0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_IN          \
        in_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_INM(m)      \
        in_dword_masked(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR, m)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_OUT(v)      \
        out_dword(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR,v)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_ADDR,m,v,HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_IN)
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_LOCK_BMSK                                                  0x1
#define HWIO_LLCC_BROADCAST_ANDLLCC_BEAC0_LLCC_BEAC_HTMEFW_LOCK_LOCK_SHFT                                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: LPASS_AG_NOC
 *--------------------------------------------------------------------------*/

#define LPASS_AG_NOC_REG_BASE                                                                                                                                           (LPASS_BASE      + 0x01e40000)
#define LPASS_AG_NOC_REG_BASE_SIZE                                                                                                                                      0xe080
#define LPASS_AG_NOC_REG_BASE_USED                                                                                                                                      0xe048

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_ADDR                                                                                                         (LPASS_AG_NOC_REG_BASE      + 0x0000a000)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_RMSK                                                                                                           0xffffff
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                                0xff0000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                                    0x10
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                                  0xffff
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                                     0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_HIGH_ADDR                                                                                                        (LPASS_AG_NOC_REG_BASE      + 0x0000a004)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_HIGH_RMSK                                                                                                        0xffffffff
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                                 0xffffffff
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                                        0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ADDR                                                                                                      (LPASS_AG_NOC_REG_BASE      + 0x0000a008)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_RMSK                                                                                                        0x17f113
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                                           0x100000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                                               0x14
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                                              0x40000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                                 0x12
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                                               0x20000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                                  0x11
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                                               0x10000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                                  0x10
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                                0x8000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                                   0xf
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                                 0x4000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                                    0xe
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                                0x2000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                                   0xd
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                                 0x1000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                                    0xc
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                                  0x100
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                                    0x8
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                                 0x10
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                                  0x4
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                                        0x3
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                                        0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                                   (LPASS_AG_NOC_REG_BASE      + 0x0000a010)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                                          0x3
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                                               0x2
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                                               0x1
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                                0x1
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                                0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000a018)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_RMSK                                                                                                           0x1
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                                 0x1
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                                 0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                                   (LPASS_AG_NOC_REG_BASE      + 0x0000a020)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                                          0x1
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                                               0x1
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                                               0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000a028)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                                       0xfffff
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                             0xfffff
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                                 0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                                   (LPASS_AG_NOC_REG_BASE      + 0x0000a030)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                                      0xfffff
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                                           0xfffff
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                                               0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000a038)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                                       0x77777
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                                             0x70000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                                0x10
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                                              0x7000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                                 0xc
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                                               0x700
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                                 0x8
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                                  0x70
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                                   0x4
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                                  0x7
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                                  0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_ADDR                                                                                                        (LPASS_AG_NOC_REG_BASE      + 0x0000a048)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_RMSK                                                                                                           0xf0f0f
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                                    0xf0000
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                                       0x10
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                                       0xf00
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                                         0x8
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                                         0xf
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                                         0x0

#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                                (LPASS_AG_NOC_REG_BASE      + 0x0000a050)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                                      0x1f
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                                        0x1f
#define HWIO_LPASS_AG_NOC_QNM_LPASS_HW_AF_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                                         0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_ADDR                                                                                                          (LPASS_AG_NOC_REG_BASE      + 0x0000b000)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_RMSK                                                                                                            0xffffff
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                                 0xff0000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                                     0x10
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                                   0xffff
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                                      0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_HIGH_ADDR                                                                                                         (LPASS_AG_NOC_REG_BASE      + 0x0000b004)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_HIGH_RMSK                                                                                                         0xffffffff
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                                  0xffffffff
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                                         0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ADDR                                                                                                       (LPASS_AG_NOC_REG_BASE      + 0x0000b008)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_RMSK                                                                                                         0x17f113
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                                            0x100000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                                                0x14
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                                               0x40000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                                  0x12
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                                                0x20000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                                   0x11
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                                                0x10000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                                   0x10
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                                 0x8000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                                    0xf
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                                  0x4000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                                     0xe
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                                 0x2000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                                    0xd
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                                  0x1000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                                     0xc
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                                   0x100
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                                     0x8
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                                  0x10
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                                   0x4
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                                         0x3
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                                         0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000b010)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                                           0x3
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                                                0x2
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                                                0x1
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                                 0x1
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                                 0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_ADDR                                                                                                     (LPASS_AG_NOC_REG_BASE      + 0x0000b018)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_RMSK                                                                                                            0x1
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                                  0x1
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                                  0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000b020)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                                           0x1
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                                                0x1
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                                                0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                                     (LPASS_AG_NOC_REG_BASE      + 0x0000b028)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                                        0xfffff
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                              0xfffff
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                                  0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000b030)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                                       0xfffff
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                                            0xfffff
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                                                0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                                     (LPASS_AG_NOC_REG_BASE      + 0x0000b038)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                                        0x77777
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                                              0x70000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                                 0x10
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                                               0x7000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                                  0xc
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                                                0x700
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                                  0x8
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                                   0x70
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                                    0x4
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                                   0x7
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                                   0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_ADDR                                                                                                         (LPASS_AG_NOC_REG_BASE      + 0x0000b048)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_RMSK                                                                                                            0xf0f0f
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                                     0xf0000
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                                        0x10
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                                        0xf00
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                                          0x8
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                                          0xf
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                                          0x0

#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                                 (LPASS_AG_NOC_REG_BASE      + 0x0000b050)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                                       0x1f
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                                         0x1f
#define HWIO_LPASS_AG_NOC_QNM_LPIAON_NOC_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                                          0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_ADDR                                                                                                          (LPASS_AG_NOC_REG_BASE      + 0x0000c000)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_RMSK                                                                                                            0xffffff
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                                 0xff0000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                                     0x10
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                                   0xffff
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                                      0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_HIGH_ADDR                                                                                                         (LPASS_AG_NOC_REG_BASE      + 0x0000c004)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_HIGH_RMSK                                                                                                         0xffffffff
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                                  0xffffffff
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                                         0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ADDR                                                                                                       (LPASS_AG_NOC_REG_BASE      + 0x0000c008)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_RMSK                                                                                                         0x17f113
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                                            0x100000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                                                0x14
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                                               0x40000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                                  0x12
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                                                0x20000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                                   0x11
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                                                0x10000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                                   0x10
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                                 0x8000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                                    0xf
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                                  0x4000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                                     0xe
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                                 0x2000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                                    0xd
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                                  0x1000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                                     0xc
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                                   0x100
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                                     0x8
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                                  0x10
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                                   0x4
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                                         0x3
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                                         0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000c010)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                                           0x3
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                                                0x2
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                                                0x1
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                                 0x1
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                                 0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_ADDR                                                                                                     (LPASS_AG_NOC_REG_BASE      + 0x0000c018)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_RMSK                                                                                                            0x1
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                                  0x1
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                                  0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000c020)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                                           0x1
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                                                0x1
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                                                0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                                     (LPASS_AG_NOC_REG_BASE      + 0x0000c028)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                                        0xfffff
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                              0xfffff
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                                  0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                                    (LPASS_AG_NOC_REG_BASE      + 0x0000c030)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                                       0xfffff
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                                            0xfffff
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                                                0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                                     (LPASS_AG_NOC_REG_BASE      + 0x0000c038)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                                        0x77777
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                                              0x70000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                                 0x10
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                                               0x7000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                                  0xc
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                                                0x700
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                                  0x8
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                                   0x70
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                                    0x4
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                                   0x7
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                                   0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_ADDR                                                                                                         (LPASS_AG_NOC_REG_BASE      + 0x0000c048)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_RMSK                                                                                                            0xf0f0f
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_IN)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                                     0xf0000
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                                        0x10
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                                        0xf00
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                                          0x8
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                                          0xf
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                                          0x0

#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                                 (LPASS_AG_NOC_REG_BASE      + 0x0000c050)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                                       0x1f
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                                         0x1f
#define HWIO_LPASS_AG_NOC_QXM_LPASS_CORE_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                                          0x0

/*----------------------------------------------------------------------------
 * MODULE: CNOC_CFG_SERVICE_NETWORK
 *--------------------------------------------------------------------------*/

#define CNOC_CFG_SERVICE_NETWORK_REG_BASE                                                                                  (CONFIG_NOC_WRAPPER_BASE      + 0x00100000)
#define CNOC_CFG_SERVICE_NETWORK_REG_BASE_SIZE                                                                             0x6200
#define CNOC_CFG_SERVICE_NETWORK_REG_BASE_USED                                                                             0x6100

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_ADDR                                                               (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004000)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_RMSK                                                                 0xffffff
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_UNITTYPEID_BMSK                                                      0xff0000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_UNITTYPEID_SHFT                                                          0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_UNITCONFID_BMSK                                                        0xffff
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_LOW_UNITCONFID_SHFT                                                           0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_ADDR                                                              (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004004)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_RMSK                                                              0xffffffff
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_QNOCID_BMSK                                                       0xffffffff
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SWID_HIGH_QNOCID_SHFT                                                              0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ADDR                                              (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004008)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_RMSK                                                    0xf3
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_SCALE_QHS_TLMM_BMSK                                     0xc0
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_SCALE_QHS_TLMM_SHFT                                      0x6
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_SCALE_QHS_QDSS_CFG_BMSK                                 0x30
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_SCALE_QHS_QDSS_CFG_SHFT                                  0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ENABLE_QHS_TLMM_BMSK                                     0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ENABLE_QHS_TLMM_SHFT                                     0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ENABLE_QHS_QDSS_CFG_BMSK                                 0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_CENTER_LOW_ENABLE_QHS_QDSS_CFG_SHFT                                 0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ADDR                                               (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004010)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_RMSK                                                   0xff0f
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_SCALE_QHS_VENUS_CFG_BMSK                               0xc000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_SCALE_QHS_VENUS_CFG_SHFT                                  0xe
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_SCALE_QHS_DISPLAY_CFG_BMSK                             0x3000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_SCALE_QHS_DISPLAY_CFG_SHFT                                0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_SCALE_QHS_CPR_MMCX_BMSK                                 0xc00
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_SCALE_QHS_CPR_MMCX_SHFT                                   0xa
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_SCALE_QHS_CAMERA_CFG_BMSK                               0x300
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_SCALE_QHS_CAMERA_CFG_SHFT                                 0x8
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ENABLE_QHS_VENUS_CFG_BMSK                                 0x8
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ENABLE_QHS_VENUS_CFG_SHFT                                 0x3
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ENABLE_QHS_DISPLAY_CFG_BMSK                               0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ENABLE_QHS_DISPLAY_CFG_SHFT                               0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ENABLE_QHS_CPR_MMCX_BMSK                                  0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ENABLE_QHS_CPR_MMCX_SHFT                                  0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ENABLE_QHS_CAMERA_CFG_BMSK                                0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_MMNOC_LOW_ENABLE_QHS_CAMERA_CFG_SHFT                                0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ADDR                                               (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004018)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_RMSK                                                  0xffc1f
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_SPSS_CFG_BMSK                               0xc0000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_SPSS_CFG_SHFT                                  0x12
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_QUP2_BMSK                                   0x30000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_QUP2_SHFT                                      0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_PCIE1_CFG_BMSK                               0xc000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_PCIE1_CFG_SHFT                                  0xe
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_PCIE0_CFG_BMSK                               0x3000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_PCIE0_CFG_SHFT                                  0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_BOOT_ROM_BMSK                                 0xc00
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_SCALE_QHS_BOOT_ROM_SHFT                                   0xa
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_SPSS_CFG_BMSK                                 0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_SPSS_CFG_SHFT                                  0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_QUP2_BMSK                                      0x8
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_QUP2_SHFT                                      0x3
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_PCIE1_CFG_BMSK                                 0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_PCIE1_CFG_SHFT                                 0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_PCIE0_CFG_BMSK                                 0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_PCIE0_CFG_SHFT                                 0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_BOOT_ROM_BMSK                                  0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_NORTH_LOW_ENABLE_QHS_BOOT_ROM_SHFT                                  0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ADDR                                               (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004020)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_RMSK                                                    0xfc7
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_SCALE_QHS_UFS_MEM_CFG_BMSK                              0xc00
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_SCALE_QHS_UFS_MEM_CFG_SHFT                                0xa
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_SCALE_QHS_QUP1_BMSK                                     0x300
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_SCALE_QHS_QUP1_SHFT                                       0x8
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_SCALE_QHS_AHB2PHY0_BMSK                                  0xc0
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_SCALE_QHS_AHB2PHY0_SHFT                                   0x6
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ENABLE_QHS_UFS_MEM_CFG_BMSK                               0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ENABLE_QHS_UFS_MEM_CFG_SHFT                               0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ENABLE_QHS_QUP1_BMSK                                      0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ENABLE_QHS_QUP1_SHFT                                      0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ENABLE_QHS_AHB2PHY0_BMSK                                  0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_SOUTH_LOW_ENABLE_QHS_AHB2PHY0_SHFT                                  0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ADDR                                                (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004028)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_RMSK                                                     0xfc7
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_SCALE_QHS_MX_RDPM_BMSK                                   0xc00
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_SCALE_QHS_MX_RDPM_SHFT                                     0xa
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_SCALE_QHS_I2C_BMSK                                       0x300
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_SCALE_QHS_I2C_SHFT                                         0x8
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_SCALE_QHS_CX_RDPM_BMSK                                    0xc0
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_SCALE_QHS_CX_RDPM_SHFT                                     0x6
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ENABLE_QHS_MX_RDPM_BMSK                                    0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ENABLE_QHS_MX_RDPM_SHFT                                    0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ENABLE_QHS_I2C_BMSK                                        0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ENABLE_QHS_I2C_SHFT                                        0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ENABLE_QHS_CX_RDPM_BMSK                                    0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS0_WEST_LOW_ENABLE_QHS_CX_RDPM_SHFT                                    0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ADDR                                              (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004030)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_RMSK                                               0xfffc07f
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_VSENSE_CTRL_CFG_BMSK                     0xc000000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_VSENSE_CTRL_CFG_SHFT                          0x1a
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_IPC_ROUTER_BMSK                          0x3000000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_IPC_ROUTER_SHFT                               0x18
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_IPA_BMSK                                  0xc00000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_IPA_SHFT                                      0x16
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_CPR_NSPCX_BMSK                            0x300000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_CPR_NSPCX_SHFT                                0x14
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_CPR_MXC_BMSK                               0xc0000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_CPR_MXC_SHFT                                  0x12
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_CPR_MXA_BMSK                               0x30000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_CPR_MXA_SHFT                                  0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_CPR_CX_BMSK                                 0xc000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_SCALE_QHS_CPR_CX_SHFT                                    0xe
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_VSENSE_CTRL_CFG_BMSK                         0x40
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_VSENSE_CTRL_CFG_SHFT                          0x6
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_IPC_ROUTER_BMSK                              0x20
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_IPC_ROUTER_SHFT                               0x5
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_IPA_BMSK                                     0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_IPA_SHFT                                      0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_CPR_NSPCX_BMSK                                0x8
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_CPR_NSPCX_SHFT                                0x3
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_CPR_MXC_BMSK                                  0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_CPR_MXC_SHFT                                  0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_CPR_MXA_BMSK                                  0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_CPR_MXA_SHFT                                  0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_CPR_CX_BMSK                                   0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS1_CENTER_LOW_ENABLE_QHS_CPR_CX_SHFT                                   0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_ADDR                                             (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004038)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_RMSK                                                    0xd
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_SCALE_BMSK                                              0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_SCALE_SHFT                                              0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_ENABLE_BMSK                                             0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_AHB2PHY1_LOW_ENABLE_SHFT                                             0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_ADDR                                            (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004040)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_RMSK                                                   0xd
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_SCALE_BMSK                                             0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_SCALE_SHFT                                             0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_ENABLE_BMSK                                            0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_GPUSS_CFG_LOW_ENABLE_SHFT                                            0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_ADDR                                              (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004048)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_RMSK                                                     0xd
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_SCALE_BMSK                                               0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_SCALE_SHFT                                               0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_ENABLE_BMSK                                              0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_MSS_CFG_LOW_ENABLE_SHFT                                              0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_ADDR                                                  (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004050)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_RMSK                                                         0xd
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_SCALE_BMSK                                                   0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_SCALE_SHFT                                                   0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_ENABLE_BMSK                                                  0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QHS_PDM_LOW_ENABLE_SHFT                                                  0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ADDR                                              (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004058)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_RMSK                                                0xfff03f
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_SNOC_THROTTLE_CFG_BMSK                    0xc00000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_SNOC_THROTTLE_CFG_SHFT                        0x16
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_MODEM_DSP_THROTTLE_CFG_BMSK               0x300000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_MODEM_DSP_THROTTLE_CFG_SHFT                   0x14
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_GPU_TCU_THROTTLE_CFG_BMSK                  0xc0000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_GPU_TCU_THROTTLE_CFG_SHFT                     0x12
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_DEMBACK_THROTTLE_CFG_BMSK                  0x30000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_DEMBACK_THROTTLE_CFG_SHFT                     0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_ANOC_THROTTLE_CFG_BMSK                      0xc000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_ANOC_THROTTLE_CFG_SHFT                         0xe
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_ANOC2_THROTTLE_CFG_BMSK                     0x3000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_SCALE_QSS_ANOC2_THROTTLE_CFG_SHFT                        0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_SNOC_THROTTLE_CFG_BMSK                       0x20
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_SNOC_THROTTLE_CFG_SHFT                        0x5
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_MODEM_DSP_THROTTLE_CFG_BMSK                  0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_MODEM_DSP_THROTTLE_CFG_SHFT                   0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_GPU_TCU_THROTTLE_CFG_BMSK                     0x8
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_GPU_TCU_THROTTLE_CFG_SHFT                     0x3
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_DEMBACK_THROTTLE_CFG_BMSK                     0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_DEMBACK_THROTTLE_CFG_SHFT                     0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_ANOC_THROTTLE_CFG_BMSK                        0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_ANOC_THROTTLE_CFG_SHFT                        0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_ANOC2_THROTTLE_CFG_BMSK                       0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_CENTER_LOW_ENABLE_QSS_ANOC2_THROTTLE_CFG_SHFT                       0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ADDR                                                (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004060)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_RMSK                                                      0xf3
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_SCALE_QSS_LPASS_THROTTLE_CFG_BMSK                         0xc0
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_SCALE_QSS_LPASS_THROTTLE_CFG_SHFT                          0x6
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_SCALE_QHS_CRYPTO0_CFG_BMSK                                0x30
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_SCALE_QHS_CRYPTO0_CFG_SHFT                                 0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ENABLE_QSS_LPASS_THROTTLE_CFG_BMSK                         0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ENABLE_QSS_LPASS_THROTTLE_CFG_SHFT                         0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ENABLE_QHS_CRYPTO0_CFG_BMSK                                0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_EAST_LOW_ENABLE_QHS_CRYPTO0_CFG_SHFT                                0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ADDR                                               (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004068)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_RMSK                                                0xfffc07f
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_VENUS_VCODEC_THROTTLE_CFG_BMSK            0xc000000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_VENUS_VCODEC_THROTTLE_CFG_SHFT                 0x1a
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_VENUS_V_CPU_THROTTLE_CFG_BMSK             0x3000000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_VENUS_V_CPU_THROTTLE_CFG_SHFT                  0x18
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_VENUS_CVP_THROTTLE_CFG_BMSK                0xc00000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_VENUS_CVP_THROTTLE_CFG_SHFT                    0x16
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_VENUS_CV_CPU_THROTTLE_CFG_BMSK             0x300000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_VENUS_CV_CPU_THROTTLE_CFG_SHFT                 0x14
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_NSP_HCP_THROTTLE_CFG_BMSK                   0xc0000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_NSP_HCP_THROTTLE_CFG_SHFT                      0x12
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_CAMERA_RT_THROTTLE_CFG_BMSK                 0x30000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_CAMERA_RT_THROTTLE_CFG_SHFT                    0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_CAMERA_NRT_THROTTLE_CFG_BMSK                 0xc000
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_SCALE_QSS_CAMERA_NRT_THROTTLE_CFG_SHFT                    0xe
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_VENUS_VCODEC_THROTTLE_CFG_BMSK                0x40
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_VENUS_VCODEC_THROTTLE_CFG_SHFT                 0x6
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_VENUS_V_CPU_THROTTLE_CFG_BMSK                 0x20
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_VENUS_V_CPU_THROTTLE_CFG_SHFT                  0x5
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_VENUS_CVP_THROTTLE_CFG_BMSK                   0x10
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_VENUS_CVP_THROTTLE_CFG_SHFT                    0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_VENUS_CV_CPU_THROTTLE_CFG_BMSK                 0x8
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_VENUS_CV_CPU_THROTTLE_CFG_SHFT                 0x3
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_NSP_HCP_THROTTLE_CFG_BMSK                      0x4
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_NSP_HCP_THROTTLE_CFG_SHFT                      0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_CAMERA_RT_THROTTLE_CFG_BMSK                    0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_CAMERA_RT_THROTTLE_CFG_SHFT                    0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_CAMERA_NRT_THROTTLE_CFG_BMSK                   0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS0_MMNOC_LOW_ENABLE_QSS_CAMERA_NRT_THROTTLE_CFG_SHFT                   0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_ADDR                                    (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004070)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_RMSK                                           0xd
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_SCALE_BMSK                                     0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_SCALE_SHFT                                     0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_ENABLE_BMSK                                    0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_QSS_PCIE_THROTTLE_CFG_LOW_ENABLE_SHFT                                    0x0

#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_ADDR                                           (CNOC_CFG_SERVICE_NETWORK_REG_BASE      + 0x00004078)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_RMSK                                                  0xd
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_ADDR)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_ADDR,m,v,HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_IN)
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_SCALE_BMSK                                            0xc
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_SCALE_SHFT                                            0x2
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_ENABLE_BMSK                                           0x1
#define HWIO_CNOC_CNOC_CFG_CSRUNIT_RCG_CSRUNIT_SLAVE_RCG_XS_SYS_TCU_CFG_LOW_ENABLE_SHFT                                           0x0

/*----------------------------------------------------------------------------
 * MODULE: CNOC_MAIN_SERVICE_NETWORK
 *--------------------------------------------------------------------------*/

#define CNOC_MAIN_SERVICE_NETWORK_REG_BASE                                                                                                                         (CONFIG_NOC_WRAPPER_BASE      + 0x00000000)
#define CNOC_MAIN_SERVICE_NETWORK_REG_BASE_SIZE                                                                                                                    0x13080
#define CNOC_MAIN_SERVICE_NETWORK_REG_BASE_USED                                                                                                                    0x13050

#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                      (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003000)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                        0xffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                             0xff0000
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                                 0x10
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                               0xffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                                  0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                     (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003004)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                     0xffffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                              0xffffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                     0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                                   (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003008)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                          0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                                   0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                                   0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                                (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003010)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                      0xff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                           0xff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                            0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                    (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003018)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                          0xff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                                   0xff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                    0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                                (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003040)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                                0xffffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                           0xffff0000
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                                 0x10
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                             0xffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_CENTER_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                                0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_ADDR                                                                                       (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003080)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_RMSK                                                                                         0xffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_BMSK                                                                              0xff0000
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_UNITTYPEID_SHFT                                                                                  0x10
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_BMSK                                                                                0xffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_LOW_UNITCONFID_SHFT                                                                                   0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_ADDR                                                                                      (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003084)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_RMSK                                                                                      0xffffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_BMSK                                                                               0xffffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_SWID_HIGH_QNOCID_SHFT                                                                                      0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR                                                                                    (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003088)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_RMSK                                                                                           0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_BMSK                                                                                    0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_MAINCTL_LOW_ENABLE_SHFT                                                                                    0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR                                                                                 (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003090)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_RMSK                                                                                       0xff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_BMSK                                                                            0xff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_HYSTERESIS_LOW_HYSTERESIS_SHFT                                                                             0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR                                                                                     (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00003098)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_RMSK                                                                                           0xff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_BMSK                                                                                    0xff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_WAKEUP_LOW_WAKEUP_SHFT                                                                                     0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR                                                                                 (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x000030c0)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_RMSK                                                                                 0xffffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_BMSK                                                                            0xffff0000
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_DENY_SHFT                                                                                  0x10
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_BMSK                                                                              0xffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_NORTH_SF_QX_CLK_RCGCONTROLLER_NANOSTATUS_LOW_ACCEPT_SHFT                                                                                 0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_ADDR                                                                                                 (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00004000)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_RMSK                                                                                                   0xffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_UNITTYPEID_BMSK                                                                                        0xff0000
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_UNITTYPEID_SHFT                                                                                            0x10
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_UNITCONFID_BMSK                                                                                          0xffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_LOW_UNITCONFID_SHFT                                                                                             0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_HIGH_ADDR                                                                                                (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00004004)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_HIGH_RMSK                                                                                                0xffffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_HIGH_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_HIGH_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_HIGH_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_HIGH_QNOCID_BMSK                                                                                         0xffffffff
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_SWID_HIGH_QNOCID_SHFT                                                                                                0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTCLR0_LOW_ADDR                                                                                          (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00004080)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTCLR0_LOW_RMSK                                                                                                 0x3
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTCLR0_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTCLR0_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTCLR0_LOW_PORT1_BMSK                                                                                           0x2
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTCLR0_LOW_PORT1_SHFT                                                                                           0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTCLR0_LOW_PORT0_BMSK                                                                                           0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTCLR0_LOW_PORT0_SHFT                                                                                           0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSET0_LOW_ADDR                                                                                          (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00004088)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSET0_LOW_RMSK                                                                                                 0x3
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSET0_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSET0_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSET0_LOW_PORT1_BMSK                                                                                           0x2
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSET0_LOW_PORT1_SHFT                                                                                           0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSET0_LOW_PORT0_BMSK                                                                                           0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSET0_LOW_PORT0_SHFT                                                                                           0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_ADDR                                                                                       (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00004090)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_RMSK                                                                                              0x3
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_PORT1_BMSK                                                                                        0x2
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_PORT1_SHFT                                                                                        0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_PORT0_BMSK                                                                                        0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_RCG_ENABLE_SBM_FLAGOUTSTATUS0_LOW_PORT0_SHFT                                                                                        0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_ADDR                                                                 (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00005008)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_RMSK                                                                      0x7ff
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_QNM_GEMNOC_PCIE_CLKACTIVE_BMSK                                            0x400
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_QNM_GEMNOC_PCIE_CLKACTIVE_SHFT                                              0xa
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_QNM_GEMNOC_CLKACTIVE_BMSK                                                 0x200
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_QNM_GEMNOC_CLKACTIVE_SHFT                                                   0x9
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_CNOC_MAIN_STRUCTURE_BMSK                                                  0x100
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_CNOC_MAIN_STRUCTURE_SHFT                                                    0x8
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_ERL_GEMNOC_PCIE_TO_ERL_ERLSWITCH_BMSK                                  0x80
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_ERL_GEMNOC_PCIE_TO_ERL_ERLSWITCH_SHFT                                   0x7
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_ERL_GEMNOC_TO_ERL_ERLSWITCH1_BMSK                                      0x40
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_ERL_GEMNOC_TO_ERL_ERLSWITCH1_SHFT                                       0x6
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DBG_TENURE_PRB_FIFO_TO_DBG_DBGSWITCH2_BMSK                                 0x20
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DBG_TENURE_PRB_FIFO_TO_DBG_DBGSWITCH2_SHFT                                  0x5
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_SRV_SRVSWITCH_TO_CNOC_CENTER_SF_QX_CLK_BMSK                                0x10
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_SRV_SRVSWITCH_TO_CNOC_CENTER_SF_QX_CLK_SHFT                                 0x4
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_SRV_SRVSWITCH_TO_SRV_SRVSWITCH8_BMSK                                        0x8
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_SRV_SRVSWITCH_TO_SRV_SRVSWITCH8_SHFT                                        0x3
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_TRP_BOOT_IMEM_TO_QXS_BOOT_IMEM_T_BMSK                                   0x4
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_TRP_BOOT_IMEM_TO_QXS_BOOT_IMEM_T_SHFT                                   0x2
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_DTPSWITCH_CFG_REQ_DEMUX_TO_QHS_GEMNOC_MS_MPU_CFG_T_BMSK                 0x2
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_DTPSWITCH_CFG_REQ_DEMUX_TO_QHS_GEMNOC_MS_MPU_CFG_T_SHFT                 0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_DTPSWITCH7_TO_QHS_GEMNOC_PCIE_MS_MPU_CFG_T_BMSK                         0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_ACTIVEDIS_LOW_DTP_DTPSWITCH7_TO_QHS_GEMNOC_PCIE_MS_MPU_CFG_T_SHFT                         0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_ADDR                                                           (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00005010)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_RMSK                                                                  0x3
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_QNM_GEMNOC_PCIE_I_BMSK                                                0x2
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_QNM_GEMNOC_PCIE_I_SHFT                                                0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_QNM_GEMNOC_I_BMSK                                                     0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_CLKONTOACTIVEEN_LOW_QNM_GEMNOC_I_SHFT                                                     0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_ADDR                                                                (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00005018)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_RMSK                                                                       0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                            0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_CENTER_SF_QX_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                            0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_ADDR                                                                  (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00005020)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_RMSK                                                                         0x3
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_SRV_SRVSWITCH14_TO_CNOC_NORTH_SF_QX_CLK_BMSK                                 0x2
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_SRV_SRVSWITCH14_TO_CNOC_NORTH_SF_QX_CLK_SHFT                                 0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_DTP_DTPSWITCH8_TO_XS_PCIE_1_T_BMSK                                           0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_ACTIVEDIS_LOW_DTP_DTPSWITCH8_TO_XS_PCIE_1_T_SHFT                                           0x0

#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_ADDR                                                                 (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00005028)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_RMSK                                                                        0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_FORCECLKON_BMSK                                                             0x1
#define HWIO_CNOC_CNOC_MAIN_CNOC_MAIN_CSRUNIT_CSRUNIT_RCG_CNOC_NORTH_SF_QX_CLK_FORCECLKON_LOW_FORCECLKON_SHFT                                                             0x0

#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_ADDR                                                                                            (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00006008)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_RMSK                                                                                                   0xd
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_SCALE_BMSK                                                                                             0xc
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_SCALE_SHFT                                                                                             0x2
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_ENABLE_BMSK                                                                                            0x1
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_QHS_AOSS_LOW_ENABLE_SHFT                                                                                            0x0

#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_ADDR                                                                                           (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00006010)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_RMSK                                                                                                  0xd
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_SCALE_BMSK                                                                                            0xc
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_SCALE_SHFT                                                                                            0x2
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_ENABLE_BMSK                                                                                           0x1
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_0_LOW_ENABLE_SHFT                                                                                           0x0

#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_ADDR                                                                                           (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x00006018)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_RMSK                                                                                                  0xd
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_SCALE_BMSK                                                                                            0xc
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_SCALE_SHFT                                                                                            0x2
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_ENABLE_BMSK                                                                                           0x1
#define HWIO_CNOC_CNOC_MAIN_CSRUNIT_CSRUNIT_SLAVE_RCG_XS_PCIE_1_LOW_ENABLE_SHFT                                                                                           0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_ADDR                                                                                                       (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f000)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_RMSK                                                                                                         0xffffff
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_UNITTYPEID_BMSK                                                                                              0xff0000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_UNITTYPEID_SHFT                                                                                                  0x10
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_UNITCONFID_BMSK                                                                                                0xffff
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_LOW_UNITCONFID_SHFT                                                                                                   0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_HIGH_ADDR                                                                                                      (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f004)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_HIGH_RMSK                                                                                                      0xffffffff
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_HIGH_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_HIGH_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_HIGH_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_HIGH_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_HIGH_QNOCID_BMSK                                                                                               0xffffffff
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_SWID_HIGH_QNOCID_SHFT                                                                                                      0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ADDR                                                                                                    (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f008)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_RMSK                                                                                                      0x17f113
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_BMSK                                                                                         0x100000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CACHEINDEXOV_SHFT                                                                                             0x14
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_BMSK                                                                                            0x40000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ALLOCCTLOV_SHFT                                                                                               0x12
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ALLOCWROV_BMSK                                                                                             0x20000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ALLOCWROV_SHFT                                                                                                0x11
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ALLOCRDOV_BMSK                                                                                             0x10000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_ALLOCRDOV_SHFT                                                                                                0x10
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CMFPWRVAL_BMSK                                                                                              0x8000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CMFPWRVAL_SHFT                                                                                                 0xf
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CMFPWROV_BMSK                                                                                               0x4000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CMFPWROV_SHFT                                                                                                  0xe
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CMFPRDVAL_BMSK                                                                                              0x2000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CMFPRDVAL_SHFT                                                                                                 0xd
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CMFPRDOV_BMSK                                                                                               0x1000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_CMFPRDOV_SHFT                                                                                                  0xc
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_TRTYPEOV_BMSK                                                                                                0x100
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_TRTYPEOV_SHFT                                                                                                  0x8
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_QOSDISABLE_BMSK                                                                                               0x10
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_QOSDISABLE_SHFT                                                                                                0x4
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_MODE_BMSK                                                                                                      0x3
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINCTL_LOW_MODE_SHFT                                                                                                      0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_ADDR                                                                                                 (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f010)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_RMSK                                                                                                        0x3
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_URGPENDING_BMSK                                                                                             0x2
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_URGPENDING_SHFT                                                                                             0x1
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_TRPENDING_BMSK                                                                                              0x1
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_MAINSTATUS_LOW_TRPENDING_SHFT                                                                                              0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_ADDR                                                                                                  (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f018)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_RMSK                                                                                                         0x1
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_REQUSEROV_BMSK                                                                                               0x1
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSEROV_LOW_REQUSEROV_SHFT                                                                                               0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_ADDR                                                                                                 (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f020)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_RMSK                                                                                                        0x1
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_BMSK                                                                                             0x1
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_REQUSERVAL_LOW_REQUSERVAL_SHFT                                                                                             0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_ADDR                                                                                                  (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f028)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_RMSK                                                                                                      0xffff
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_BMSK                                                                                            0xffff
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSEROV_LOW_LOGUSEROV_SHFT                                                                                               0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_ADDR                                                                                                 (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f030)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_RMSK                                                                                                     0xffff
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_BMSK                                                                                          0xffff
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_LOGUSERVAL_LOW_LOGUSERVAL_SHFT                                                                                             0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_ADDR                                                                                                  (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f038)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_RMSK                                                                                                     0x77777
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWSHARED_BMSK                                                                                           0x70000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWSHARED_SHFT                                                                                              0x10
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWCACHED_BMSK                                                                                            0x7000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWCACHED_SHFT                                                                                               0xc
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_BMSK                                                                                             0x700
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWNORMAL_SHFT                                                                                               0x8
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWDEVE_BMSK                                                                                                0x70
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWDEVE_SHFT                                                                                                 0x4
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_BMSK                                                                                                0x7
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_TRTYPELUT_LOW_NEWDEVNE_SHFT                                                                                                0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_ADDR                                                                                                      (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f048)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_RMSK                                                                                                         0xf0f0f
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_CTLVAL_BMSK                                                                                                  0xf0000
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_CTLVAL_SHFT                                                                                                     0x10
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_WRVAL_BMSK                                                                                                     0xf00
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_WRVAL_SHFT                                                                                                       0x8
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_RDVAL_BMSK                                                                                                       0xf
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_ALLOC_LOW_RDVAL_SHFT                                                                                                       0x0

#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR                                                                                              (CNOC_MAIN_SERVICE_NETWORK_REG_BASE      + 0x0000f050)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_RMSK                                                                                                    0x1f
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_IN          \
        in_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_INM(m)      \
        in_dword_masked(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR, m)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_OUT(v)      \
        out_dword(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR,v)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_ADDR,m,v,HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_IN)
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_BMSK                                                                                      0x1f
#define HWIO_CNOC_CNOC_MAIN_QNM_GEMNOC_DYNATTR_CACHEINDEXVAL_LOW_CACHEINDEXVAL_SHFT                                                                                       0x0

/*----------------------------------------------------------------------------
 * MODULE: PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE
 *--------------------------------------------------------------------------*/

#define PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE                                               (PCIE_THROTTLE_THROTTLE_BWMON_WRAPPER_1_BASE      + 0x00000000)
#define PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_SIZE                                          0x100
#define PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_USED                                          0x40

#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_ADDR                                                            (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_RMSK                                                                0xff01
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                                           0x8000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                                              0xf
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                                           0x4000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                                              0xe
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                                           0x2000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                                              0xd
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                                           0x1000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                                              0xc
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                                            0x800
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                                              0xb
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                                            0x400
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                                              0xa
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                                            0x200
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                                              0x9
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                                            0x100
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                                              0x8
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THROTTLE_EN_BMSK                                                       0x1
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CNTRL_THROTTLE_EN_SHFT                                                       0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR                                                        (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_RMSK                                                               0x1
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                                               0x1
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                                               0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR                                                      (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_RMSK                                                             0x1
#define HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_BMSK                                               0x1
#define HWIO_PCIE_THROTTLE_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_SHFT                                               0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_ADDR                                                           (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_RMSK                                                                  0x7
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                                          0x7
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                                          0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR                                                     (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_RMSK                                                         0x3fff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_BMSK                                            0x3fff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_SHFT                                               0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR                                                      (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_RMSK                                                          0xffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_BMSK                                              0xffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_SHFT                                                 0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR                                                     (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_RMSK                                                     0xffffffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK                                   0xffff0000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                                         0x10
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                                       0xffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                                          0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR                                                     (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_RMSK                                                     0xffffffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK                                   0xffff0000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                                         0x10
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                                       0xffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                                          0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR                                                     (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_RMSK                                                     0xffffffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK                                   0xffff0000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                                         0x10
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                                       0xffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                                          0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR                                                     (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_RMSK                                                     0xffffffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK                                   0xffff0000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                                         0x10
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                                       0xffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                                          0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR                                                (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK                                                   0xfffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK                                 0xfffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                                     0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR                                                       (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_RMSK                                                            0xf01
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_BMSK                                                  0xf00
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_SHFT                                                    0x8
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_BMSK                                                     0x1
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_SHFT                                                     0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_READBACK_ADDR                                                   (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_READBACK_RMSK                                                   0xffffffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_READBACK_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_READBACK_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_READBACK_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK                                0xffffffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                                       0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR                                               (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000038)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_RMSK                                                     0xff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_BMSK                0xff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_SHFT                 0x0

#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR                                                       (PCIE_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_RMSK                                                       0xffffffff
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_IN          \
        in_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR, m)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR,v)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR,m,v,HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_IN)
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                      0x80000000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                            0x1f
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                      0x40000000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                            0x1e
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                      0x20000000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                            0x1d
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                      0x10000000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                            0x1c
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                       0x8000000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                            0x1b
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                       0x4000000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                            0x1a
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                       0x2000000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                            0x19
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                       0x1000000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                            0x18
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                        0x800000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                            0x17
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                        0x400000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                            0x16
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                        0x200000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                            0x15
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                        0x100000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                            0x14
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                         0x80000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                            0x13
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                         0x40000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                            0x12
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                         0x20000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                            0x11
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                         0x10000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                            0x10
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                          0x8000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                             0xf
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                          0x4000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                             0xe
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                          0x2000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                             0xd
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                          0x1000
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                             0xc
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                           0x800
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                             0xb
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                           0x400
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                             0xa
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                            0x200
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                              0x9
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                            0x100
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                              0x8
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                             0x80
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                              0x7
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                             0x40
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                              0x6
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                             0x20
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                              0x5
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                             0x10
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                              0x4
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                              0x8
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                              0x3
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                              0x4
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                              0x2
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                              0x2
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                              0x1
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                              0x1
#define HWIO_PCIE_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE
 *--------------------------------------------------------------------------*/

#define SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE                                               (SNOC_THROTTLE_THROTTLE_WRAPPER_1_BASE      + 0x00000000)
#define SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_SIZE                                          0x100
#define SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE_USED                                          0x40

#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_ADDR                                                            (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000000)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_RMSK                                                                0xff01
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_BMSK                                           0x8000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_7_EN_SHFT                                              0xf
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_BMSK                                           0x4000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_6_EN_SHFT                                              0xe
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_BMSK                                           0x2000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_5_EN_SHFT                                              0xd
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_BMSK                                           0x1000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_4_EN_SHFT                                              0xc
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_BMSK                                            0x800
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_3_EN_SHFT                                              0xb
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_BMSK                                            0x400
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_2_EN_SHFT                                              0xa
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_BMSK                                            0x200
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_1_EN_SHFT                                              0x9
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_BMSK                                            0x100
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THRESHOLD_LEVEL_0_EN_SHFT                                              0x8
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THROTTLE_EN_BMSK                                                       0x1
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CNTRL_THROTTLE_EN_SHFT                                                       0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR                                                        (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000004)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_RMSK                                                               0x1
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_BMSK                                               0x1
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CGC_CNTRL_THROTTLE_CGC_EN_SHFT                                               0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR                                                      (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000008)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_RMSK                                                             0x1
#define HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_BMSK                                               0x1
#define HWIO_SNOC_THROTTLE_THROTTLE_0_RESET_CNTRL_CORE_SW_RESET_SHFT                                               0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_ADDR                                                           (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000000c)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_RMSK                                                                  0x7
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_BMSK                                          0x7
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_THROTTLE_CNTRL_MAX_SKEW_SHFT                                          0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR                                                     (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000010)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_RMSK                                                         0x3fff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_BMSK                                            0x3fff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_PERIOD_GRANT_PERIOD_SHFT                                               0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR                                                      (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000014)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_RMSK                                                          0xffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_BMSK                                              0xffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_GRANT_COUNT_GRANT_COUNT_SHFT                                                 0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR                                                     (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000018)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_RMSK                                                     0xffffffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_BMSK                                   0xffff0000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_6_SHFT                                         0x10
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_BMSK                                       0xffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_00_THRESHOLD_LEVEL_7_SHFT                                          0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR                                                     (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x0000001c)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_RMSK                                                     0xffffffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_BMSK                                   0xffff0000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_4_SHFT                                         0x10
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_BMSK                                       0xffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_01_THRESHOLD_LEVEL_5_SHFT                                          0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR                                                     (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000020)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_RMSK                                                     0xffffffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_BMSK                                   0xffff0000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_2_SHFT                                         0x10
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_BMSK                                       0xffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_02_THRESHOLD_LEVEL_3_SHFT                                          0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR                                                     (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000024)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_RMSK                                                     0xffffffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_BMSK                                   0xffff0000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_0_SHFT                                         0x10
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_BMSK                                       0xffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_THRESHOLD_03_THRESHOLD_LEVEL_1_SHFT                                          0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR                                                (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000028)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_RMSK                                                   0xfffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_BMSK                                 0xfffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_PEAK_ACCUM_CREDIT_PEAK_ACCUM_CREDIT_SHFT                                     0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR                                                       (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000030)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_RMSK                                                            0xf01
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_BMSK                                                  0xf00
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_DEBUG_SEL_SHFT                                                    0x8
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_BMSK                                                     0x1
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_CNTL_DEBUG_EN_SHFT                                                     0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_READBACK_ADDR                                                   (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000034)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_READBACK_RMSK                                                   0xffffffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_READBACK_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_READBACK_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_READBACK_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_READBACK_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_BMSK                                0xffffffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_DEBUG_READBACK_DEBUG_BUS_READBACK_SHFT                                       0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR                                               (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000038)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_RMSK                                                     0xff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_BMSK                0xff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_CONFIG_CLK_CONTROL_THROTTLE_BWMON_CFG_ACCESS_CLKON_CNTR_SHFT                 0x0

#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR                                                       (SNOC_THROTTLE_THROTTLE_0_THROTTLE_0_THROTTLE_REG_BASE      + 0x00000040)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_RMSK                                                       0xffffffff
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_IN          \
        in_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR, m)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR,v)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_ADDR,m,v,HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_IN)
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                      0x80000000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                            0x1f
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                      0x40000000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                            0x1e
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                      0x20000000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                            0x1d
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                      0x10000000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                            0x1c
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                       0x8000000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                            0x1b
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                       0x4000000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                            0x1a
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                       0x2000000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                            0x19
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                       0x1000000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                            0x18
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                        0x800000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                            0x17
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                        0x400000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                            0x16
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                        0x200000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                            0x15
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                        0x100000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                            0x14
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                         0x80000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                            0x13
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                         0x40000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                            0x12
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                         0x20000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                            0x11
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                         0x10000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                            0x10
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                          0x8000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                             0xf
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                          0x4000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                             0xe
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                          0x2000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                             0xd
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                          0x1000
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                             0xc
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                           0x800
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                             0xb
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                           0x400
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                             0xa
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                            0x200
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                              0x9
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                            0x100
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                              0x8
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                             0x80
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                              0x7
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                             0x40
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                              0x6
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                             0x20
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                              0x5
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                             0x10
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                              0x4
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                              0x8
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                              0x3
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                              0x4
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                              0x2
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                              0x2
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                              0x1
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                              0x1
#define HWIO_SNOC_THROTTLE_THROTTLE_0_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                       (CLK_CTL_BASE      + 0x00010000)
#define GCC_CLK_CTL_REG_REG_BASE_SIZE                                                                  0x1e0000
#define GCC_CLK_CTL_REG_REG_BASE_USED                                                                  0x8f01c

#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003817c)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_RMSK                                                           0x81c0000e
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_IN)
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_SYS_NOC_CPUSS_AHB_CBCR_HW_CTL_SHFT                                                           0x1

#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005008)
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_RMSK                                                              0x81d00005
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_NAV_QX_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_NAV_QX_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_NAV_QX_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_NAV_QX_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_NAV_QX_CBCR_IN)
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SYS_NOC_NAV_QX_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00024018)
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_RMSK                                                             0x81d00005
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_TME_QXM_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_TME_QXM_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_TME_QXM_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_TME_QXM_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_TME_QXM_CBCR_IN)
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SYS_NOC_TME_QXM_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00066004)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                                 0x81d0000f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_SYS_NOC_AXI_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_SYS_NOC_AXI_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_SYS_NOC_AXI_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_SYS_NOC_AXI_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00066008)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_RMSK                                                              0x81f0000f
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_GC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                             0x200000
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                 0x15
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SYS_NOC_GC_AXI_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0006600c)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_RMSK                                                              0x81f0700f
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_SF_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                             0x200000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                 0x15
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SYS_NOC_SF_AXI_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00066018)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_RMSK                                                             0x81d0000f
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SYS_NOC_AHB_CFG_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0006601c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_SYS_NOC_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_SYS_NOC_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_SYS_NOC_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_SYS_NOC_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_SYS_NOC_AT_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_SYS_NOC_AT_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_SYS_NOC_AT_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_SYS_NOC_AT_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00066020)
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_RMSK                                                       0x81c00005
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_IN          \
        in_dword(HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_ADDR)
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CNOC_APSS_QH_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00038180)
#define HWIO_GCC_CNOC_APSS_QH_CBCR_RMSK                                                                0x81c0000f
#define HWIO_GCC_CNOC_APSS_QH_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_APSS_QH_CBCR_ADDR)
#define HWIO_GCC_CNOC_APSS_QH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_APSS_QH_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_APSS_QH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_APSS_QH_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_APSS_QH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_APSS_QH_CBCR_ADDR,m,v,HWIO_GCC_CNOC_APSS_QH_CBCR_IN)
#define HWIO_GCC_CNOC_APSS_QH_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CNOC_APSS_QH_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CNOC_APSS_QH_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_CNOC_APSS_QH_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_CNOC_APSS_QH_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_CNOC_APSS_QH_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_CNOC_APSS_QH_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_CNOC_APSS_QH_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_CNOC_APSS_QH_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_CNOC_APSS_QH_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_CNOC_APSS_QH_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_CNOC_APSS_QH_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_CNOC_APSS_QH_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_CNOC_APSS_QH_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_CNOC_APSS_QH_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_CNOC_APSS_QH_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_CNOC_CENTER_QX_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00064004)
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_RMSK                                                              0x81d0000f
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_CENTER_QX_CBCR_ADDR)
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_CENTER_QX_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_CENTER_QX_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_CENTER_QX_CBCR_ADDR,m,v,HWIO_GCC_CNOC_CENTER_QX_CBCR_IN)
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_CNOC_CENTER_QX_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CNOC_SF_QX_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00064008)
#define HWIO_GCC_CNOC_SF_QX_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_CNOC_SF_QX_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_SF_QX_CBCR_ADDR)
#define HWIO_GCC_CNOC_SF_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_SF_QX_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_SF_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_SF_QX_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_SF_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_SF_QX_CBCR_ADDR,m,v,HWIO_GCC_CNOC_SF_QX_CBCR_IN)
#define HWIO_GCC_CNOC_SF_QX_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_CNOC_SF_QX_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_CNOC_SF_QX_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_CNOC_SF_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_CNOC_SF_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_CNOC_SF_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_CNOC_SF_QX_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_CNOC_SF_QX_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_CNOC_SF_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_CNOC_SF_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_CNOC_SF_QX_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_CNOC_SF_QX_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_CNOC_SF_QX_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_CNOC_SF_QX_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_CNOC_SF_QX_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_CNOC_SF_QX_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_CNOC_SF_QX_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_CNOC_SF_QX_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_CNOC_NORTH_QX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0006400c)
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_NORTH_QX_CBCR_ADDR)
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_NORTH_QX_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_NORTH_QX_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_NORTH_QX_CBCR_ADDR,m,v,HWIO_GCC_CNOC_NORTH_QX_CBCR_IN)
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_CNOC_NORTH_QX_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00064010)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_RMSK                                                           0x81d00005
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CNOC_PERIPH_SOUTH_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00064014)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_RMSK                                                           0x81d00005
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CNOC_PERIPH_NORTH_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00064018)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK                                                                 0x81d0000f
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_CFG_NOC_AHB_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_CFG_NOC_AHB_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_CFG_NOC_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_CFG_NOC_AHB_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0006401c)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_RMSK                                                            0x81d0000f
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_WEST_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000030)
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_RMSK                                                            0x81d0700e
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_ADDR)
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_IN)
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_CNOC_PCIE_SF_AXI_CBCR_HW_CTL_SHFT                                                            0x1

#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00064020)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_RMSK                                                           0x81d0000f
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00064024)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_RMSK                                                            0x81d0000f
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_EAST_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00064028)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_RMSK                                                           0x81d0000f
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0006402c)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_RMSK                                                           0x81d0000f
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CFG_NOC_MMNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CNOC_QDSS_STM_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00064030)
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_QDSS_STM_CBCR_ADDR)
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_CNOC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_CNOC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029088)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_RMSK                                                       0x81c0000f
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_IN)
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_SW_ONLY_EN_BMSK                                                   0x8
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_SW_ONLY_EN_SHFT                                                   0x3
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_USB3_PRIM_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CFG_NOC_LPASS_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003715c)
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_RMSK                                                               0x81d00005
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_LPASS_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_LPASS_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_LPASS_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_LPASS_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_LPASS_CBCR_IN)
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_CFG_NOC_LPASS_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00064034)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_RMSK                                                             0x81c00005
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_WEST_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_WEST_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_NOC_WEST_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00064038)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_RMSK                                                             0x81c00005
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_EAST_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_EAST_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_NOC_EAST_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0006403c)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_RMSK                                                            0x81c00005
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_NOC_NORTH_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000024)
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_RMSK                                                       0x81c00004
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_NOC_PCIE_NORTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                     0x2

#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00064040)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_RMSK                                                            0x81c00005
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_NOC_SOUTH_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00064044)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_RMSK                                                           0x81c00005
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_NOC_CENTER_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00064048)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_RMSK                                                           0x81c0000f
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00035148)
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_RMSK                                                            0x81c00005
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_NOC_LPASS_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006404c)
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_RMSK                                                       0x81c00005
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_NOC_MMNOC_CNOC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CNOC_PERIPH_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00064050)
#define HWIO_GCC_CNOC_PERIPH_CBCR_RMSK                                                                 0x81d00005
#define HWIO_GCC_CNOC_PERIPH_CBCR_IN          \
        in_dword(HWIO_GCC_CNOC_PERIPH_CBCR_ADDR)
#define HWIO_GCC_CNOC_PERIPH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_CNOC_PERIPH_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_CNOC_PERIPH_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_CNOC_PERIPH_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_CNOC_PERIPH_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_CNOC_PERIPH_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_CNOC_PERIPH_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_CNOC_PERIPH_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_CNOC_PERIPH_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_CNOC_PERIPH_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_CNOC_PERIPH_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_CNOC_PERIPH_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_CNOC_PERIPH_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_CNOC_PERIPH_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_CONFIG_NOC_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00064054)
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_IN          \
        in_dword(HWIO_GCC_CONFIG_NOC_AT_CBCR_ADDR)
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_AT_CBCR_IN)
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_CONFIG_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000028)
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_RMSK                                                       0x81d0000e
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_ADDR)
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                     0x100000
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                         0x14
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_SW_ONLY_EN_BMSK                                                   0x8
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_SW_ONLY_EN_SHFT                                                   0x3
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_CFG_NOC_PCIE_ANOC_AHB_CBCR_HW_CTL_SHFT                                                       0x1

#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00072004)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_RMSK                                                     0x81d0000f
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IGNORE_ALL_ARES_BMSK                                      0x1000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IGNORE_ALL_ARES_SHFT                                           0x18
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                    0x800000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                        0x17
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_DIS_BMSK                                               0x400000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_DIS_SHFT                                                   0x16
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                   0x100000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                       0x14
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_SW_ONLY_EN_BMSK                                                 0x8
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_SW_ONLY_EN_SHFT                                                 0x3
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE_NOC_SOUTH_AHB_CFG_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00072008)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_AGGRE_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0007200c)
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_RMSK                                                          0x81d0000e
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QMIP_AGGRE_NOC_AHB_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00072010)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_RMSK                                                 0x81d0000f
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                  0x1000000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                       0x18
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                0x800000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                    0x17
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_DIS_BMSK                                           0x400000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_DIS_SHFT                                               0x16
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                               0x100000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                   0x14
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_SW_ONLY_EN_BMSK                                             0x8
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_SW_ONLY_EN_SHFT                                             0x3
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_AGGRE_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00072014)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_RMSK                                                 0x81d0000f
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                  0x1000000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                       0x18
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                0x800000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                    0x17
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_DIS_BMSK                                           0x400000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_DIS_SHFT                                               0x16
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                               0x100000
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                   0x14
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_SW_ONLY_EN_BMSK                                             0x8
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_SW_ONLY_EN_SHFT                                             0x3
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_AGGRE_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00072018)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_RMSK                                                     0x81c00005
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_BMSK                                      0x1000000
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_SHFT                                           0x18
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                    0x800000
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                        0x17
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_DIS_BMSK                                               0x400000
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_DIS_SHFT                                                   0x16
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE_NOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007201c)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_RMSK                                                        0x81d0700f
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                         0x1000000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                              0x18
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                       0x800000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                           0x17
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_DIS_BMSK                                                  0x400000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_DIS_SHFT                                                      0x16
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                      0x100000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                          0x14
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_SW_ONLY_EN_BMSK                                                    0x8
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_SW_ONLY_EN_SHFT                                                    0x3
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_AGGRE_NOC_CENTER_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00072028)
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_RMSK                                                          0x81d0700f
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_AGGRE_NOC_QDSS_BAM_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00072034)
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_RMSK                                                     0x81d0700f
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                      0x1000000
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                           0x18
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                    0x800000
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                        0x17
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_CLK_DIS_BMSK                                               0x400000
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_CLK_DIS_SHFT                                                   0x16
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                   0x100000
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                       0x14
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                       0x4000
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                          0xe
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                     0x2000
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                        0xd
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                    0x1000
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                       0xc
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_SW_ONLY_EN_BMSK                                                 0x8
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_SW_ONLY_EN_SHFT                                                 0x3
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE_NOC_CENTER_HS_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00072040)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_AGGRE_NOC_WEST_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00072044)
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_RMSK                                                       0x81d00005
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                     0x100000
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                         0x14
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_AGGRE_NOC_WEST_TUNNEL_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00072048)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_AGGRE_NOC_EAST_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007204c)
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_RMSK                                                       0x81d00005
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                     0x100000
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                         0x14
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_AGGRE_NOC_EAST_TUNNEL_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00072050)
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_RMSK                                                      0x81d0000f
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                       0x1000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                            0x18
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                     0x800000
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                         0x17
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_CLK_DIS_BMSK                                                0x400000
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_CLK_DIS_SHFT                                                    0x16
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                    0x100000
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                        0x14
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_SW_ONLY_EN_BMSK                                                  0x8
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_SW_ONLY_EN_SHFT                                                  0x3
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_AGGRE_NOC_SOUTH_HS_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001313c)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_RMSK                                                         0x81d00004
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_AGGRE_NOC_SOUTH_AXI_CBCR_CLK_ARES_SHFT                                                       0x2

#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00072054)
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_RMSK                                                      0x81d00005
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_IGNORE_ALL_ARES_BMSK                                       0x1000000
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_IGNORE_ALL_ARES_SHFT                                            0x18
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                     0x800000
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                         0x17
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_CLK_DIS_BMSK                                                0x400000
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_CLK_DIS_SHFT                                                    0x16
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                    0x100000
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                        0x14
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_AGGRE_NOC_SOUTH_TUNNEL_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00072058)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_RMSK                                                         0x81d0000f
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_AGGRE_NOC_NORTH_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007205c)
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_RMSK                                                      0x81d00005
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_IGNORE_ALL_ARES_BMSK                                       0x1000000
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_IGNORE_ALL_ARES_SHFT                                            0x18
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                     0x800000
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                         0x17
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_CLK_DIS_BMSK                                                0x400000
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_CLK_DIS_SHFT                                                    0x16
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                    0x100000
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                        0x14
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_AGGRE_NOC_NORTH_TUNNEL_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000003c)
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_RMSK                                                          0x81f0700e
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                         0x200000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                             0x15
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_AGGRE_NOC_PCIE_AXI_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002908c)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_RMSK                                                         0x81c0000f
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_AGGRE_USB3_PRIM_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000670e4)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_RMSK                                                           0x81c0000f
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_AGGRE_UFS_PHY_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00079174)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_RMSK                                                               0x81d00005
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_IN          \
        in_dword(HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE_NOC_IPA_CBCR_ADDR,m,v,HWIO_GCC_AGGRE_NOC_IPA_CBCR_IN)
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_AGGRE_NOC_IPA_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000002c)
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_RMSK                                                            0x81d0000e
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_IN          \
        in_dword(HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_ADDR)
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_ADDR, m)
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_ADDR,v)
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_ADDR,m,v,HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_IN)
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_ANOC_PCIE_PWRCTL_CBCR_HW_CTL_SHFT                                                            0x1

#define HWIO_GCC_TIC_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00011000)
#define HWIO_GCC_TIC_CBCR_RMSK                                                                         0x81c0000f
#define HWIO_GCC_TIC_CBCR_IN          \
        in_dword(HWIO_GCC_TIC_CBCR_ADDR)
#define HWIO_GCC_TIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_CBCR_ADDR, m)
#define HWIO_GCC_TIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TIC_CBCR_ADDR,v)
#define HWIO_GCC_TIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_CBCR_ADDR,m,v,HWIO_GCC_TIC_CBCR_IN)
#define HWIO_GCC_TIC_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_TIC_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_TIC_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_TIC_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_TIC_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_TIC_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_TIC_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_TIC_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_TIC_CBCR_SW_ONLY_EN_BMSK                                                                     0x8
#define HWIO_GCC_TIC_CBCR_SW_ONLY_EN_SHFT                                                                     0x3
#define HWIO_GCC_TIC_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_TIC_CBCR_CLK_ARES_SHFT                                                                       0x2
#define HWIO_GCC_TIC_CBCR_HW_CTL_BMSK                                                                         0x2
#define HWIO_GCC_TIC_CBCR_HW_CTL_SHFT                                                                         0x1
#define HWIO_GCC_TIC_CBCR_CLK_ENABLE_BMSK                                                                     0x1
#define HWIO_GCC_TIC_CBCR_CLK_ENABLE_SHFT                                                                     0x0

#define HWIO_GCC_TIC_CFG_QX_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00011004)
#define HWIO_GCC_TIC_CFG_QX_CBCR_RMSK                                                                  0x81d0700f
#define HWIO_GCC_TIC_CFG_QX_CBCR_IN          \
        in_dword(HWIO_GCC_TIC_CFG_QX_CBCR_ADDR)
#define HWIO_GCC_TIC_CFG_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_CFG_QX_CBCR_ADDR, m)
#define HWIO_GCC_TIC_CFG_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TIC_CFG_QX_CBCR_ADDR,v)
#define HWIO_GCC_TIC_CFG_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_CFG_QX_CBCR_ADDR,m,v,HWIO_GCC_TIC_CFG_QX_CBCR_IN)
#define HWIO_GCC_TIC_CFG_QX_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_TIC_CFG_QX_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_TIC_CFG_QX_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_TIC_CFG_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_TIC_CFG_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_TIC_CFG_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_TIC_CFG_QX_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_TIC_CFG_QX_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_TIC_CFG_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_TIC_CFG_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_TIC_CFG_QX_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_TIC_CFG_QX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_TIC_CFG_QX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_TIC_CFG_QX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_TIC_CFG_QX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_TIC_CFG_QX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_TIC_CFG_QX_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_TIC_CFG_QX_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_TIC_CFG_QX_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_TIC_CFG_QX_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_TIC_CFG_QX_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_TIC_CFG_QX_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_TIC_CFG_QX_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_TIC_CFG_QX_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_IMEM_CFG_QX_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b004)
#define HWIO_GCC_IMEM_CFG_QX_CBCR_RMSK                                                                 0x81d07005
#define HWIO_GCC_IMEM_CFG_QX_CBCR_IN          \
        in_dword(HWIO_GCC_IMEM_CFG_QX_CBCR_ADDR)
#define HWIO_GCC_IMEM_CFG_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_QX_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_QX_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_QX_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_QX_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_QX_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_IMEM_CFG_QX_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_IMEM_CFG_QX_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_IMEM_CFG_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_IMEM_CFG_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_IMEM_CFG_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_IMEM_CFG_QX_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_IMEM_CFG_QX_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_IMEM_CFG_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_IMEM_CFG_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_IMEM_CFG_QX_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_IMEM_CFG_QX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_IMEM_CFG_QX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_IMEM_CFG_QX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_IMEM_CFG_QX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_IMEM_CFG_QX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_IMEM_CFG_QX_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_IMEM_CFG_QX_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_IMEM_CFG_QX_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_IMEM_CFG_QX_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b010)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                                0x81d00005
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_TCU_CFG_QX_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00073018)
#define HWIO_GCC_TCU_CFG_QX_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_TCU_CFG_QX_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_CFG_QX_CBCR_ADDR)
#define HWIO_GCC_TCU_CFG_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_CFG_QX_CBCR_ADDR, m)
#define HWIO_GCC_TCU_CFG_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_CFG_QX_CBCR_ADDR,v)
#define HWIO_GCC_TCU_CFG_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_CFG_QX_CBCR_ADDR,m,v,HWIO_GCC_TCU_CFG_QX_CBCR_IN)
#define HWIO_GCC_TCU_CFG_QX_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_TCU_CFG_QX_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_TCU_CFG_QX_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_TCU_CFG_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_TCU_CFG_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_TCU_CFG_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_TCU_CFG_QX_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_TCU_CFG_QX_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_TCU_CFG_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_TCU_CFG_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_TCU_CFG_QX_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_TCU_CFG_QX_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_TCU_CFG_QX_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_TCU_CFG_QX_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_TCU_CFG_QX_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_TCU_CFG_QX_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_TCU_CFG_QX_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_TCU_CFG_QX_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_MMU_TCU_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007301c)
#define HWIO_GCC_MMU_TCU_CBCR_RMSK                                                                     0x81f0700f
#define HWIO_GCC_MMU_TCU_CBCR_IN          \
        in_dword(HWIO_GCC_MMU_TCU_CBCR_ADDR)
#define HWIO_GCC_MMU_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMU_TCU_CBCR_ADDR, m)
#define HWIO_GCC_MMU_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMU_TCU_CBCR_ADDR,v)
#define HWIO_GCC_MMU_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMU_TCU_CBCR_ADDR,m,v,HWIO_GCC_MMU_TCU_CBCR_IN)
#define HWIO_GCC_MMU_TCU_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_MMU_TCU_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_MMU_TCU_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_MMU_TCU_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_MMU_TCU_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_MMU_TCU_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_MMU_TCU_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_MMU_TCU_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_MMU_TCU_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                                    0x200000
#define HWIO_GCC_MMU_TCU_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                        0x15
#define HWIO_GCC_MMU_TCU_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_MMU_TCU_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                       0x4000
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                          0xe
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                     0x2000
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                        0xd
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                    0x1000
#define HWIO_GCC_MMU_TCU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                       0xc
#define HWIO_GCC_MMU_TCU_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_MMU_TCU_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_MMU_TCU_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_MMU_TCU_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_MMU_TCU_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_MMU_TCU_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_MMU_TCU_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_MMU_TCU_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00073158)
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_ANOC_QTB1_CBCR_ADDR)
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_ANOC_QTB1_CBCR_ADDR, m)
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_ANOC_QTB1_CBCR_ADDR,v)
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_ANOC_QTB1_CBCR_ADDR,m,v,HWIO_GCC_TCU_ANOC_QTB1_CBCR_IN)
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_TCU_ANOC_QTB1_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007315c)
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_ANOC_QTB2_CBCR_ADDR)
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_ANOC_QTB2_CBCR_ADDR, m)
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_ANOC_QTB2_CBCR_ADDR,v)
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_ANOC_QTB2_CBCR_ADDR,m,v,HWIO_GCC_TCU_ANOC_QTB2_CBCR_IN)
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_TCU_ANOC_QTB2_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00073160)
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_RMSK                                                            0x81d0000f
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_ADDR)
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_ADDR, m)
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_ADDR,v)
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_ADDR,m,v,HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_IN)
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_TCU_MMNOC_QTB_SF_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00073164)
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_ADDR)
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_ADDR, m)
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_ADDR,v)
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_ADDR,m,v,HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_IN)
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_TCU_MMNOC_QTB_HF01_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00073168)
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_ADDR)
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_ADDR, m)
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_ADDR,v)
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_ADDR,m,v,HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_IN)
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_TCU_MMNOC_QTB_HF23_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000048)
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_RMSK                                                           0x81d0000e
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_ADDR)
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_ADDR, m)
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_ADDR,v)
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_ADDR,m,v,HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_IN)
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_TCU_ANOC_PCIE_QTB_CBCR_HW_CTL_SHFT                                                           0x1

#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d038)
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_ADDR)
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_ADDR, m)
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_ADDR,v)
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_ADDR,m,v,HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_IN)
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_TCU_TURING_Q6_QTB0_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00089038)
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_RMSK                                                         0x81d0000f
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_IN          \
        in_dword(HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_ADDR)
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_ADDR, m)
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_ADDR,v)
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_ADDR,m,v,HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_IN)
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_TCU_LPASS_AUDIO_QTB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000018)
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_RMSK                                                          0x81d0000e
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_IN          \
        in_dword(HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_ADDR)
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_ADDR,m,v,HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_IN)
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_ANOC_PCIE_NORTH_AT_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000001c)
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_RMSK                                                             0x81c0000e
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_IN          \
        in_dword(HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_ADDR)
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_IN)
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_ANOC_PCIE_TSCTR_CBCR_HW_CTL_SHFT                                                             0x1

#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000020)
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_RMSK                                                     0x81c00004
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_IN          \
        in_dword(HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_ADDR)
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_BMSK                                      0x1000000
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_SHFT                                           0x18
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                    0x800000
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                        0x17
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_CLK_DIS_BMSK                                               0x400000
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_CLK_DIS_SHFT                                                   0x16
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_ANOC_PCIE_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                                   0x2

#define HWIO_GCC_MMNOC_GDSCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c004)
#define HWIO_GCC_MMNOC_GDSCR_RMSK                                                                      0xf8ffffff
#define HWIO_GCC_MMNOC_GDSCR_IN          \
        in_dword(HWIO_GCC_MMNOC_GDSCR_ADDR)
#define HWIO_GCC_MMNOC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_GDSCR_ADDR, m)
#define HWIO_GCC_MMNOC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_GDSCR_ADDR,v)
#define HWIO_GCC_MMNOC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_GDSCR_ADDR,m,v,HWIO_GCC_MMNOC_GDSCR_IN)
#define HWIO_GCC_MMNOC_GDSCR_PWR_ON_BMSK                                                               0x80000000
#define HWIO_GCC_MMNOC_GDSCR_PWR_ON_SHFT                                                                     0x1f
#define HWIO_GCC_MMNOC_GDSCR_GDSC_STATE_BMSK                                                           0x78000000
#define HWIO_GCC_MMNOC_GDSCR_GDSC_STATE_SHFT                                                                 0x1b
#define HWIO_GCC_MMNOC_GDSCR_EN_REST_WAIT_BMSK                                                           0xf00000
#define HWIO_GCC_MMNOC_GDSCR_EN_REST_WAIT_SHFT                                                               0x14
#define HWIO_GCC_MMNOC_GDSCR_EN_FEW_WAIT_BMSK                                                             0xf0000
#define HWIO_GCC_MMNOC_GDSCR_EN_FEW_WAIT_SHFT                                                                0x10
#define HWIO_GCC_MMNOC_GDSCR_CLK_DIS_WAIT_BMSK                                                             0xf000
#define HWIO_GCC_MMNOC_GDSCR_CLK_DIS_WAIT_SHFT                                                                0xc
#define HWIO_GCC_MMNOC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                          0x800
#define HWIO_GCC_MMNOC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                            0xb
#define HWIO_GCC_MMNOC_GDSCR_RESTORE_BMSK                                                                   0x400
#define HWIO_GCC_MMNOC_GDSCR_RESTORE_SHFT                                                                     0xa
#define HWIO_GCC_MMNOC_GDSCR_SAVE_BMSK                                                                      0x200
#define HWIO_GCC_MMNOC_GDSCR_SAVE_SHFT                                                                        0x9
#define HWIO_GCC_MMNOC_GDSCR_RETAIN_BMSK                                                                    0x100
#define HWIO_GCC_MMNOC_GDSCR_RETAIN_SHFT                                                                      0x8
#define HWIO_GCC_MMNOC_GDSCR_EN_REST_BMSK                                                                    0x80
#define HWIO_GCC_MMNOC_GDSCR_EN_REST_SHFT                                                                     0x7
#define HWIO_GCC_MMNOC_GDSCR_EN_FEW_BMSK                                                                     0x40
#define HWIO_GCC_MMNOC_GDSCR_EN_FEW_SHFT                                                                      0x6
#define HWIO_GCC_MMNOC_GDSCR_CLAMP_IO_BMSK                                                                   0x20
#define HWIO_GCC_MMNOC_GDSCR_CLAMP_IO_SHFT                                                                    0x5
#define HWIO_GCC_MMNOC_GDSCR_CLK_DISABLE_BMSK                                                                0x10
#define HWIO_GCC_MMNOC_GDSCR_CLK_DISABLE_SHFT                                                                 0x4
#define HWIO_GCC_MMNOC_GDSCR_PD_ARES_BMSK                                                                     0x8
#define HWIO_GCC_MMNOC_GDSCR_PD_ARES_SHFT                                                                     0x3
#define HWIO_GCC_MMNOC_GDSCR_SW_OVERRIDE_BMSK                                                                 0x4
#define HWIO_GCC_MMNOC_GDSCR_SW_OVERRIDE_SHFT                                                                 0x2
#define HWIO_GCC_MMNOC_GDSCR_HW_CONTROL_BMSK                                                                  0x2
#define HWIO_GCC_MMNOC_GDSCR_HW_CONTROL_SHFT                                                                  0x1
#define HWIO_GCC_MMNOC_GDSCR_SW_COLLAPSE_BMSK                                                                 0x1
#define HWIO_GCC_MMNOC_GDSCR_SW_COLLAPSE_SHFT                                                                 0x0

#define HWIO_GCC_MMNOC_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c018)
#define HWIO_GCC_MMNOC_AT_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_MMNOC_AT_CBCR_IN          \
        in_dword(HWIO_GCC_MMNOC_AT_CBCR_ADDR)
#define HWIO_GCC_MMNOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_AT_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_AT_CBCR_IN)
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_MMNOC_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_MMNOC_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_MMNOC_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_MMNOC_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_MMNOC_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_MMNOC_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_MMNOC_AT_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_MMNOC_AT_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_MMNOC_AT_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_MMNOC_AT_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_MMNOC_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c01c)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_IN          \
        in_dword(HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_AHB_CFG_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_AHB_CFG_CBCR_IN)
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_MMNOC_AHB_CFG_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c020)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_RMSK                                                            0x81c00005
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_IN)
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_NOC_MMNOC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MMNOC_TSCTR_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c024)
#define HWIO_GCC_MMNOC_TSCTR_CBCR_RMSK                                                                 0x81c0000f
#define HWIO_GCC_MMNOC_TSCTR_CBCR_IN          \
        in_dword(HWIO_GCC_MMNOC_TSCTR_CBCR_ADDR)
#define HWIO_GCC_MMNOC_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_TSCTR_CBCR_IN)
#define HWIO_GCC_MMNOC_TSCTR_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MMNOC_TSCTR_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MMNOC_TSCTR_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_MMNOC_TSCTR_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_MMNOC_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_MMNOC_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_MMNOC_TSCTR_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_MMNOC_TSCTR_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_MMNOC_TSCTR_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_MMNOC_TSCTR_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_MMNOC_TSCTR_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MMNOC_TSCTR_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MMNOC_TSCTR_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_MMNOC_TSCTR_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_MMNOC_TSCTR_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MMNOC_TSCTR_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_MMNOC_SF_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c028)
#define HWIO_GCC_MMNOC_SF_CBCR_RMSK                                                                    0x81f0700f
#define HWIO_GCC_MMNOC_SF_CBCR_IN          \
        in_dword(HWIO_GCC_MMNOC_SF_CBCR_ADDR)
#define HWIO_GCC_MMNOC_SF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_SF_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_SF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_SF_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_SF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_SF_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_SF_CBCR_IN)
#define HWIO_GCC_MMNOC_SF_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_MMNOC_SF_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_MMNOC_SF_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_MMNOC_SF_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_MMNOC_SF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_MMNOC_SF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_MMNOC_SF_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_MMNOC_SF_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_MMNOC_SF_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                                   0x200000
#define HWIO_GCC_MMNOC_SF_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                       0x15
#define HWIO_GCC_MMNOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_MMNOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_MMNOC_SF_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_MMNOC_SF_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_MMNOC_SF_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_MMNOC_SF_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_MMNOC_SF_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_MMNOC_SF_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_MMNOC_SF_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_MMNOC_SF_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_MMNOC_SF_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_MMNOC_SF_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_MMNOC_SF_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_MMNOC_SF_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_MMNOC_SF_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_MMNOC_SF_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c034)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_RMSK                                                                 0x81f0700f
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IN          \
        in_dword(HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_HF_QX_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_HF_QX_CBCR_IN)
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                                0x200000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                    0x15
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_MMNOC_HF_QX_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_MMNOC_HF_QX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_MMNOC_HF_QX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_MMNOC_HF_QX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_MMNOC_HF_QX_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_MMNOC_HF_QX_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MMNOC_HF_QX_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_MMNOC_HF_QX_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MMNOC_HF_QX_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_MMNOC_PWRCTL_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c040)
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_IN          \
        in_dword(HWIO_GCC_MMNOC_PWRCTL_CBCR_ADDR)
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_PWRCTL_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_PWRCTL_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_PWRCTL_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_PWRCTL_CBCR_IN)
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MMNOC_PWRCTL_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c044)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_RMSK                                                         0x81c00005
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_IN          \
        in_dword(HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_MMNOC_QOSGEN_EXTREF_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_MMSS_AT_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b004)
#define HWIO_GCC_MMSS_AT_CBCR_RMSK                                                                     0x81d0000f
#define HWIO_GCC_MMSS_AT_CBCR_IN          \
        in_dword(HWIO_GCC_MMSS_AT_CBCR_ADDR)
#define HWIO_GCC_MMSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_AT_CBCR_IN)
#define HWIO_GCC_MMSS_AT_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_MMSS_AT_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_MMSS_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_MMSS_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_MMSS_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_MMSS_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_MMSS_AT_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_MMSS_AT_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_MMSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_MMSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_MMSS_AT_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_MMSS_AT_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_MMSS_AT_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_MMSS_AT_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b008)
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_RMSK                                                              0x81c00005
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_MMSS_QMIP_CORE_CBCR_ADDR)
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QMIP_CORE_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QMIP_CORE_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QMIP_CORE_CBCR_ADDR,m,v,HWIO_GCC_MMSS_QMIP_CORE_CBCR_IN)
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_MMSS_QMIP_CORE_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_MMSS_TRIG_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b00c)
#define HWIO_GCC_MMSS_TRIG_CBCR_RMSK                                                                   0x81d0000f
#define HWIO_GCC_MMSS_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_MMSS_TRIG_CBCR_ADDR)
#define HWIO_GCC_MMSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_MMSS_TRIG_CBCR_IN)
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_MMSS_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_MMSS_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_MMSS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_MMSS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_MMSS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_MMSS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_MMSS_TRIG_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_MMSS_TRIG_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_MMSS_TRIG_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_MMSS_TRIG_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b010)
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ADDR)
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_IN)
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_MMSS_QMIP_CORE_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b014)
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_RMSK                                                            0x11071f
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_ADDR)
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_IN)
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_HW_CLK_CONTROL_BMSK                                             0x100000
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_HW_CLK_CONTROL_SHFT                                                 0x14
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_RCGLITE_DISABLE_BMSK                                             0x10000
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_RCGLITE_DISABLE_SHFT                                                0x10
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_MMSS_QMIP_CORE_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b028)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_RMSK                                                                 0x81d00005
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_QM_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_CAMERA_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_CAMERA_AHB_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_CAMERA_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CAMERA_AHB_CBCR_ADDR)
#define HWIO_GCC_CAMERA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMERA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMERA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMERA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMERA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMERA_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMERA_AHB_CBCR_IN)
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_CAMERA_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_CAMERA_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_CAMERA_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_CAMERA_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_CAMERA_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_CAMERA_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_CAMERA_AHB_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_CAMERA_AHB_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_CAMERA_AHB_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_CAMERA_AHB_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_CAMERA_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_RMSK                                                         0x81d0000f
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QMIP_CAMERA_NRT_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001600c)
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QMIP_CAMERA_RT_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_CAMERA_HF_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00016010)
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_RMSK                                                               0x81f0700f
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_CAMERA_HF_AXI_CBCR_ADDR)
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMERA_HF_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMERA_HF_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMERA_HF_AXI_CBCR_ADDR,m,v,HWIO_GCC_CAMERA_HF_AXI_CBCR_IN)
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                              0x200000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                  0x15
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_CAMERA_HF_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CAMERA_SF_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001601c)
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_RMSK                                                               0x81f0700f
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_CAMERA_SF_AXI_CBCR_ADDR)
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMERA_SF_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMERA_SF_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMERA_SF_AXI_CBCR_ADDR,m,v,HWIO_GCC_CAMERA_SF_AXI_CBCR_IN)
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                              0x200000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                  0x15
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_CAMERA_SF_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CAMERA_XO_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00016028)
#define HWIO_GCC_CAMERA_XO_CBCR_RMSK                                                                   0x81c00005
#define HWIO_GCC_CAMERA_XO_CBCR_IN          \
        in_dword(HWIO_GCC_CAMERA_XO_CBCR_ADDR)
#define HWIO_GCC_CAMERA_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMERA_XO_CBCR_ADDR, m)
#define HWIO_GCC_CAMERA_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMERA_XO_CBCR_ADDR,v)
#define HWIO_GCC_CAMERA_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMERA_XO_CBCR_ADDR,m,v,HWIO_GCC_CAMERA_XO_CBCR_IN)
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_CAMERA_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_CAMERA_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_CAMERA_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_CAMERA_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_CAMERA_XO_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_DISP_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_DISP_AHB_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_DISP_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_DISP_AHB_CBCR_ADDR)
#define HWIO_GCC_DISP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DISP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DISP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DISP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DISP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DISP_AHB_CBCR_ADDR,m,v,HWIO_GCC_DISP_AHB_CBCR_IN)
#define HWIO_GCC_DISP_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_DISP_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_DISP_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_DISP_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_DISP_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_DISP_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_DISP_AHB_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_DISP_AHB_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_DISP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_DISP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_DISP_AHB_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_DISP_AHB_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_DISP_AHB_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_DISP_AHB_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_DISP_AHB_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_DISP_AHB_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_DISP_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_DISP_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_DISP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_DISP_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QMIP_DISP_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_DISP_HF_AXI_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001700c)
#define HWIO_GCC_DISP_HF_AXI_CBCR_RMSK                                                                 0x81f0700f
#define HWIO_GCC_DISP_HF_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_DISP_HF_AXI_CBCR_ADDR)
#define HWIO_GCC_DISP_HF_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DISP_HF_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DISP_HF_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DISP_HF_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DISP_HF_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DISP_HF_AXI_CBCR_ADDR,m,v,HWIO_GCC_DISP_HF_AXI_CBCR_IN)
#define HWIO_GCC_DISP_HF_AXI_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_DISP_HF_AXI_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_DISP_HF_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_DISP_HF_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_DISP_HF_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_DISP_HF_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_DISP_HF_AXI_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_DISP_HF_AXI_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_DISP_HF_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                                0x200000
#define HWIO_GCC_DISP_HF_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                    0x15
#define HWIO_GCC_DISP_HF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_DISP_HF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_DISP_HF_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_DISP_HF_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_DISP_HF_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_DISP_HF_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_DISP_HF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_DISP_HF_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_DISP_HF_AXI_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_DISP_HF_AXI_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_DISP_HF_AXI_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_DISP_HF_AXI_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_DISP_HF_AXI_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_DISP_HF_AXI_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_DISP_HF_AXI_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_DISP_HF_AXI_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_DISP_XO_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00017018)
#define HWIO_GCC_DISP_XO_CBCR_RMSK                                                                     0x81c00005
#define HWIO_GCC_DISP_XO_CBCR_IN          \
        in_dword(HWIO_GCC_DISP_XO_CBCR_ADDR)
#define HWIO_GCC_DISP_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DISP_XO_CBCR_ADDR, m)
#define HWIO_GCC_DISP_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DISP_XO_CBCR_ADDR,v)
#define HWIO_GCC_DISP_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DISP_XO_CBCR_ADDR,m,v,HWIO_GCC_DISP_XO_CBCR_IN)
#define HWIO_GCC_DISP_XO_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_DISP_XO_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_DISP_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_DISP_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_DISP_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_DISP_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_DISP_XO_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_DISP_XO_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_DISP_XO_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_DISP_XO_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_DISP_XO_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_DISP_XO_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_VIDEO_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00022004)
#define HWIO_GCC_VIDEO_AHB_CBCR_RMSK                                                                   0x81d0000f
#define HWIO_GCC_VIDEO_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_VIDEO_AHB_CBCR_ADDR)
#define HWIO_GCC_VIDEO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VIDEO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_VIDEO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VIDEO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_VIDEO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIDEO_AHB_CBCR_ADDR,m,v,HWIO_GCC_VIDEO_AHB_CBCR_IN)
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_VIDEO_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_VIDEO_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_VIDEO_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_VIDEO_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_VIDEO_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_VIDEO_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_VIDEO_AHB_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_VIDEO_AHB_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_VIDEO_AHB_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_VIDEO_AHB_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_VIDEO_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00022008)
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QMIP_VIDEO_CVP_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002200c)
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_RMSK                                                       0x81d0000f
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                     0x100000
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                         0x14
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_SW_ONLY_EN_BMSK                                                   0x8
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_SW_ONLY_EN_SHFT                                                   0x3
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QMIP_VIDEO_VCODEC_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00022010)
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_RMSK                                                        0x81d0000f
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                         0x1000000
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                              0x18
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                       0x800000
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                           0x17
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_CLK_DIS_BMSK                                                  0x400000
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_CLK_DIS_SHFT                                                      0x16
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                      0x100000
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                          0x14
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_SW_ONLY_EN_BMSK                                                    0x8
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_SW_ONLY_EN_SHFT                                                    0x3
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QMIP_VIDEO_V_CPU_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00022014)
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_RMSK                                                       0x81d0000f
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                     0x100000
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                         0x14
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_SW_ONLY_EN_BMSK                                                   0x8
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_SW_ONLY_EN_SHFT                                                   0x3
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QMIP_VIDEO_CV_CPU_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_VIDEO_AXI0_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00022018)
#define HWIO_GCC_VIDEO_AXI0_CBCR_RMSK                                                                  0x81f0700f
#define HWIO_GCC_VIDEO_AXI0_CBCR_IN          \
        in_dword(HWIO_GCC_VIDEO_AXI0_CBCR_ADDR)
#define HWIO_GCC_VIDEO_AXI0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VIDEO_AXI0_CBCR_ADDR, m)
#define HWIO_GCC_VIDEO_AXI0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VIDEO_AXI0_CBCR_ADDR,v)
#define HWIO_GCC_VIDEO_AXI0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIDEO_AXI0_CBCR_ADDR,m,v,HWIO_GCC_VIDEO_AXI0_CBCR_IN)
#define HWIO_GCC_VIDEO_AXI0_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_VIDEO_AXI0_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_VIDEO_AXI0_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_VIDEO_AXI0_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_VIDEO_AXI0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_VIDEO_AXI0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_VIDEO_AXI0_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_VIDEO_AXI0_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_VIDEO_AXI0_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                                 0x200000
#define HWIO_GCC_VIDEO_AXI0_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                     0x15
#define HWIO_GCC_VIDEO_AXI0_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_VIDEO_AXI0_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_VIDEO_AXI0_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_VIDEO_AXI0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_VIDEO_AXI0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_VIDEO_AXI0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_VIDEO_AXI0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_VIDEO_AXI0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_VIDEO_AXI0_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_VIDEO_AXI0_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_VIDEO_AXI0_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_VIDEO_AXI0_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_VIDEO_AXI0_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_VIDEO_AXI0_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_VIDEO_AXI0_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_VIDEO_AXI0_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_VIDEO_AXI1_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00022024)
#define HWIO_GCC_VIDEO_AXI1_CBCR_RMSK                                                                  0x81f0700f
#define HWIO_GCC_VIDEO_AXI1_CBCR_IN          \
        in_dword(HWIO_GCC_VIDEO_AXI1_CBCR_ADDR)
#define HWIO_GCC_VIDEO_AXI1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VIDEO_AXI1_CBCR_ADDR, m)
#define HWIO_GCC_VIDEO_AXI1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VIDEO_AXI1_CBCR_ADDR,v)
#define HWIO_GCC_VIDEO_AXI1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIDEO_AXI1_CBCR_ADDR,m,v,HWIO_GCC_VIDEO_AXI1_CBCR_IN)
#define HWIO_GCC_VIDEO_AXI1_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_VIDEO_AXI1_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_VIDEO_AXI1_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_VIDEO_AXI1_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_VIDEO_AXI1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_VIDEO_AXI1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_VIDEO_AXI1_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_VIDEO_AXI1_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_VIDEO_AXI1_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                                 0x200000
#define HWIO_GCC_VIDEO_AXI1_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                     0x15
#define HWIO_GCC_VIDEO_AXI1_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_VIDEO_AXI1_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_VIDEO_AXI1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_VIDEO_AXI1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_VIDEO_AXI1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_VIDEO_AXI1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_VIDEO_AXI1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_VIDEO_AXI1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_VIDEO_AXI1_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_VIDEO_AXI1_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_VIDEO_AXI1_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_VIDEO_AXI1_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_VIDEO_AXI1_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_VIDEO_AXI1_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_VIDEO_AXI1_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_VIDEO_AXI1_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_VIDEO_XO_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00022030)
#define HWIO_GCC_VIDEO_XO_CBCR_RMSK                                                                    0x81c00005
#define HWIO_GCC_VIDEO_XO_CBCR_IN          \
        in_dword(HWIO_GCC_VIDEO_XO_CBCR_ADDR)
#define HWIO_GCC_VIDEO_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VIDEO_XO_CBCR_ADDR, m)
#define HWIO_GCC_VIDEO_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VIDEO_XO_CBCR_ADDR,v)
#define HWIO_GCC_VIDEO_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIDEO_XO_CBCR_ADDR,m,v,HWIO_GCC_VIDEO_XO_CBCR_IN)
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_VIDEO_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_VIDEO_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_VIDEO_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_VIDEO_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_VIDEO_XO_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                                0x81d0000e
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_HW_CTL_SHFT                                                                0x1

#define HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f00c)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_RMSK                                                              0x81d0700f
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CENTER_AT_CBCR_IN)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SOUTH_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f018)
#define HWIO_GCC_SOUTH_AT_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_SOUTH_AT_CBCR_IN          \
        in_dword(HWIO_GCC_SOUTH_AT_CBCR_ADDR)
#define HWIO_GCC_SOUTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SOUTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_SOUTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SOUTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_SOUTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SOUTH_AT_CBCR_ADDR,m,v,HWIO_GCC_SOUTH_AT_CBCR_IN)
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_SOUTH_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_SOUTH_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_SOUTH_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_SOUTH_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_SOUTH_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_SOUTH_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_SOUTH_AT_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_SOUTH_AT_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_SOUTH_AT_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_SOUTH_AT_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_WEST_AT_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f01c)
#define HWIO_GCC_WEST_AT_CBCR_RMSK                                                                     0x81d0000f
#define HWIO_GCC_WEST_AT_CBCR_IN          \
        in_dword(HWIO_GCC_WEST_AT_CBCR_ADDR)
#define HWIO_GCC_WEST_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WEST_AT_CBCR_ADDR, m)
#define HWIO_GCC_WEST_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WEST_AT_CBCR_ADDR,v)
#define HWIO_GCC_WEST_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WEST_AT_CBCR_ADDR,m,v,HWIO_GCC_WEST_AT_CBCR_IN)
#define HWIO_GCC_WEST_AT_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_WEST_AT_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_WEST_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_WEST_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_WEST_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_WEST_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_WEST_AT_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_WEST_AT_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_WEST_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_WEST_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_WEST_AT_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_WEST_AT_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_WEST_AT_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_WEST_AT_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_WEST_AT_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_WEST_AT_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_WEST_AT_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_WEST_AT_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_NORTH_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f020)
#define HWIO_GCC_NORTH_AT_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_NORTH_AT_CBCR_IN          \
        in_dword(HWIO_GCC_NORTH_AT_CBCR_ADDR)
#define HWIO_GCC_NORTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NORTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_NORTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NORTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_NORTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NORTH_AT_CBCR_ADDR,m,v,HWIO_GCC_NORTH_AT_CBCR_IN)
#define HWIO_GCC_NORTH_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_NORTH_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_NORTH_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_NORTH_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_NORTH_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_NORTH_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_NORTH_AT_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_NORTH_AT_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_NORTH_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_NORTH_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_NORTH_AT_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_NORTH_AT_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_NORTH_AT_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_NORTH_AT_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_PHY_AT_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f024)
#define HWIO_GCC_PHY_AT_CBCR_RMSK                                                                      0x81d0000f
#define HWIO_GCC_PHY_AT_CBCR_IN          \
        in_dword(HWIO_GCC_PHY_AT_CBCR_ADDR)
#define HWIO_GCC_PHY_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PHY_AT_CBCR_ADDR, m)
#define HWIO_GCC_PHY_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PHY_AT_CBCR_ADDR,v)
#define HWIO_GCC_PHY_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PHY_AT_CBCR_ADDR,m,v,HWIO_GCC_PHY_AT_CBCR_IN)
#define HWIO_GCC_PHY_AT_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_PHY_AT_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_PHY_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_PHY_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_PHY_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_PHY_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_PHY_AT_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_PHY_AT_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_PHY_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                    0x100000
#define HWIO_GCC_PHY_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                        0x14
#define HWIO_GCC_PHY_AT_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_PHY_AT_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_PHY_AT_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_PHY_AT_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_PHY_AT_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_PHY_AT_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_PHY_AT_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_PHY_AT_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00029094)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_QDSS_ETR_USB_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_QDSS_ETR_USB_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QDSS_ETR_USB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_QDSS_ETR_USB_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QDSS_ETR_DDR_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f028)
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_ETR_DDR_CBCR_ADDR)
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_DDR_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_DDR_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_DDR_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_DDR_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_ETR_DDR_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f02c)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_QDSS_STM_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_QDSS_STM_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_QDSS_STM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_QDSS_STM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_QDSS_STM_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_QDSS_STM_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_QDSS_STM_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_QDSS_STM_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_QDSS_STM_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_QDSS_STM_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_QDSS_STM_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f030)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                             0x81d0000f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_TSCTR_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f034)
#define HWIO_GCC_QDSS_TSCTR_CBCR_RMSK                                                                  0x81c0000f
#define HWIO_GCC_QDSS_TSCTR_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR)
#define HWIO_GCC_QDSS_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_QDSS_TSCTR_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_QDSS_TSCTR_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_QDSS_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_QDSS_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_QDSS_TSCTR_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_QDSS_TSCTR_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_QDSS_TSCTR_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_QDSS_TSCTR_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_QDSS_TRIG_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f038)
#define HWIO_GCC_QDSS_TRIG_CBCR_RMSK                                                                   0x81d0000f
#define HWIO_GCC_QDSS_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_TRIG_CBCR_ADDR)
#define HWIO_GCC_QDSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CBCR_IN)
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QDSS_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_QDSS_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_QDSS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_QDSS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_QDSS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_QDSS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_QDSS_TRIG_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_QDSS_TRIG_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_QDSS_TRIG_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_QDSS_TRIG_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f03c)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                                    0x81c0000f
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_QDSS_DAP_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_QDSS_DAP_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_QDSS_DAP_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_QDSS_DAP_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_QDSS_DAP_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_QDSS_DAP_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_QDSS_DAP_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_CENTER_APB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f040)
#define HWIO_GCC_CENTER_APB_CBCR_RMSK                                                                  0x81c0000f
#define HWIO_GCC_CENTER_APB_CBCR_IN          \
        in_dword(HWIO_GCC_CENTER_APB_CBCR_ADDR)
#define HWIO_GCC_CENTER_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CENTER_APB_CBCR_ADDR, m)
#define HWIO_GCC_CENTER_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CENTER_APB_CBCR_ADDR,v)
#define HWIO_GCC_CENTER_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CENTER_APB_CBCR_ADDR,m,v,HWIO_GCC_CENTER_APB_CBCR_IN)
#define HWIO_GCC_CENTER_APB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_CENTER_APB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_CENTER_APB_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_CENTER_APB_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_CENTER_APB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_CENTER_APB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_CENTER_APB_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_CENTER_APB_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_CENTER_APB_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_CENTER_APB_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_CENTER_APB_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_CENTER_APB_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_NORTH_APB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f044)
#define HWIO_GCC_NORTH_APB_CBCR_RMSK                                                                   0x81c0000f
#define HWIO_GCC_NORTH_APB_CBCR_IN          \
        in_dword(HWIO_GCC_NORTH_APB_CBCR_ADDR)
#define HWIO_GCC_NORTH_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NORTH_APB_CBCR_ADDR, m)
#define HWIO_GCC_NORTH_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NORTH_APB_CBCR_ADDR,v)
#define HWIO_GCC_NORTH_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NORTH_APB_CBCR_ADDR,m,v,HWIO_GCC_NORTH_APB_CBCR_IN)
#define HWIO_GCC_NORTH_APB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_NORTH_APB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_NORTH_APB_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_NORTH_APB_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_NORTH_APB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_NORTH_APB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_NORTH_APB_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_NORTH_APB_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_NORTH_APB_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_NORTH_APB_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_NORTH_APB_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_NORTH_APB_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SOUTH_APB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f048)
#define HWIO_GCC_SOUTH_APB_CBCR_RMSK                                                                   0x81c0000f
#define HWIO_GCC_SOUTH_APB_CBCR_IN          \
        in_dword(HWIO_GCC_SOUTH_APB_CBCR_ADDR)
#define HWIO_GCC_SOUTH_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SOUTH_APB_CBCR_ADDR, m)
#define HWIO_GCC_SOUTH_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SOUTH_APB_CBCR_ADDR,v)
#define HWIO_GCC_SOUTH_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SOUTH_APB_CBCR_ADDR,m,v,HWIO_GCC_SOUTH_APB_CBCR_IN)
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SOUTH_APB_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_SOUTH_APB_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_SOUTH_APB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_SOUTH_APB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_SOUTH_APB_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_SOUTH_APB_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_SOUTH_APB_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_SOUTH_APB_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_WEST_APB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f04c)
#define HWIO_GCC_WEST_APB_CBCR_RMSK                                                                    0x81c0000f
#define HWIO_GCC_WEST_APB_CBCR_IN          \
        in_dword(HWIO_GCC_WEST_APB_CBCR_ADDR)
#define HWIO_GCC_WEST_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WEST_APB_CBCR_ADDR, m)
#define HWIO_GCC_WEST_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WEST_APB_CBCR_ADDR,v)
#define HWIO_GCC_WEST_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WEST_APB_CBCR_ADDR,m,v,HWIO_GCC_WEST_APB_CBCR_IN)
#define HWIO_GCC_WEST_APB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_WEST_APB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_WEST_APB_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_WEST_APB_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_WEST_APB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_WEST_APB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_WEST_APB_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_WEST_APB_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_WEST_APB_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_WEST_APB_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_WEST_APB_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_WEST_APB_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_WEST_APB_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_WEST_APB_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_WEST_APB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_WEST_APB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_EAST_APB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f050)
#define HWIO_GCC_EAST_APB_CBCR_RMSK                                                                    0x81c0000f
#define HWIO_GCC_EAST_APB_CBCR_IN          \
        in_dword(HWIO_GCC_EAST_APB_CBCR_ADDR)
#define HWIO_GCC_EAST_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_EAST_APB_CBCR_ADDR, m)
#define HWIO_GCC_EAST_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_EAST_APB_CBCR_ADDR,v)
#define HWIO_GCC_EAST_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_EAST_APB_CBCR_ADDR,m,v,HWIO_GCC_EAST_APB_CBCR_IN)
#define HWIO_GCC_EAST_APB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_EAST_APB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_EAST_APB_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_EAST_APB_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_EAST_APB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_EAST_APB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_EAST_APB_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_EAST_APB_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_EAST_APB_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_EAST_APB_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_EAST_APB_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_EAST_APB_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_EAST_APB_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_EAST_APB_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_EAST_APB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_EAST_APB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_MMNOC_APB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f054)
#define HWIO_GCC_MMNOC_APB_CBCR_RMSK                                                                   0x81c0000f
#define HWIO_GCC_MMNOC_APB_CBCR_IN          \
        in_dword(HWIO_GCC_MMNOC_APB_CBCR_ADDR)
#define HWIO_GCC_MMNOC_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMNOC_APB_CBCR_ADDR, m)
#define HWIO_GCC_MMNOC_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMNOC_APB_CBCR_ADDR,v)
#define HWIO_GCC_MMNOC_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMNOC_APB_CBCR_ADDR,m,v,HWIO_GCC_MMNOC_APB_CBCR_IN)
#define HWIO_GCC_MMNOC_APB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_MMNOC_APB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_MMNOC_APB_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_MMNOC_APB_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_MMNOC_APB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_MMNOC_APB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_MMNOC_APB_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_MMNOC_APB_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_MMNOC_APB_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_MMNOC_APB_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_MMNOC_APB_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_MMNOC_APB_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_MMNOC_APB_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_MMNOC_APB_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_MMNOC_APB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_MMNOC_APB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_QDSS_XO_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f058)
#define HWIO_GCC_QDSS_XO_CBCR_RMSK                                                                     0x81c0000f
#define HWIO_GCC_QDSS_XO_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_XO_CBCR_ADDR)
#define HWIO_GCC_QDSS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_XO_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_XO_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_XO_CBCR_ADDR,m,v,HWIO_GCC_QDSS_XO_CBCR_IN)
#define HWIO_GCC_QDSS_XO_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_QDSS_XO_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_QDSS_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_QDSS_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_QDSS_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_QDSS_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_QDSS_XO_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_QDSS_XO_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_QDSS_XO_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_QDSS_XO_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_QDSS_XO_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_QDSS_XO_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_QDSS_USB_PRIM_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00029090)
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_RMSK                                                               0x81c0000f
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_USB_PRIM_CBCR_ADDR)
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_USB_PRIM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_USB_PRIM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_USB_PRIM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_USB_PRIM_CBCR_IN)
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_USB_PRIM_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029018)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_RMSK                                                           0x81c07005
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_IN          \
        in_dword(HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_PRIM_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB30_PRIM_MASTER_CBCR_IN)
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB30_PRIM_MASTER_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00029024)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_RMSK                                                            0x81c00005
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_PRIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB30_PRIM_SLEEP_CBCR_IN)
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB30_PRIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00029028)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_RMSK                                                        0x81c00005
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_IN          \
        in_dword(HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_IGNORE_ALL_ARES_BMSK                                         0x1000000
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_IGNORE_ALL_ARES_SHFT                                              0x18
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                       0x800000
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                           0x17
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_DIS_BMSK                                                  0x400000
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_DIS_SHFT                                                      0x16
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB30_PRIM_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029060)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_RMSK                                                           0x81c00005
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_IN          \
        in_dword(HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_IN)
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB3_PRIM_PHY_AUX_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029064)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_RMSK                                                       0x81c00005
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_IN          \
        in_dword(HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_ADDR,m,v,HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_IN)
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_IGNORE_ALL_ARES_BMSK                                        0x1000000
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_IGNORE_ALL_ARES_SHFT                                             0x18
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                      0x800000
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                          0x17
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_DIS_BMSK                                                 0x400000
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_DIS_SHFT                                                     0x16
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_USB3_PRIM_PHY_COM_AUX_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029068)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_RMSK                                                          0x81c0000f
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_IN          \
        in_dword(HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_ADDR,m,v,HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_IN)
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_USB3_PRIM_PHY_PIPE_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_AHB2PHY_0_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a004)
#define HWIO_GCC_AHB2PHY_0_CBCR_RMSK                                                                   0x81d0000f
#define HWIO_GCC_AHB2PHY_0_CBCR_IN          \
        in_dword(HWIO_GCC_AHB2PHY_0_CBCR_ADDR)
#define HWIO_GCC_AHB2PHY_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB2PHY_0_CBCR_ADDR, m)
#define HWIO_GCC_AHB2PHY_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB2PHY_0_CBCR_ADDR,v)
#define HWIO_GCC_AHB2PHY_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB2PHY_0_CBCR_ADDR,m,v,HWIO_GCC_AHB2PHY_0_CBCR_IN)
#define HWIO_GCC_AHB2PHY_0_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_AHB2PHY_0_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_AHB2PHY_0_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_AHB2PHY_0_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_AHB2PHY_0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_AHB2PHY_0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_AHB2PHY_0_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_AHB2PHY_0_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_AHB2PHY_0_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_AHB2PHY_0_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_AHB2PHY_0_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_AHB2PHY_0_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_AHB2PHY_0_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_AHB2PHY_0_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_AHB2PHY_0_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_AHB2PHY_0_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_AHB2PHY_0_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_AHB2PHY_0_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                                  0x81c07005
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_SDCC2_APPS_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_SDCC2_APPS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_SDCC2_APPS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004010)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                                   0x81d00005
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_SDCC2_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_SDCC2_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_SDCC2_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_SDCC2_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_SDCC2_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SDCC2_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00004014)
#define HWIO_GCC_SDCC2_AT_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_SDCC2_AT_CBCR_IN          \
        in_dword(HWIO_GCC_SDCC2_AT_CBCR_ADDR)
#define HWIO_GCC_SDCC2_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AT_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AT_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AT_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AT_CBCR_IN)
#define HWIO_GCC_SDCC2_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_SDCC2_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_SDCC2_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_SDCC2_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_SDCC2_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_SDCC2_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_SDCC2_AT_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_SDCC2_AT_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_SDCC2_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_SDCC2_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_SDCC2_AT_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_SDCC2_AT_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_SDCC2_AT_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_SDCC2_AT_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_SDCC2_AT_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_SDCC2_AT_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_SDCC2_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_SDCC2_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_SDCC4_APPS_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00006004)
#define HWIO_GCC_SDCC4_APPS_CBCR_RMSK                                                                  0x81c07005
#define HWIO_GCC_SDCC4_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_SDCC4_APPS_CBCR_ADDR)
#define HWIO_GCC_SDCC4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_APPS_CBCR_IN)
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC4_APPS_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_SDCC4_APPS_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_SDCC4_APPS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_SDCC4_APPS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SDCC4_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00006010)
#define HWIO_GCC_SDCC4_AHB_CBCR_RMSK                                                                   0x81d00005
#define HWIO_GCC_SDCC4_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SDCC4_AHB_CBCR_ADDR)
#define HWIO_GCC_SDCC4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_AHB_CBCR_IN)
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SDCC4_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_SDCC4_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_SDCC4_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_SDCC4_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_SDCC4_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_SDCC4_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_SDCC4_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00006014)
#define HWIO_GCC_SDCC4_AT_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_SDCC4_AT_CBCR_IN          \
        in_dword(HWIO_GCC_SDCC4_AT_CBCR_ADDR)
#define HWIO_GCC_SDCC4_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_AT_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_AT_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_AT_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_AT_CBCR_IN)
#define HWIO_GCC_SDCC4_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_SDCC4_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_SDCC4_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_SDCC4_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_SDCC4_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_SDCC4_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_SDCC4_AT_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_SDCC4_AT_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_SDCC4_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_SDCC4_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_SDCC4_AT_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_SDCC4_AT_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_SDCC4_AT_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_SDCC4_AT_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_SDCC4_AT_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_SDCC4_AT_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_SDCC4_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_SDCC4_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00013140)
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_RMSK                                                             0x81d0000e
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_QUPV3_I2C_S_AHB_CBCR_HW_CTL_SHFT                                                             0x1

#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013144)
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_RMSK                                                              0x81d07004
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_CORE_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_CORE_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_CORE_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_CORE_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_CORE_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_I2C_CORE_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_I2C_S0_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00007004)
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S0_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S0_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S0_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S0_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S0_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S0_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S1_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00007020)
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S1_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S1_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S1_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S1_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S1_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S1_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S2_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000703c)
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S2_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S2_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S2_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S2_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S2_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S2_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S3_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00007058)
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S3_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S3_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S3_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S3_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S3_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S3_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S4_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00007074)
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S4_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S4_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S4_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S4_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S4_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S4_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S5_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00007090)
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S5_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S5_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S5_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S5_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S5_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S5_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S6_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000070ac)
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S6_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S6_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S6_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S6_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S6_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S6_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S7_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000070c8)
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S7_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S7_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S7_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S7_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S7_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S7_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S8_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000070e4)
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S8_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S8_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S8_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S8_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S8_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S8_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_I2C_S9_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00007100)
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_RMSK                                                                0x81c00004
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_I2C_S9_CBCR_ADDR)
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_I2C_S9_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_I2C_S9_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_I2C_S9_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_I2C_S9_CBCR_IN)
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QUPV3_I2C_S9_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001327c)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_RMSK                                                          0x81d0000e
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QUPV3_WRAP_1_M_AHB_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00013280)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_RMSK                                                          0x81d0000e
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QUPV3_WRAP_1_S_AHB_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013284)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_RMSK                                                            0x81d07004
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_QUPV3_WRAP1_CORE_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00013294)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_RMSK                                                         0x81d07004
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QUPV3_WRAP1_CORE_2X_CBCR_CLK_ARES_SHFT                                                       0x2

#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S0_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S0_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP1_S0_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000813c)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S1_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S1_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP1_S1_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00008274)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S2_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S2_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP1_S2_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000083ac)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S3_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S3_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP1_S3_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000084e4)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S4_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S4_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP1_S4_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000861c)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S5_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S5_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP1_S5_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00008754)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S6_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S6_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP1_S6_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000888c)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP1_S7_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP1_S7_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP1_S7_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x000133cc)
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_RMSK                                                          0x81d0000e
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QUPV3_WRAP_2_M_AHB_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x000133d0)
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_RMSK                                                          0x81d0000e
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QUPV3_WRAP_2_S_AHB_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000133d4)
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_RMSK                                                            0x81d07004
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_QUPV3_WRAP2_CORE_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00013004)
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_RMSK                                                         0x81d07004
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QUPV3_WRAP2_CORE_2X_CBCR_CLK_ARES_SHFT                                                       0x2

#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e004)
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_S0_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_S0_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_S0_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_S0_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_S0_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP2_S0_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e13c)
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_S1_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_S1_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_S1_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_S1_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_S1_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP2_S1_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e274)
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_S2_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_S2_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_S2_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_S2_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_S2_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP2_S2_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e3ac)
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_S3_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_S3_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_S3_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_S3_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_S3_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP2_S3_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e4e4)
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_S4_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_S4_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_S4_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_S4_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_S4_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP2_S4_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e61c)
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_S5_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_S5_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_S5_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_S5_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_S5_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP2_S5_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e754)
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_S6_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_S6_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_S6_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_S6_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_S6_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP2_S6_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e88c)
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_IN          \
        in_dword(HWIO_GCC_QUPV3_WRAP2_S7_CBCR_ADDR)
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUPV3_WRAP2_S7_CBCR_ADDR, m)
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QUPV3_WRAP2_S7_CBCR_ADDR,v)
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUPV3_WRAP2_S7_CBCR_ADDR,m,v,HWIO_GCC_QUPV3_WRAP2_S7_CBCR_IN)
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QUPV3_WRAP2_S7_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00023004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                                     0x81d0000f
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_PDM_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_PDM_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_PDM_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_PDM_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_PDM_AHB_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_PDM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_PDM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_PDM_AHB_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_PDM_AHB_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_PDM_AHB_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_PDM_AHB_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00023008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                                     0x81c00005
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_PDM_XO4_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_PDM_XO4_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_PDM_XO4_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_PDM_XO4_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002300c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                        0x81c00005
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword(HWIO_GCC_PDM2_CBCR_ADDR)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_PDM2_CBCR_IGNORE_ALL_ARES_BMSK                                                         0x1000000
#define HWIO_GCC_PDM2_CBCR_IGNORE_ALL_ARES_SHFT                                                              0x18
#define HWIO_GCC_PDM2_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                       0x800000
#define HWIO_GCC_PDM2_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                           0x17
#define HWIO_GCC_PDM2_CBCR_CLK_DIS_BMSK                                                                  0x400000
#define HWIO_GCC_PDM2_CBCR_CLK_DIS_SHFT                                                                      0x16
#define HWIO_GCC_PDM2_CBCR_CLK_ARES_BMSK                                                                      0x4
#define HWIO_GCC_PDM2_CBCR_CLK_ARES_SHFT                                                                      0x2
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_GCC_PMU_AHB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00026004)
#define HWIO_GCC_PMU_AHB_CBCR_RMSK                                                                     0x81d00005
#define HWIO_GCC_PMU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PMU_AHB_CBCR_ADDR)
#define HWIO_GCC_PMU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PMU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PMU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PMU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PMU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PMU_AHB_CBCR_ADDR,m,v,HWIO_GCC_PMU_AHB_CBCR_IN)
#define HWIO_GCC_PMU_AHB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_PMU_AHB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_PMU_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_PMU_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_PMU_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_PMU_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_PMU_AHB_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_PMU_AHB_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_PMU_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_PMU_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_PMU_AHB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_PMU_AHB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_PMU_AHB_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_PMU_AHB_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_PMU_CORE_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00026008)
#define HWIO_GCC_PMU_CORE_CBCR_RMSK                                                                    0x81d00005
#define HWIO_GCC_PMU_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_PMU_CORE_CBCR_ADDR)
#define HWIO_GCC_PMU_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PMU_CORE_CBCR_ADDR, m)
#define HWIO_GCC_PMU_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PMU_CORE_CBCR_ADDR,v)
#define HWIO_GCC_PMU_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PMU_CORE_CBCR_ADDR,m,v,HWIO_GCC_PMU_CORE_CBCR_IN)
#define HWIO_GCC_PMU_CORE_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PMU_CORE_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PMU_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_PMU_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_PMU_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_PMU_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_PMU_CORE_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_PMU_CORE_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_PMU_CORE_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_PMU_CORE_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_PMU_CORE_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_PMU_CORE_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_PMU_CORE_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PMU_CORE_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00088004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                                    0x81d00004
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_PRNG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_PRNG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_PRNG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_PRNG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_PRNG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_ARES_SHFT                                                                  0x2

#define HWIO_GCC_TME_AHB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00024004)
#define HWIO_GCC_TME_AHB_CBCR_RMSK                                                                     0x81d00005
#define HWIO_GCC_TME_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_TME_AHB_CBCR_ADDR)
#define HWIO_GCC_TME_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TME_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TME_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TME_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TME_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TME_AHB_CBCR_ADDR,m,v,HWIO_GCC_TME_AHB_CBCR_IN)
#define HWIO_GCC_TME_AHB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_TME_AHB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_TME_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_TME_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_TME_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_TME_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_TME_AHB_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_TME_AHB_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_TME_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_TME_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_TME_AHB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_TME_AHB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_TME_AHB_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_TME_AHB_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00024008)
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_RMSK                                                            0x81d00005
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_ADDR)
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_TME_BOOT_ROM_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_TME_SNOC_QXM_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002400c)
#define HWIO_GCC_TME_SNOC_QXM_CBCR_RMSK                                                                0x81d00005
#define HWIO_GCC_TME_SNOC_QXM_CBCR_IN          \
        in_dword(HWIO_GCC_TME_SNOC_QXM_CBCR_ADDR)
#define HWIO_GCC_TME_SNOC_QXM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TME_SNOC_QXM_CBCR_ADDR, m)
#define HWIO_GCC_TME_SNOC_QXM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TME_SNOC_QXM_CBCR_ADDR,v)
#define HWIO_GCC_TME_SNOC_QXM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TME_SNOC_QXM_CBCR_ADDR,m,v,HWIO_GCC_TME_SNOC_QXM_CBCR_IN)
#define HWIO_GCC_TME_SNOC_QXM_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_TME_SNOC_QXM_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_TME_SNOC_QXM_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_TME_SNOC_QXM_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_TME_SNOC_QXM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_TME_SNOC_QXM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_TME_SNOC_QXM_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_TME_SNOC_QXM_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_TME_SNOC_QXM_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_TME_SNOC_QXM_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_TME_SNOC_QXM_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_TME_SNOC_QXM_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_TME_SNOC_QXM_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_TME_SNOC_QXM_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_TME_TRIG_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00024010)
#define HWIO_GCC_TME_TRIG_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_TME_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_TME_TRIG_CBCR_ADDR)
#define HWIO_GCC_TME_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TME_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_TME_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TME_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_TME_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TME_TRIG_CBCR_ADDR,m,v,HWIO_GCC_TME_TRIG_CBCR_IN)
#define HWIO_GCC_TME_TRIG_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_TME_TRIG_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_TME_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_TME_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_TME_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_TME_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_TME_TRIG_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_TME_TRIG_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_TME_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_TME_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_TME_TRIG_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_TME_TRIG_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_TME_TRIG_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_TME_TRIG_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_TME_TRIG_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_TME_TRIG_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_TME_TRIG_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_TME_TRIG_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_TME_AT_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00024014)
#define HWIO_GCC_TME_AT_CBCR_RMSK                                                                      0x81d0000f
#define HWIO_GCC_TME_AT_CBCR_IN          \
        in_dword(HWIO_GCC_TME_AT_CBCR_ADDR)
#define HWIO_GCC_TME_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TME_AT_CBCR_ADDR, m)
#define HWIO_GCC_TME_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TME_AT_CBCR_ADDR,v)
#define HWIO_GCC_TME_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TME_AT_CBCR_ADDR,m,v,HWIO_GCC_TME_AT_CBCR_IN)
#define HWIO_GCC_TME_AT_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_TME_AT_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_TME_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_TME_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_TME_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_TME_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_TME_AT_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_TME_AT_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_TME_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                    0x100000
#define HWIO_GCC_TME_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                        0x14
#define HWIO_GCC_TME_AT_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_TME_AT_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_TME_AT_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_TME_AT_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_TME_AT_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_TME_AT_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_TME_AT_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_TME_AT_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00027004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                                    0x81d00004
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_TCSR_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_TCSR_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_TCSR_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_TCSR_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_TCSR_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ARES_SHFT                                                                  0x2

#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00027008)
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_RMSK                                                             0x81c0000f
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_IN          \
        in_dword(HWIO_GCC_TCSR_ACC_SERIAL_CBCR_ADDR)
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_ACC_SERIAL_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_ACC_SERIAL_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_ACC_SERIAL_CBCR_ADDR,m,v,HWIO_GCC_TCSR_ACC_SERIAL_CBCR_IN)
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_TCSR_ACC_SERIAL_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MEMRED_P2S_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d000)
#define HWIO_GCC_MEMRED_P2S_CBCR_RMSK                                                                  0x81c0000f
#define HWIO_GCC_MEMRED_P2S_CBCR_IN          \
        in_dword(HWIO_GCC_MEMRED_P2S_CBCR_ADDR)
#define HWIO_GCC_MEMRED_P2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MEMRED_P2S_CBCR_ADDR, m)
#define HWIO_GCC_MEMRED_P2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MEMRED_P2S_CBCR_ADDR,v)
#define HWIO_GCC_MEMRED_P2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MEMRED_P2S_CBCR_ADDR,m,v,HWIO_GCC_MEMRED_P2S_CBCR_IN)
#define HWIO_GCC_MEMRED_P2S_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_MEMRED_P2S_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_MEMRED_P2S_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_MEMRED_P2S_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_MEMRED_P2S_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_MEMRED_P2S_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_MEMRED_P2S_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_MEMRED_P2S_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_MEMRED_P2S_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_MEMRED_P2S_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_MEMRED_P2S_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_MEMRED_P2S_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_MEMRED_P2S_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_MEMRED_P2S_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_MEMRED_P2S_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_MEMRED_P2S_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028004)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                                0x81d0700e
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_HW_CTL_SHFT                                                                0x1

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a004)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                                    0x81d0000e
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_TLMM_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_TLMM_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_TLMM_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_TLMM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_TLMM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_TLMM_AHB_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_TLMM_AHB_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_TLMM_AHB_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_TLMM_AHB_CBCR_HW_CTL_SHFT                                                                    0x1

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a008)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                        0x81d00004
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword(HWIO_GCC_TLMM_CBCR_ADDR)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_CBCR_ADDR,m,v,HWIO_GCC_TLMM_CBCR_IN)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_TLMM_CBCR_IGNORE_ALL_ARES_BMSK                                                         0x1000000
#define HWIO_GCC_TLMM_CBCR_IGNORE_ALL_ARES_SHFT                                                              0x18
#define HWIO_GCC_TLMM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                       0x800000
#define HWIO_GCC_TLMM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                           0x17
#define HWIO_GCC_TLMM_CBCR_CLK_DIS_BMSK                                                                  0x400000
#define HWIO_GCC_TLMM_CBCR_CLK_DIS_SHFT                                                                      0x16
#define HWIO_GCC_TLMM_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                      0x100000
#define HWIO_GCC_TLMM_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                          0x14
#define HWIO_GCC_TLMM_CBCR_CLK_ARES_BMSK                                                                      0x4
#define HWIO_GCC_TLMM_CBCR_CLK_ARES_SHFT                                                                      0x2

#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c004)
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_RMSK                                                             0x81d00005
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_ADDR)
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_ADDR,m,v,HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_IN)
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_AOSS_CNOC_M_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c008)
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_RMSK                                                             0x81d0000f
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_ADDR)
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_ADDR,m,v,HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_IN)
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_AOSS_CNOC_S_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_AOSS_AT_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c00c)
#define HWIO_GCC_AOSS_AT_CBCR_RMSK                                                                     0x81d0000f
#define HWIO_GCC_AOSS_AT_CBCR_IN          \
        in_dword(HWIO_GCC_AOSS_AT_CBCR_ADDR)
#define HWIO_GCC_AOSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AOSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_AOSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AOSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_AOSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AOSS_AT_CBCR_ADDR,m,v,HWIO_GCC_AOSS_AT_CBCR_IN)
#define HWIO_GCC_AOSS_AT_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_AOSS_AT_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_AOSS_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_AOSS_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_AOSS_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_AOSS_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_AOSS_AT_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_AOSS_AT_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_AOSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_AOSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_AOSS_AT_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_AOSS_AT_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_AOSS_AT_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_AOSS_AT_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_AOSS_AT_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_AOSS_AT_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_AOSS_AT_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_AOSS_AT_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00030004)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                                     0x81c00005
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_SPDM_FF_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_SPDM_FF_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_SPDM_FF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_SPDM_FF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_SPDM_FF_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00030008)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_RMSK                                                              0x81d00005
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MEMNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_MEMNOC_CY_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003000c)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                                0x81d00005
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00030010)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                               0x81c00005
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00030014)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK                                                                0x81d00005
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_CE1_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00031004)
#define HWIO_GCC_CE1_CBCR_RMSK                                                                         0x81d07004
#define HWIO_GCC_CE1_CBCR_IN          \
        in_dword(HWIO_GCC_CE1_CBCR_ADDR)
#define HWIO_GCC_CE1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, m)
#define HWIO_GCC_CE1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CBCR_ADDR,v)
#define HWIO_GCC_CE1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CBCR_ADDR,m,v,HWIO_GCC_CE1_CBCR_IN)
#define HWIO_GCC_CE1_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_CE1_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_CE1_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_CE1_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_CE1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_CE1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_CE1_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_CE1_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_CE1_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                       0x100000
#define HWIO_GCC_CE1_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                           0x14
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                           0x4000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                              0xe
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                         0x2000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                            0xd
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                        0x1000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                           0xc
#define HWIO_GCC_CE1_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_CE1_CBCR_CLK_ARES_SHFT                                                                       0x2

#define HWIO_GCC_CE1_AXI_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00031010)
#define HWIO_GCC_CE1_AXI_CBCR_RMSK                                                                     0x81d00004
#define HWIO_GCC_CE1_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_CE1_AXI_CBCR_ADDR)
#define HWIO_GCC_CE1_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AXI_CBCR_ADDR,m,v,HWIO_GCC_CE1_AXI_CBCR_IN)
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_CE1_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_CE1_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_CE1_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_CE1_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_CE1_AXI_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_CE1_AXI_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_CE1_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_CE1_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_CE1_AXI_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_CE1_AXI_CBCR_CLK_ARES_SHFT                                                                   0x2

#define HWIO_GCC_CE1_AHB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00031014)
#define HWIO_GCC_CE1_AHB_CBCR_RMSK                                                                     0x81d0000e
#define HWIO_GCC_CE1_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CE1_AHB_CBCR_ADDR)
#define HWIO_GCC_CE1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE1_AHB_CBCR_IN)
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_CE1_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_CE1_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_CE1_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_CE1_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_CE1_AHB_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_CE1_AHB_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_CE1_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_CE1_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_CE1_AHB_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_CE1_AHB_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_CE1_AHB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_CE1_AHB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_CE1_AHB_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_CE1_AHB_CBCR_HW_CTL_SHFT                                                                     0x1

#define HWIO_GCC_AT_CBCR_ADDR                                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00033000)
#define HWIO_GCC_AT_CBCR_RMSK                                                                          0x81d0000f
#define HWIO_GCC_AT_CBCR_IN          \
        in_dword(HWIO_GCC_AT_CBCR_ADDR)
#define HWIO_GCC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AT_CBCR_ADDR, m)
#define HWIO_GCC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AT_CBCR_ADDR,v)
#define HWIO_GCC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AT_CBCR_ADDR,m,v,HWIO_GCC_AT_CBCR_IN)
#define HWIO_GCC_AT_CBCR_CLK_OFF_BMSK                                                                  0x80000000
#define HWIO_GCC_AT_CBCR_CLK_OFF_SHFT                                                                        0x1f
#define HWIO_GCC_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                           0x1000000
#define HWIO_GCC_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                                0x18
#define HWIO_GCC_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                         0x800000
#define HWIO_GCC_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                             0x17
#define HWIO_GCC_AT_CBCR_CLK_DIS_BMSK                                                                    0x400000
#define HWIO_GCC_AT_CBCR_CLK_DIS_SHFT                                                                        0x16
#define HWIO_GCC_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                        0x100000
#define HWIO_GCC_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                            0x14
#define HWIO_GCC_AT_CBCR_SW_ONLY_EN_BMSK                                                                      0x8
#define HWIO_GCC_AT_CBCR_SW_ONLY_EN_SHFT                                                                      0x3
#define HWIO_GCC_AT_CBCR_CLK_ARES_BMSK                                                                        0x4
#define HWIO_GCC_AT_CBCR_CLK_ARES_SHFT                                                                        0x2
#define HWIO_GCC_AT_CBCR_HW_CTL_BMSK                                                                          0x2
#define HWIO_GCC_AT_CBCR_HW_CTL_SHFT                                                                          0x1
#define HWIO_GCC_AT_CBCR_CLK_ENABLE_BMSK                                                                      0x1
#define HWIO_GCC_AT_CBCR_CLK_ENABLE_SHFT                                                                      0x0

#define HWIO_GCC_AHB_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_AHB_CBCR_RMSK                                                                         0x81d00004
#define HWIO_GCC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_AHB_CBCR_ADDR)
#define HWIO_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_AHB_CBCR_IN)
#define HWIO_GCC_AHB_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_AHB_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_AHB_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_AHB_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                       0x100000
#define HWIO_GCC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                           0x14
#define HWIO_GCC_AHB_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_AHB_CBCR_CLK_ARES_SHFT                                                                       0x2

#define HWIO_GCC_XO_CBCR_ADDR                                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_XO_CBCR_RMSK                                                                          0x81c00005
#define HWIO_GCC_XO_CBCR_IN          \
        in_dword(HWIO_GCC_XO_CBCR_ADDR)
#define HWIO_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_XO_CBCR_IN)
#define HWIO_GCC_XO_CBCR_CLK_OFF_BMSK                                                                  0x80000000
#define HWIO_GCC_XO_CBCR_CLK_OFF_SHFT                                                                        0x1f
#define HWIO_GCC_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                           0x1000000
#define HWIO_GCC_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                                0x18
#define HWIO_GCC_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                         0x800000
#define HWIO_GCC_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                             0x17
#define HWIO_GCC_XO_CBCR_CLK_DIS_BMSK                                                                    0x400000
#define HWIO_GCC_XO_CBCR_CLK_DIS_SHFT                                                                        0x16
#define HWIO_GCC_XO_CBCR_CLK_ARES_BMSK                                                                        0x4
#define HWIO_GCC_XO_CBCR_CLK_ARES_SHFT                                                                        0x2
#define HWIO_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                                      0x1
#define HWIO_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                                      0x0

#define HWIO_GCC_XO_DIV4_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_XO_DIV4_CBCR_RMSK                                                                     0x81c00005
#define HWIO_GCC_XO_DIV4_CBCR_IN          \
        in_dword(HWIO_GCC_XO_DIV4_CBCR_ADDR)
#define HWIO_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_XO_DIV4_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_XO_DIV4_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_XO_DIV4_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_XO_DIV4_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_XO_DIV4_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_XO_DIV4_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_XO_DIV4_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_XO_DIV4_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_XO_DIV16_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00033010)
#define HWIO_GCC_XO_DIV16_CBCR_RMSK                                                                    0x81c00005
#define HWIO_GCC_XO_DIV16_CBCR_IN          \
        in_dword(HWIO_GCC_XO_DIV16_CBCR_ADDR)
#define HWIO_GCC_XO_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_XO_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_XO_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_XO_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_XO_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_XO_DIV16_CBCR_ADDR,m,v,HWIO_GCC_XO_DIV16_CBCR_IN)
#define HWIO_GCC_XO_DIV16_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_XO_DIV16_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_XO_DIV16_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_XO_DIV16_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_XO_DIV16_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_XO_DIV16_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_XO_DIV16_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_XO_DIV16_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_XO_DIV16_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_XO_DIV16_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_XO_DIV16_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_XO_DIV16_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_SLEEP_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00033014)
#define HWIO_GCC_SLEEP_CBCR_RMSK                                                                       0x81c00005
#define HWIO_GCC_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_SLEEP_CBCR_ADDR)
#define HWIO_GCC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_SLEEP_CBCR_IN)
#define HWIO_GCC_SLEEP_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_SLEEP_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_SLEEP_CBCR_IGNORE_ALL_ARES_BMSK                                                        0x1000000
#define HWIO_GCC_SLEEP_CBCR_IGNORE_ALL_ARES_SHFT                                                             0x18
#define HWIO_GCC_SLEEP_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                      0x800000
#define HWIO_GCC_SLEEP_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                          0x17
#define HWIO_GCC_SLEEP_CBCR_CLK_DIS_BMSK                                                                 0x400000
#define HWIO_GCC_SLEEP_CBCR_CLK_DIS_SHFT                                                                     0x16
#define HWIO_GCC_SLEEP_CBCR_CLK_ARES_BMSK                                                                     0x4
#define HWIO_GCC_SLEEP_CBCR_CLK_ARES_SHFT                                                                     0x2
#define HWIO_GCC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c048)
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_RMSK                                                              0x81f0000f
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_MMNOC_SF_CBCR_ADDR)
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_MMNOC_SF_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_MMNOC_SF_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_MMNOC_SF_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IN)
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                             0x200000
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                 0x15
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_DDRSS_MMNOC_SF_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c04c)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_RMSK                                                           0x81f0000f
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IN)
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                          0x200000
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                              0x15
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_DDRSS_MMNOC_HF_QX_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_DDRSS_TCU_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000733cc)
#define HWIO_GCC_DDRSS_TCU_CBCR_RMSK                                                                   0x81f0000f
#define HWIO_GCC_DDRSS_TCU_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_TCU_CBCR_ADDR)
#define HWIO_GCC_DDRSS_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_TCU_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_TCU_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_TCU_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_TCU_CBCR_IN)
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_DDRSS_TCU_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_DDRSS_TCU_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_DDRSS_TCU_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_DDRSS_TCU_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_DDRSS_TCU_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                                  0x200000
#define HWIO_GCC_DDRSS_TCU_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                      0x15
#define HWIO_GCC_DDRSS_TCU_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_DDRSS_TCU_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_DDRSS_TCU_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_DDRSS_TCU_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_DDRSS_TCU_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_DDRSS_TCU_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_DDRSS_TCU_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_RMSK                                                         0x81f0000f
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_ADDR)
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                        0x200000
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                            0x15
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_DDRSS_TURING_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a288)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_RMSK                                                            0x81f0000f
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                           0x200000
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                               0x15
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_DDRSS_MSS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_DDRSS_MODEM_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a28c)
#define HWIO_GCC_DDRSS_MODEM_CBCR_RMSK                                                                 0x81f0000f
#define HWIO_GCC_DDRSS_MODEM_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_MODEM_CBCR_ADDR)
#define HWIO_GCC_DDRSS_MODEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_MODEM_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_MODEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_MODEM_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_MODEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_MODEM_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_MODEM_CBCR_IN)
#define HWIO_GCC_DDRSS_MODEM_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_DDRSS_MODEM_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_DDRSS_MODEM_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_DDRSS_MODEM_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_DDRSS_MODEM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_DDRSS_MODEM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_DDRSS_MODEM_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_DDRSS_MODEM_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_DDRSS_MODEM_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                                0x200000
#define HWIO_GCC_DDRSS_MODEM_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                    0x15
#define HWIO_GCC_DDRSS_MODEM_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_DDRSS_MODEM_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_DDRSS_MODEM_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_DDRSS_MODEM_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_DDRSS_MODEM_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_DDRSS_MODEM_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_DDRSS_MODEM_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_DDRSS_MODEM_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_DDRSS_MODEM_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_DDRSS_MODEM_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00061154)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_RMSK                                                               0x81f0000f
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_GPU_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_GPU_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                              0x200000
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                  0x15
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DDRSS_GPU_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000004c)
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_RMSK                                                           0x81f0000e
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_ADDR)
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IN)
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                          0x200000
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                              0x15
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_DDRSS_PCIE_SF_QTB_CBCR_HW_CTL_SHFT                                                           0x1

#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00034008)
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_RMSK                                                           0x81f0000f
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_ADDR)
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                          0x200000
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                              0x15
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_DDRSS_SNOC_GC_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003400c)
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_RMSK                                                           0x81f0000f
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_ADDR)
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IN)
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                          0x200000
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                              0x15
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_DDRSS_SNOC_SF_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00034010)
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_RMSK                                                         0x81d0000f
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_ADDR)
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_IN)
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_DDRSS_CONFIG_NOC_SF_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00034014)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DDRSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MEMNOC_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00034018)
#define HWIO_GCC_MEMNOC_CBCR_RMSK                                                                      0x81d0000f
#define HWIO_GCC_MEMNOC_CBCR_IN          \
        in_dword(HWIO_GCC_MEMNOC_CBCR_ADDR)
#define HWIO_GCC_MEMNOC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MEMNOC_CBCR_ADDR, m)
#define HWIO_GCC_MEMNOC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MEMNOC_CBCR_ADDR,v)
#define HWIO_GCC_MEMNOC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MEMNOC_CBCR_ADDR,m,v,HWIO_GCC_MEMNOC_CBCR_IN)
#define HWIO_GCC_MEMNOC_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_MEMNOC_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_MEMNOC_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_MEMNOC_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_MEMNOC_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_MEMNOC_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_MEMNOC_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_MEMNOC_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_MEMNOC_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                    0x100000
#define HWIO_GCC_MEMNOC_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                        0x14
#define HWIO_GCC_MEMNOC_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_MEMNOC_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_MEMNOC_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_MEMNOC_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_MEMNOC_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_MEMNOC_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_MEMNOC_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_MEMNOC_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003514c)
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_RMSK                                                            0x81f0000f
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_ADDR)
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IN)
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                           0x200000
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                               0x15
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_DDRSS_LPASS_SHUB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_DDRSS_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003401c)
#define HWIO_GCC_DDRSS_AT_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_DDRSS_AT_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_AT_CBCR_ADDR)
#define HWIO_GCC_DDRSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_AT_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_AT_CBCR_IN)
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_DDRSS_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_DDRSS_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_DDRSS_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_DDRSS_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_DDRSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_DDRSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_DDRSS_AT_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_DDRSS_AT_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_DDRSS_AT_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_DDRSS_AT_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_DDRSS_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_SHRM_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00034020)
#define HWIO_GCC_SHRM_CBCR_RMSK                                                                        0x81d0000f
#define HWIO_GCC_SHRM_CBCR_IN          \
        in_dword(HWIO_GCC_SHRM_CBCR_ADDR)
#define HWIO_GCC_SHRM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SHRM_CBCR_ADDR, m)
#define HWIO_GCC_SHRM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SHRM_CBCR_ADDR,v)
#define HWIO_GCC_SHRM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SHRM_CBCR_ADDR,m,v,HWIO_GCC_SHRM_CBCR_IN)
#define HWIO_GCC_SHRM_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_SHRM_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_SHRM_CBCR_IGNORE_ALL_ARES_BMSK                                                         0x1000000
#define HWIO_GCC_SHRM_CBCR_IGNORE_ALL_ARES_SHFT                                                              0x18
#define HWIO_GCC_SHRM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                       0x800000
#define HWIO_GCC_SHRM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                           0x17
#define HWIO_GCC_SHRM_CBCR_CLK_DIS_BMSK                                                                  0x400000
#define HWIO_GCC_SHRM_CBCR_CLK_DIS_SHFT                                                                      0x16
#define HWIO_GCC_SHRM_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                      0x100000
#define HWIO_GCC_SHRM_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                          0x14
#define HWIO_GCC_SHRM_CBCR_SW_ONLY_EN_BMSK                                                                    0x8
#define HWIO_GCC_SHRM_CBCR_SW_ONLY_EN_SHFT                                                                    0x3
#define HWIO_GCC_SHRM_CBCR_CLK_ARES_BMSK                                                                      0x4
#define HWIO_GCC_SHRM_CBCR_CLK_ARES_SHFT                                                                      0x2
#define HWIO_GCC_SHRM_CBCR_HW_CTL_BMSK                                                                        0x2
#define HWIO_GCC_SHRM_CBCR_HW_CTL_SHFT                                                                        0x1
#define HWIO_GCC_SHRM_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_SHRM_CBCR_CLK_ENABLE_SHFT                                                                    0x0

#define HWIO_GCC_DDRSS_PWRCTL_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00034024)
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_IN          \
        in_dword(HWIO_GCC_DDRSS_PWRCTL_CBCR_ADDR)
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_PWRCTL_CBCR_ADDR, m)
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_PWRCTL_CBCR_ADDR,v)
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_PWRCTL_CBCR_ADDR,m,v,HWIO_GCC_DDRSS_PWRCTL_CBCR_IN)
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DDRSS_PWRCTL_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00037000)
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_ADDR)
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_ADDR,m,v,HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_IN)
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_LPASS_CFG_NOC_SWAY_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00037004)
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_RMSK                                                          0x81d0000f
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_SW_ONLY_EN_BMSK                                                      0x8
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_SW_ONLY_EN_SHFT                                                      0x3
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QMIP_LPASS_QTB_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_LPASS_TRIG_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00037008)
#define HWIO_GCC_LPASS_TRIG_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_LPASS_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_TRIG_CBCR_ADDR)
#define HWIO_GCC_LPASS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_LPASS_TRIG_CBCR_IN)
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_LPASS_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_LPASS_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_LPASS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_LPASS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_LPASS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_LPASS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_LPASS_TRIG_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_LPASS_TRIG_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_LPASS_TRIG_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_LPASS_TRIG_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_LPASS_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003700c)
#define HWIO_GCC_LPASS_AT_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_LPASS_AT_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_AT_CBCR_ADDR)
#define HWIO_GCC_LPASS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_AT_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_AT_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_AT_CBCR_ADDR,m,v,HWIO_GCC_LPASS_AT_CBCR_IN)
#define HWIO_GCC_LPASS_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_LPASS_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_LPASS_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_LPASS_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_LPASS_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_LPASS_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_LPASS_AT_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_LPASS_AT_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_LPASS_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_LPASS_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_LPASS_AT_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_LPASS_AT_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_LPASS_AT_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_LPASS_AT_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00037010)
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_RMSK                                                    0x81f0000f
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_ADDR)
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_ADDR,m,v,HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IN)
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_ARES_BMSK                                     0x1000000
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_ARES_SHFT                                          0x18
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                   0x800000
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                       0x17
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_CLK_DIS_BMSK                                              0x400000
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_CLK_DIS_SHFT                                                  0x16
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                   0x200000
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                       0x15
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                  0x100000
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                      0x14
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_SW_ONLY_EN_BMSK                                                0x8
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_SW_ONLY_EN_SHFT                                                0x3
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_LPASS_AON_NOC_DDRSS_SHUB_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00037014)
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_RMSK                                       0x81f0000f
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_ADDR)
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_ADDR,m,v,HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IN)
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IGNORE_ALL_ARES_BMSK                        0x1000000
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IGNORE_ALL_ARES_SHFT                             0x18
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                      0x800000
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                          0x17
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_CLK_DIS_BMSK                                 0x400000
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_CLK_DIS_SHFT                                     0x16
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_BMSK                      0x200000
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_SHFT                          0x15
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                     0x100000
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                         0x14
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_SW_ONLY_EN_BMSK                                   0x8
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_SW_ONLY_EN_SHFT                                   0x3
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_CLK_ARES_BMSK                                     0x4
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_CLK_ARES_SHFT                                     0x2
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_HW_CTL_BMSK                                       0x2
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_HW_CTL_SHFT                                       0x1
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_GCC_LPASS_AGGRE_NOC_MPU_CLIENT_DDRSS_SHUB_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00037018)
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_RMSK                                                  0x81f0700f
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_ADDR)
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_ADDR,m,v,HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IN)
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_ARES_BMSK                                   0x1000000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_ARES_SHFT                                        0x18
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                 0x800000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                     0x17
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_CLK_DIS_BMSK                                            0x400000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_CLK_DIS_SHFT                                                0x16
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                 0x200000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                     0x15
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                0x100000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                    0x14
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_FORCE_MEM_CORE_ON_BMSK                                    0x4000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_FORCE_MEM_CORE_ON_SHFT                                       0xe
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                  0x2000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                     0xd
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                 0x1000
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                    0xc
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_SW_ONLY_EN_BMSK                                              0x8
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_SW_ONLY_EN_SHFT                                              0x3
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_HW_CTL_BMSK                                                  0x2
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_HW_CTL_SHFT                                                  0x1
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_LPASS_HW_AF_NOC_DDRSS_SHUB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00037024)
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_RMSK                                                  0x81f0000f
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_ADDR)
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_ADDR,m,v,HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IN)
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_ARES_BMSK                                   0x1000000
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_ARES_SHFT                                        0x18
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                 0x800000
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                     0x17
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_CLK_DIS_BMSK                                            0x400000
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_CLK_DIS_SHFT                                                0x16
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                 0x200000
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                     0x15
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                0x100000
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                    0x14
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_SW_ONLY_EN_BMSK                                              0x8
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_SW_ONLY_EN_SHFT                                              0x3
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_HW_CTL_BMSK                                                  0x2
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_HW_CTL_SHFT                                                  0x1
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_LPASS_AGGRE_NOC_DDRSS_SHUB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_LPASS_QTB_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00089014)
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_QTB_AHB_CBCR_ADDR)
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_QTB_AHB_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_QTB_AHB_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_QTB_AHB_CBCR_ADDR,m,v,HWIO_GCC_LPASS_QTB_AHB_CBCR_IN)
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_LPASS_QTB_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00089018)
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_RMSK                                                             0x81f0700f
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_AUDIO_QTB_CBCR_ADDR)
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_AUDIO_QTB_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_AUDIO_QTB_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_AUDIO_QTB_CBCR_ADDR,m,v,HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IN)
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                            0x200000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                0x15
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_LPASS_AUDIO_QTB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00089024)
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_RMSK                                                         0x81c00005
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_ADDR)
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_LPASS_QOSGEN_EXTREF_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00089028)
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_RMSK                                                            0x81c0000f
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_ADDR)
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_IN)
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_LPASS_QDSS_TSCTR_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_LPASS_QTB_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008902c)
#define HWIO_GCC_LPASS_QTB_AT_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_LPASS_QTB_AT_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_QTB_AT_CBCR_ADDR)
#define HWIO_GCC_LPASS_QTB_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_QTB_AT_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_QTB_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_QTB_AT_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_QTB_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_QTB_AT_CBCR_ADDR,m,v,HWIO_GCC_LPASS_QTB_AT_CBCR_IN)
#define HWIO_GCC_LPASS_QTB_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_LPASS_QTB_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_LPASS_QTB_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_LPASS_QTB_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_LPASS_QTB_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_LPASS_QTB_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_LPASS_QTB_AT_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_LPASS_QTB_AT_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_LPASS_QTB_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_LPASS_QTB_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_LPASS_QTB_AT_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_LPASS_QTB_AT_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_LPASS_QTB_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_LPASS_QTB_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_LPASS_QTB_AT_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_LPASS_QTB_AT_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_LPASS_QTB_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_LPASS_QTB_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_LPASS_XO_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00089030)
#define HWIO_GCC_LPASS_XO_CBCR_RMSK                                                                    0x81c00005
#define HWIO_GCC_LPASS_XO_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_XO_CBCR_ADDR)
#define HWIO_GCC_LPASS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_XO_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_XO_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_XO_CBCR_ADDR,m,v,HWIO_GCC_LPASS_XO_CBCR_IN)
#define HWIO_GCC_LPASS_XO_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_LPASS_XO_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_LPASS_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_LPASS_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_LPASS_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_LPASS_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_LPASS_XO_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_LPASS_XO_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_LPASS_XO_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_LPASS_XO_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_LPASS_XO_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_LPASS_XO_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_LPASS_PWRCTL_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00089034)
#define HWIO_GCC_LPASS_PWRCTL_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_LPASS_PWRCTL_CBCR_IN          \
        in_dword(HWIO_GCC_LPASS_PWRCTL_CBCR_ADDR)
#define HWIO_GCC_LPASS_PWRCTL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_PWRCTL_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_PWRCTL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_PWRCTL_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_PWRCTL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_PWRCTL_CBCR_ADDR,m,v,HWIO_GCC_LPASS_PWRCTL_CBCR_IN)
#define HWIO_GCC_LPASS_PWRCTL_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_LPASS_PWRCTL_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_LPASS_PWRCTL_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_LPASS_PWRCTL_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_LPASS_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_LPASS_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_LPASS_PWRCTL_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_LPASS_PWRCTL_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_LPASS_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_LPASS_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_LPASS_PWRCTL_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_LPASS_PWRCTL_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_LPASS_PWRCTL_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_LPASS_PWRCTL_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_LPASS_PWRCTL_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_LPASS_PWRCTL_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_LPASS_PWRCTL_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_LPASS_PWRCTL_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_TURING_Q6_QTB0_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d014)
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_RMSK                                                              0x81f0700f
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_Q6_QTB0_CBCR_ADDR)
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_QTB0_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_QTB0_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_QTB0_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_QTB0_CBCR_IN)
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                             0x200000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                 0x15
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TURING_Q6_QTB0_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_TURING_NSP_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d020)
#define HWIO_GCC_TURING_NSP_AHB_CBCR_RMSK                                                              0x81d0000f
#define HWIO_GCC_TURING_NSP_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_NSP_AHB_CBCR_ADDR)
#define HWIO_GCC_TURING_NSP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_NSP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TURING_NSP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_NSP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TURING_NSP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_NSP_AHB_CBCR_ADDR,m,v,HWIO_GCC_TURING_NSP_AHB_CBCR_IN)
#define HWIO_GCC_TURING_NSP_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TURING_NSP_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TURING_NSP_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_TURING_NSP_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_TURING_NSP_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_TURING_NSP_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_TURING_NSP_AHB_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_TURING_NSP_AHB_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_TURING_NSP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_TURING_NSP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_TURING_NSP_AHB_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_TURING_NSP_AHB_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_TURING_NSP_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_TURING_NSP_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_TURING_NSP_AHB_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_TURING_NSP_AHB_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_TURING_NSP_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TURING_NSP_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d024)
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_RMSK                                                           0x81c00005
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_IN          \
        in_dword(HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_ADDR)
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_IN)
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_NSP_QOSGEN_EXTREF_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d028)
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_RMSK                                                              0x81c0000f
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_IN          \
        in_dword(HWIO_GCC_NSP_QDSS_TSCTR_CBCR_ADDR)
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NSP_QDSS_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NSP_QDSS_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NSP_QDSS_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_NSP_QDSS_TSCTR_CBCR_IN)
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_NSP_QDSS_TSCTR_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_TURING_QTB_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d02c)
#define HWIO_GCC_TURING_QTB_AT_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_TURING_QTB_AT_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_QTB_AT_CBCR_ADDR)
#define HWIO_GCC_TURING_QTB_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_QTB_AT_CBCR_ADDR, m)
#define HWIO_GCC_TURING_QTB_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_QTB_AT_CBCR_ADDR,v)
#define HWIO_GCC_TURING_QTB_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_QTB_AT_CBCR_ADDR,m,v,HWIO_GCC_TURING_QTB_AT_CBCR_IN)
#define HWIO_GCC_TURING_QTB_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TURING_QTB_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TURING_QTB_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_TURING_QTB_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_TURING_QTB_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_TURING_QTB_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_TURING_QTB_AT_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_TURING_QTB_AT_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_TURING_QTB_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_TURING_QTB_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_TURING_QTB_AT_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_TURING_QTB_AT_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_TURING_QTB_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_TURING_QTB_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_TURING_QTB_AT_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_TURING_QTB_AT_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_TURING_QTB_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_TURING_QTB_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_TURING_XO_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d030)
#define HWIO_GCC_TURING_XO_CBCR_RMSK                                                                   0x81c00005
#define HWIO_GCC_TURING_XO_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_XO_CBCR_ADDR)
#define HWIO_GCC_TURING_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_XO_CBCR_ADDR, m)
#define HWIO_GCC_TURING_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_XO_CBCR_ADDR,v)
#define HWIO_GCC_TURING_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_XO_CBCR_ADDR,m,v,HWIO_GCC_TURING_XO_CBCR_IN)
#define HWIO_GCC_TURING_XO_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TURING_XO_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TURING_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_TURING_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_TURING_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_TURING_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_TURING_XO_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_TURING_XO_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_TURING_XO_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_TURING_XO_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_TURING_XO_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TURING_XO_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_TURING_PWRCTL_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d034)
#define HWIO_GCC_TURING_PWRCTL_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_TURING_PWRCTL_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_PWRCTL_CBCR_ADDR)
#define HWIO_GCC_TURING_PWRCTL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_PWRCTL_CBCR_ADDR, m)
#define HWIO_GCC_TURING_PWRCTL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_PWRCTL_CBCR_ADDR,v)
#define HWIO_GCC_TURING_PWRCTL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_PWRCTL_CBCR_ADDR,m,v,HWIO_GCC_TURING_PWRCTL_CBCR_IN)
#define HWIO_GCC_TURING_PWRCTL_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TURING_PWRCTL_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TURING_PWRCTL_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_TURING_PWRCTL_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_TURING_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_TURING_PWRCTL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_TURING_PWRCTL_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_TURING_PWRCTL_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_TURING_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_TURING_PWRCTL_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_TURING_PWRCTL_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_TURING_PWRCTL_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_TURING_PWRCTL_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_TURING_PWRCTL_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_TURING_PWRCTL_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_TURING_PWRCTL_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_TURING_PWRCTL_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_TURING_PWRCTL_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_TURING_MMNOC_SF_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00035000)
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_RMSK                                                             0x81f0000f
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_MMNOC_SF_CBCR_ADDR)
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_MMNOC_SF_CBCR_ADDR, m)
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_MMNOC_SF_CBCR_ADDR,v)
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_MMNOC_SF_CBCR_ADDR,m,v,HWIO_GCC_TURING_MMNOC_SF_CBCR_IN)
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                            0x200000
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                0x15
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_TURING_MMNOC_SF_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00035004)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_RMSK                                                               0x81f0000f
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_AXI_CBCR_IN)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                              0x200000
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                  0x15
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_TURING_Q6_AXI_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_TURING_Q6_AXI_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_TURING_Q6_AXI_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_TURING_Q6_AXI_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00035008)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_RMSK                                                              0x81d00005
#define HWIO_GCC_TURING_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_TURING_CFG_AHB_CBCR_IN)
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TURING_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_TURING_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_TURING_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_TURING_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_TURING_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_TURING_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TURING_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_TURING_AT_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003500c)
#define HWIO_GCC_TURING_AT_CBCR_RMSK                                                                   0x81d0000f
#define HWIO_GCC_TURING_AT_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_AT_CBCR_ADDR)
#define HWIO_GCC_TURING_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_AT_CBCR_ADDR, m)
#define HWIO_GCC_TURING_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_AT_CBCR_ADDR,v)
#define HWIO_GCC_TURING_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_AT_CBCR_ADDR,m,v,HWIO_GCC_TURING_AT_CBCR_IN)
#define HWIO_GCC_TURING_AT_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TURING_AT_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TURING_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_TURING_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_TURING_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_TURING_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_TURING_AT_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_TURING_AT_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_TURING_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_TURING_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_TURING_AT_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_TURING_AT_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_TURING_AT_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_TURING_AT_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_TURING_AT_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_TURING_AT_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_TURING_AT_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TURING_AT_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00035010)
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_RMSK                                                         0x81d0000f
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QMIP_TURING_NSP_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_TURING_TRIG_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00035014)
#define HWIO_GCC_TURING_TRIG_CBCR_RMSK                                                                 0x81d0000f
#define HWIO_GCC_TURING_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_TURING_TRIG_CBCR_ADDR)
#define HWIO_GCC_TURING_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_TURING_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_TURING_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_TRIG_CBCR_ADDR,m,v,HWIO_GCC_TURING_TRIG_CBCR_IN)
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_TURING_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_TURING_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_TURING_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_TURING_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_TURING_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_TURING_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_TURING_TRIG_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_TURING_TRIG_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_TURING_TRIG_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_TURING_TRIG_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_CPUSS_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00038000)
#define HWIO_GCC_CPUSS_AHB_CBCR_RMSK                                                                   0x81c0000e
#define HWIO_GCC_CPUSS_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CPUSS_AHB_CBCR_ADDR)
#define HWIO_GCC_CPUSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_AHB_CBCR_IN)
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_CPUSS_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_CPUSS_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_CPUSS_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_CPUSS_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_CPUSS_AHB_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_CPUSS_AHB_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_CPUSS_AHB_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_CPUSS_AHB_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_CPUSS_AHB_CBCR_HW_CTL_SHFT                                                                   0x1

#define HWIO_GCC_CPUSS_TRIG_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00038004)
#define HWIO_GCC_CPUSS_TRIG_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_CPUSS_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_CPUSS_TRIG_CBCR_ADDR)
#define HWIO_GCC_CPUSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_TRIG_CBCR_IN)
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_CPUSS_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_CPUSS_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_CPUSS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_CPUSS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_CPUSS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_CPUSS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_CPUSS_TRIG_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_CPUSS_TRIG_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_CPUSS_TRIG_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_CPUSS_TRIG_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_CPUSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_CPUSS_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00038008)
#define HWIO_GCC_CPUSS_AT_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_CPUSS_AT_CBCR_IN          \
        in_dword(HWIO_GCC_CPUSS_AT_CBCR_ADDR)
#define HWIO_GCC_CPUSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_AT_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_AT_CBCR_IN)
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CPUSS_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_CPUSS_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_CPUSS_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_CPUSS_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_CPUSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_CPUSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_CPUSS_AT_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_CPUSS_AT_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_CPUSS_AT_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_CPUSS_AT_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_CPUSS_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003800c)
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_RMSK                                                         0x81d0000f
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_IN          \
        in_dword(HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_ADDR)
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_ADDR, m)
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_ADDR,v)
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_ADDR,m,v,HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_IN)
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_CPUSS_CONFIG_NOC_SF_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00038174)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_RMSK                                                             0x81c0000f
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_IN          \
        in_dword(HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_QDSS_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_APSS_QDSS_TSCTR_CBCR_IN)
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_APSS_QDSS_TSCTR_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00038178)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_RMSK                                                               0x81c0000f
#define HWIO_GCC_APSS_QDSS_APB_CBCR_IN          \
        in_dword(HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR, m)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR,v)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_QDSS_APB_CBCR_ADDR,m,v,HWIO_GCC_APSS_QDSS_APB_CBCR_IN)
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_APSS_QDSS_APB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_APSS_QDSS_APB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_APSS_QDSS_APB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_APSS_QDSS_APB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_APSS_QDSS_APB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_APSS_QDSS_APB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_APSS_QDSS_APB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_APSS_QDSS_APB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_APSS_QDSS_APB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00039004)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_RMSK                                                      0x81c00005
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR, m)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR,v)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_ADDR,m,v,HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_IN)
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_IGNORE_ALL_ARES_BMSK                                       0x1000000
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_IGNORE_ALL_ARES_SHFT                                            0x18
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                     0x800000
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                         0x17
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_DIS_BMSK                                                0x400000
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_DIS_SHFT                                                    0x16
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_NOC_BUS_TIMEOUT_EXTREF_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_RBCPR_CX_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e004)
#define HWIO_GCC_RBCPR_CX_CBCR_RMSK                                                                    0x81c00005
#define HWIO_GCC_RBCPR_CX_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_CX_CBCR_ADDR)
#define HWIO_GCC_RBCPR_CX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_CBCR_IN)
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_RBCPR_CX_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_RBCPR_CX_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_RBCPR_CX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_RBCPR_CX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e008)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_RBCPR_MXC_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f004)
#define HWIO_GCC_RBCPR_MXC_CBCR_RMSK                                                                   0x81c00005
#define HWIO_GCC_RBCPR_MXC_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_MXC_CBCR_ADDR)
#define HWIO_GCC_RBCPR_MXC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MXC_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MXC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MXC_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MXC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MXC_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MXC_CBCR_IN)
#define HWIO_GCC_RBCPR_MXC_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_RBCPR_MXC_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_RBCPR_MXC_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_RBCPR_MXC_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_RBCPR_MXC_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_RBCPR_MXC_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_RBCPR_MXC_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_RBCPR_MXC_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_RBCPR_MXC_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_RBCPR_MXC_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_RBCPR_MXC_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_RBCPR_MXC_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f008)
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_MXC_AHB_CBCR_ADDR)
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MXC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MXC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MXC_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MXC_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_MXC_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_MXA_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d004)
#define HWIO_GCC_RBCPR_MXA_CBCR_RMSK                                                                   0x81c00005
#define HWIO_GCC_RBCPR_MXA_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_MXA_CBCR_ADDR)
#define HWIO_GCC_RBCPR_MXA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MXA_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MXA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MXA_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MXA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MXA_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MXA_CBCR_IN)
#define HWIO_GCC_RBCPR_MXA_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_RBCPR_MXA_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_RBCPR_MXA_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_RBCPR_MXA_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_RBCPR_MXA_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_RBCPR_MXA_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_RBCPR_MXA_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_RBCPR_MXA_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_RBCPR_MXA_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_RBCPR_MXA_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_RBCPR_MXA_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_RBCPR_MXA_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d008)
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_MXA_AHB_CBCR_ADDR)
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MXA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MXA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MXA_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MXA_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_MXA_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_NSP_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d028)
#define HWIO_GCC_RBCPR_NSP_CBCR_RMSK                                                                   0x81c00005
#define HWIO_GCC_RBCPR_NSP_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_NSP_CBCR_ADDR)
#define HWIO_GCC_RBCPR_NSP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_NSP_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_NSP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_NSP_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_NSP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_NSP_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_NSP_CBCR_IN)
#define HWIO_GCC_RBCPR_NSP_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_RBCPR_NSP_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_RBCPR_NSP_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_RBCPR_NSP_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_RBCPR_NSP_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_RBCPR_NSP_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_RBCPR_NSP_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_RBCPR_NSP_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_RBCPR_NSP_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_RBCPR_NSP_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_RBCPR_NSP_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_RBCPR_NSP_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d02c)
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_RMSK                                                               0x81d0000f
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_NSP_AHB_CBCR_ADDR)
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_NSP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_NSP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_NSP_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_NSP_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_NSP_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_DEBUG_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00052004)
#define HWIO_GCC_DEBUG_CBCR_RMSK                                                                       0x81c00005
#define HWIO_GCC_DEBUG_CBCR_IN          \
        in_dword(HWIO_GCC_DEBUG_CBCR_ADDR)
#define HWIO_GCC_DEBUG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEBUG_CBCR_ADDR, m)
#define HWIO_GCC_DEBUG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEBUG_CBCR_ADDR,v)
#define HWIO_GCC_DEBUG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEBUG_CBCR_ADDR,m,v,HWIO_GCC_DEBUG_CBCR_IN)
#define HWIO_GCC_DEBUG_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_DEBUG_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_DEBUG_CBCR_IGNORE_ALL_ARES_BMSK                                                        0x1000000
#define HWIO_GCC_DEBUG_CBCR_IGNORE_ALL_ARES_SHFT                                                             0x18
#define HWIO_GCC_DEBUG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                      0x800000
#define HWIO_GCC_DEBUG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                          0x17
#define HWIO_GCC_DEBUG_CBCR_CLK_DIS_BMSK                                                                 0x400000
#define HWIO_GCC_DEBUG_CBCR_CLK_DIS_SHFT                                                                     0x16
#define HWIO_GCC_DEBUG_CBCR_CLK_ARES_BMSK                                                                     0x4
#define HWIO_GCC_DEBUG_CBCR_CLK_ARES_SHFT                                                                     0x2
#define HWIO_GCC_DEBUG_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_DEBUG_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00052008)
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_RMSK                                                             0x81c00005
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_IN          \
        in_dword(HWIO_GCC_FRQ_MEASURE_REF_CBCR_ADDR)
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_FRQ_MEASURE_REF_CBCR_ADDR, m)
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_FRQ_MEASURE_REF_CBCR_ADDR,v)
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FRQ_MEASURE_REF_CBCR_ADDR,m,v,HWIO_GCC_FRQ_MEASURE_REF_CBCR_IN)
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_FRQ_MEASURE_REF_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_PLL_TEST_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00052014)
#define HWIO_GCC_PLL_TEST_CBCR_RMSK                                                                    0x81c00005
#define HWIO_GCC_PLL_TEST_CBCR_IN          \
        in_dword(HWIO_GCC_PLL_TEST_CBCR_ADDR)
#define HWIO_GCC_PLL_TEST_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PLL_TEST_CBCR_ADDR, m)
#define HWIO_GCC_PLL_TEST_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PLL_TEST_CBCR_ADDR,v)
#define HWIO_GCC_PLL_TEST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLL_TEST_CBCR_ADDR,m,v,HWIO_GCC_PLL_TEST_CBCR_IN)
#define HWIO_GCC_PLL_TEST_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PLL_TEST_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PLL_TEST_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_PLL_TEST_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_PLL_TEST_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_PLL_TEST_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_PLL_TEST_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_PLL_TEST_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_PLL_TEST_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_PLL_TEST_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_PLL_TEST_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PLL_TEST_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00054000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                         0x81c00005
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword(HWIO_GCC_GP1_CBCR_ADDR)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_GP1_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_GP1_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_GP1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_GP1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_GP1_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_GP1_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_GP1_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_GP1_CBCR_CLK_ARES_SHFT                                                                       0x2
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                                     0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                                     0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00055000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                         0x81c00005
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword(HWIO_GCC_GP2_CBCR_ADDR)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_GP2_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_GP2_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_GP2_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_GP2_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_GP2_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_GP2_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_GP2_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_GP2_CBCR_CLK_ARES_SHFT                                                                       0x2
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                                     0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                                     0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00056000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                         0x81c00005
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword(HWIO_GCC_GP3_CBCR_ADDR)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_GP3_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_GP3_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_GP3_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_GP3_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_GP3_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_GP3_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_GP3_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_GP3_CBCR_CLK_ARES_SHFT                                                                       0x2
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                                     0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                                     0x0

#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b018)
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_RMSK                                                               0x81d0000e
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_PCIE_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_PCIE_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_PCIE_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_PCIE_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_PCIE_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                0x1000000
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                     0x18
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                              0x800000
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                  0x17
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_CLK_DIS_BMSK                                                         0x400000
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_CLK_DIS_SHFT                                                             0x16
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                             0x100000
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                 0x14
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_SW_ONLY_EN_BMSK                                                           0x8
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_SW_ONLY_EN_SHFT                                                           0x3
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_QMIP_PCIE_AHB_CBCR_HW_CTL_SHFT                                                               0x1

#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b01c)
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_RMSK                                                          0x81d00004
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_ADDR)
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_PCIE_0_SLV_Q2A_AXI_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b020)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_RMSK                                                              0x81d0700e
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_SLV_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_PCIE_0_SLV_AXI_CBCR_HW_CTL_SHFT                                                              0x1

#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b02c)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_RMSK                                                             0x81f0700e
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                            0x200000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                0x15
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_PCIE_0_MSTR_AXI_CBCR_HW_CTL_SHFT                                                             0x1

#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b038)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_RMSK                                                              0x81d0000e
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_PCIE_0_CFG_AHB_CBCR_HW_CTL_SHFT                                                              0x1

#define HWIO_GCC_PCIE_0_AUX_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b03c)
#define HWIO_GCC_PCIE_0_AUX_CBCR_RMSK                                                                  0x81c07004
#define HWIO_GCC_PCIE_0_AUX_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_0_AUX_CBCR_ADDR)
#define HWIO_GCC_PCIE_0_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_AUX_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_AUX_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_AUX_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_AUX_CBCR_IN)
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_PCIE_0_AUX_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_PCIE_0_AUX_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_PCIE_0_AUX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_PCIE_0_AUX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_PCIE_0_AUX_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_PCIE_0_AUX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_PCIE_0_AUX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_PCIE_0_AUX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_PCIE_0_AUX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_PCIE_0_AUX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_PCIE_0_AUX_CBCR_CLK_ARES_SHFT                                                                0x2

#define HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b048)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_RMSK                                                                 0x81c07004
#define HWIO_GCC_PCIE_0_PIPE_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_PIPE_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_PIPE_CBCR_IN)
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_PCIE_0_PIPE_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_PCIE_0_PIPE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_PCIE_0_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_PCIE_0_PIPE_CBCR_CLK_ARES_SHFT                                                               0x2

#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b054)
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_RMSK                                                            0x81c00004
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_ADDR)
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_ADDR,m,v,HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_IN)
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_PCIE_0_PHY_RCHNG_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d018)
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_RMSK                                                          0x81d00004
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_ADDR)
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                           0x1000000
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                0x18
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                         0x800000
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                             0x17
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_CLK_DIS_BMSK                                                    0x400000
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_CLK_DIS_SHFT                                                        0x16
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                        0x100000
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                            0x14
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_PCIE_1_SLV_Q2A_AXI_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d01c)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_RMSK                                                              0x81d0700e
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_SLV_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_PCIE_1_SLV_AXI_CBCR_HW_CTL_SHFT                                                              0x1

#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d028)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_RMSK                                                             0x81f0700e
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IN)
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                            0x200000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                0x15
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_PCIE_1_MSTR_AXI_CBCR_HW_CTL_SHFT                                                             0x1

#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d034)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_RMSK                                                              0x81d0000e
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_PCIE_1_CFG_AHB_CBCR_HW_CTL_SHFT                                                              0x1

#define HWIO_GCC_PCIE_1_AUX_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d038)
#define HWIO_GCC_PCIE_1_AUX_CBCR_RMSK                                                                  0x81c07004
#define HWIO_GCC_PCIE_1_AUX_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_1_AUX_CBCR_ADDR)
#define HWIO_GCC_PCIE_1_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_AUX_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_AUX_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_AUX_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_AUX_CBCR_IN)
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_PCIE_1_AUX_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_PCIE_1_AUX_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_PCIE_1_AUX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_PCIE_1_AUX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_PCIE_1_AUX_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_PCIE_1_AUX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_PCIE_1_AUX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_PCIE_1_AUX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_PCIE_1_AUX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_PCIE_1_AUX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_PCIE_1_AUX_CBCR_CLK_ARES_SHFT                                                                0x2

#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d044)
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_RMSK                                                              0x81c07004
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_1_PHY_AUX_CBCR_ADDR)
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_PHY_AUX_CBCR_IN)
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PCIE_1_PHY_AUX_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d050)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_RMSK                                                                 0x81c07004
#define HWIO_GCC_PCIE_1_PIPE_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_PIPE_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_PIPE_CBCR_IN)
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_PCIE_1_PIPE_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_PCIE_1_PIPE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_PCIE_1_PIPE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_PCIE_1_PIPE_CBCR_CLK_ARES_SHFT                                                               0x2

#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d05c)
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_RMSK                                                            0x81c00004
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_IN          \
        in_dword(HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_ADDR)
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_ADDR, m)
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_ADDR,v)
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_ADDR,m,v,HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_IN)
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_PCIE_1_PHY_RCHNG_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00067018)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_RMSK                                                                 0x81c0700f
#define HWIO_GCC_UFS_PHY_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AXI_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_AXI_CBCR_IN)
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_UFS_PHY_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_UFS_PHY_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_UFS_PHY_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_UFS_PHY_AXI_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_UFS_PHY_AXI_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_UFS_PHY_AXI_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_UFS_PHY_AXI_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_UFS_PHY_AXI_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00067024)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_RMSK                                                                 0x81d0000f
#define HWIO_GCC_UFS_PHY_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AHB_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_AHB_CBCR_IN)
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_UFS_PHY_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_UFS_PHY_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_UFS_PHY_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_UFS_PHY_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_UFS_PHY_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_UFS_PHY_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_UFS_PHY_AHB_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_UFS_PHY_AHB_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_UFS_PHY_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_UFS_PHY_AHB_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_UFS_PHY_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00067028)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_RMSK                                                         0x81c00005
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_UFS_PHY_TX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0006702c)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_RMSK                                                         0x81c00005
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00067068)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_RMSK                                                         0x81c0700f
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_IN)
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_UFS_PHY_UNIPRO_CORE_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00067074)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_RMSK                                                            0x81c0700f
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_IN)
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_UFS_PHY_ICE_CORE_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000670b0)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_RMSK                                                             0x81c0000f
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_IN)
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_UFS_PHY_PHY_AUX_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x000670cc)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_RMSK                                                         0x81c00005
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_ADDR)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_IN)
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_UFS_PHY_RX_SYMBOL_1_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_UFS_AT_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000670d0)
#define HWIO_GCC_UFS_AT_CBCR_RMSK                                                                      0x81d0000f
#define HWIO_GCC_UFS_AT_CBCR_IN          \
        in_dword(HWIO_GCC_UFS_AT_CBCR_ADDR)
#define HWIO_GCC_UFS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AT_CBCR_ADDR, m)
#define HWIO_GCC_UFS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AT_CBCR_ADDR,v)
#define HWIO_GCC_UFS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AT_CBCR_ADDR,m,v,HWIO_GCC_UFS_AT_CBCR_IN)
#define HWIO_GCC_UFS_AT_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_UFS_AT_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_UFS_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_UFS_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_UFS_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_UFS_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_UFS_AT_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_UFS_AT_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_UFS_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                    0x100000
#define HWIO_GCC_UFS_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                        0x14
#define HWIO_GCC_UFS_AT_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_UFS_AT_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_UFS_AT_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_UFS_AT_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_UFS_AT_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_UFS_AT_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_UFS_AT_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_UFS_AT_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_VDDMXC_VS_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a004)
#define HWIO_GCC_VDDMXC_VS_CBCR_RMSK                                                                   0x81c0000f
#define HWIO_GCC_VDDMXC_VS_CBCR_IN          \
        in_dword(HWIO_GCC_VDDMXC_VS_CBCR_ADDR)
#define HWIO_GCC_VDDMXC_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMXC_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDMXC_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMXC_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDMXC_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMXC_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDMXC_VS_CBCR_IN)
#define HWIO_GCC_VDDMXC_VS_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_VDDMXC_VS_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_VDDMXC_VS_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_VDDMXC_VS_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_VDDMXC_VS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_VDDMXC_VS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_VDDMXC_VS_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_VDDMXC_VS_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_VDDMXC_VS_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_VDDMXC_VS_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_VDDMXC_VS_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_VDDMXC_VS_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_VDDMXC_VS_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_VDDMXC_VS_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_VDDMXC_VS_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_VDDMXC_VS_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_VDDCX_VS_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a008)
#define HWIO_GCC_VDDCX_VS_CBCR_RMSK                                                                    0x81c0000f
#define HWIO_GCC_VDDCX_VS_CBCR_IN          \
        in_dword(HWIO_GCC_VDDCX_VS_CBCR_ADDR)
#define HWIO_GCC_VDDCX_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDCX_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDCX_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDCX_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDCX_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDCX_VS_CBCR_IN)
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_VDDCX_VS_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_VDDCX_VS_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_VDDCX_VS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_VDDCX_VS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_VDDCX_VS_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_VDDCX_VS_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_VDDCX_VS_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_VDDCX_VS_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_VDDMX_VS_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a00c)
#define HWIO_GCC_VDDMX_VS_CBCR_RMSK                                                                    0x81c0000f
#define HWIO_GCC_VDDMX_VS_CBCR_IN          \
        in_dword(HWIO_GCC_VDDMX_VS_CBCR_ADDR)
#define HWIO_GCC_VDDMX_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDMX_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMX_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDMX_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMX_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDMX_VS_CBCR_IN)
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_VDDMX_VS_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_VDDMX_VS_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_VDDMX_VS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_VDDMX_VS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_VDDMX_VS_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_VDDMX_VS_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_VDDMX_VS_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_VDDMX_VS_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_VDDA_VS_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a010)
#define HWIO_GCC_VDDA_VS_CBCR_RMSK                                                                     0x81c0000f
#define HWIO_GCC_VDDA_VS_CBCR_IN          \
        in_dword(HWIO_GCC_VDDA_VS_CBCR_ADDR)
#define HWIO_GCC_VDDA_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDA_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDA_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDA_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDA_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDA_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDA_VS_CBCR_IN)
#define HWIO_GCC_VDDA_VS_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_VDDA_VS_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_VDDA_VS_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_VDDA_VS_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_VDDA_VS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_VDDA_VS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_VDDA_VS_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_VDDA_VS_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_VDDA_VS_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_VDDA_VS_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_VDDA_VS_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_VDDA_VS_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_VS_CTRL_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a014)
#define HWIO_GCC_VS_CTRL_CBCR_RMSK                                                                     0x81c0000f
#define HWIO_GCC_VS_CTRL_CBCR_IN          \
        in_dword(HWIO_GCC_VS_CTRL_CBCR_ADDR)
#define HWIO_GCC_VS_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_VS_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_VS_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_CBCR_ADDR,m,v,HWIO_GCC_VS_CTRL_CBCR_IN)
#define HWIO_GCC_VS_CTRL_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_VS_CTRL_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_VS_CTRL_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_VS_CTRL_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_VS_CTRL_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_VS_CTRL_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_VS_CTRL_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_VS_CTRL_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_VS_CTRL_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_VS_CTRL_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_VS_CTRL_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_VS_CTRL_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a018)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_RMSK                                                                 0x81d0000f
#define HWIO_GCC_VS_CTRL_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_VS_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_VS_CTRL_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_VS_CTRL_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_VS_CTRL_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_VS_CTRL_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_VS_CTRL_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_VS_CTRL_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_VS_CTRL_AHB_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_VS_CTRL_AHB_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_VS_CTRL_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_VS_CTRL_AHB_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_VS_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_MSS_VS_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a04c)
#define HWIO_GCC_MSS_VS_CBCR_RMSK                                                                      0x81c0000f
#define HWIO_GCC_MSS_VS_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_VS_CBCR_ADDR)
#define HWIO_GCC_MSS_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_CBCR_ADDR, m)
#define HWIO_GCC_MSS_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_CBCR_ADDR,v)
#define HWIO_GCC_MSS_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_CBCR_ADDR,m,v,HWIO_GCC_MSS_VS_CBCR_IN)
#define HWIO_GCC_MSS_VS_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_MSS_VS_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_MSS_VS_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_MSS_VS_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_MSS_VS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_MSS_VS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_MSS_VS_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_MSS_VS_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_MSS_VS_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_MSS_VS_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_MSS_VS_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_MSS_VS_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_MSS_VS_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_MSS_VS_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_MSS_VS_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_MSS_VS_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_GPU_VS_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a050)
#define HWIO_GCC_GPU_VS_CBCR_RMSK                                                                      0x81c0000f
#define HWIO_GCC_GPU_VS_CBCR_IN          \
        in_dword(HWIO_GCC_GPU_VS_CBCR_ADDR)
#define HWIO_GCC_GPU_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_VS_CBCR_ADDR, m)
#define HWIO_GCC_GPU_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_VS_CBCR_ADDR,v)
#define HWIO_GCC_GPU_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_VS_CBCR_ADDR,m,v,HWIO_GCC_GPU_VS_CBCR_IN)
#define HWIO_GCC_GPU_VS_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_GPU_VS_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_GPU_VS_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_GPU_VS_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_GPU_VS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_GPU_VS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_GPU_VS_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_GPU_VS_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_GPU_VS_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_GPU_VS_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_GPU_VS_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_GPU_VS_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_GPU_VS_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_GPU_VS_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_GPU_VS_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_GPU_VS_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_APC_VS_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a054)
#define HWIO_GCC_APC_VS_CBCR_RMSK                                                                      0x81c0000f
#define HWIO_GCC_APC_VS_CBCR_IN          \
        in_dword(HWIO_GCC_APC_VS_CBCR_ADDR)
#define HWIO_GCC_APC_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC_VS_CBCR_ADDR, m)
#define HWIO_GCC_APC_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APC_VS_CBCR_ADDR,v)
#define HWIO_GCC_APC_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC_VS_CBCR_ADDR,m,v,HWIO_GCC_APC_VS_CBCR_IN)
#define HWIO_GCC_APC_VS_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_APC_VS_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_APC_VS_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_APC_VS_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_APC_VS_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_APC_VS_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_APC_VS_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_APC_VS_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_APC_VS_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_APC_VS_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_APC_VS_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_APC_VS_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_APC_VS_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_APC_VS_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_APC_VS_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_APC_VS_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_MDSS_VS_0_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a058)
#define HWIO_GCC_MDSS_VS_0_CBCR_RMSK                                                                   0x81c0000f
#define HWIO_GCC_MDSS_VS_0_CBCR_IN          \
        in_dword(HWIO_GCC_MDSS_VS_0_CBCR_ADDR)
#define HWIO_GCC_MDSS_VS_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_VS_0_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_VS_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_VS_0_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_VS_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_VS_0_CBCR_ADDR,m,v,HWIO_GCC_MDSS_VS_0_CBCR_IN)
#define HWIO_GCC_MDSS_VS_0_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_MDSS_VS_0_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_MDSS_VS_0_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_MDSS_VS_0_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_MDSS_VS_0_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_MDSS_VS_0_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_MDSS_VS_0_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_MDSS_VS_0_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_MDSS_VS_0_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_MDSS_VS_0_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_MDSS_VS_0_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_MDSS_VS_0_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_MDSS_VS_0_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_MDSS_VS_0_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_MDSS_VS_0_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_MDSS_VS_0_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_MDSS_VS_1_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a05c)
#define HWIO_GCC_MDSS_VS_1_CBCR_RMSK                                                                   0x81c0000f
#define HWIO_GCC_MDSS_VS_1_CBCR_IN          \
        in_dword(HWIO_GCC_MDSS_VS_1_CBCR_ADDR)
#define HWIO_GCC_MDSS_VS_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_VS_1_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_VS_1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_VS_1_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_VS_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_VS_1_CBCR_ADDR,m,v,HWIO_GCC_MDSS_VS_1_CBCR_IN)
#define HWIO_GCC_MDSS_VS_1_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_MDSS_VS_1_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_MDSS_VS_1_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_MDSS_VS_1_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_MDSS_VS_1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_MDSS_VS_1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_MDSS_VS_1_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_MDSS_VS_1_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_MDSS_VS_1_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_MDSS_VS_1_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_MDSS_VS_1_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_MDSS_VS_1_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_MDSS_VS_1_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_MDSS_VS_1_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_MDSS_VS_1_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_MDSS_VS_1_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_DCC_AHB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00074004)
#define HWIO_GCC_DCC_AHB_CBCR_RMSK                                                                     0x81d0700f
#define HWIO_GCC_DCC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_DCC_AHB_CBCR_ADDR)
#define HWIO_GCC_DCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_DCC_AHB_CBCR_IN)
#define HWIO_GCC_DCC_AHB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_DCC_AHB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_DCC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_DCC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_DCC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_DCC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_DCC_AHB_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_DCC_AHB_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_DCC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_DCC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                       0x4000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                          0xe
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                     0x2000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                        0xd
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                    0x1000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                       0xc
#define HWIO_GCC_DCC_AHB_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_DCC_AHB_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_DCC_AHB_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_DCC_AHB_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_IPA_2X_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00079018)
#define HWIO_GCC_IPA_2X_CBCR_RMSK                                                                      0x81d07005
#define HWIO_GCC_IPA_2X_CBCR_IN          \
        in_dword(HWIO_GCC_IPA_2X_CBCR_ADDR)
#define HWIO_GCC_IPA_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_2X_CBCR_ADDR, m)
#define HWIO_GCC_IPA_2X_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_2X_CBCR_ADDR,v)
#define HWIO_GCC_IPA_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_2X_CBCR_ADDR,m,v,HWIO_GCC_IPA_2X_CBCR_IN)
#define HWIO_GCC_IPA_2X_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_IPA_2X_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_IPA_2X_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_IPA_2X_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_IPA_2X_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_IPA_2X_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_IPA_2X_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_IPA_2X_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_IPA_2X_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                    0x100000
#define HWIO_GCC_IPA_2X_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                        0x14
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_CORE_ON_BMSK                                                        0x4000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_CORE_ON_SHFT                                                           0xe
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                      0x2000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                         0xd
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                     0x1000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                        0xc
#define HWIO_GCC_IPA_2X_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_IPA_2X_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_IPA_2X_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_IPA_2X_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_IPA_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00079024)
#define HWIO_GCC_IPA_CBCR_RMSK                                                                         0x81d07005
#define HWIO_GCC_IPA_CBCR_IN          \
        in_dword(HWIO_GCC_IPA_CBCR_ADDR)
#define HWIO_GCC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_CBCR_ADDR,m,v,HWIO_GCC_IPA_CBCR_IN)
#define HWIO_GCC_IPA_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_IPA_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_IPA_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_IPA_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_IPA_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_IPA_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_IPA_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_IPA_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_IPA_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                       0x100000
#define HWIO_GCC_IPA_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                           0x14
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_BMSK                                                           0x4000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_SHFT                                                              0xe
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                         0x2000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                            0xd
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                        0x1000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                           0xc
#define HWIO_GCC_IPA_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_IPA_CBCR_CLK_ARES_SHFT                                                                       0x2
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_BMSK                                                                     0x1
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_SHFT                                                                     0x0

#define HWIO_GCC_IPA_AHB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00079030)
#define HWIO_GCC_IPA_AHB_CBCR_RMSK                                                                     0x81d0000f
#define HWIO_GCC_IPA_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_IPA_AHB_CBCR_ADDR)
#define HWIO_GCC_IPA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IPA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IPA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_AHB_CBCR_ADDR,m,v,HWIO_GCC_IPA_AHB_CBCR_IN)
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_IPA_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_IPA_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_IPA_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_IPA_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_IPA_AHB_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_IPA_AHB_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_IPA_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_IPA_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_IPA_AHB_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_IPA_AHB_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_IPA_AHB_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_IPA_AHB_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_IPA_XO_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00079034)
#define HWIO_GCC_IPA_XO_CBCR_RMSK                                                                      0x81c00005
#define HWIO_GCC_IPA_XO_CBCR_IN          \
        in_dword(HWIO_GCC_IPA_XO_CBCR_ADDR)
#define HWIO_GCC_IPA_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_XO_CBCR_ADDR, m)
#define HWIO_GCC_IPA_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_XO_CBCR_ADDR,v)
#define HWIO_GCC_IPA_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_XO_CBCR_ADDR,m,v,HWIO_GCC_IPA_XO_CBCR_IN)
#define HWIO_GCC_IPA_XO_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_IPA_XO_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_IPA_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_IPA_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_IPA_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_IPA_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_IPA_XO_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_IPA_XO_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_IPA_XO_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_IPA_XO_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_IPA_XO_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_IPA_XO_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_IPA_APB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00079038)
#define HWIO_GCC_IPA_APB_CBCR_RMSK                                                                     0x81c0000f
#define HWIO_GCC_IPA_APB_CBCR_IN          \
        in_dword(HWIO_GCC_IPA_APB_CBCR_ADDR)
#define HWIO_GCC_IPA_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_APB_CBCR_ADDR, m)
#define HWIO_GCC_IPA_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_APB_CBCR_ADDR,v)
#define HWIO_GCC_IPA_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_APB_CBCR_ADDR,m,v,HWIO_GCC_IPA_APB_CBCR_IN)
#define HWIO_GCC_IPA_APB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_IPA_APB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_IPA_APB_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_IPA_APB_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_IPA_APB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_IPA_APB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_IPA_APB_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_IPA_APB_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_IPA_APB_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_IPA_APB_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_IPA_APB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_IPA_APB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_IPA_APB_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_IPA_APB_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_IPA_APB_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_IPA_APB_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_IPA_AT_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007903c)
#define HWIO_GCC_IPA_AT_CBCR_RMSK                                                                      0x81d0000f
#define HWIO_GCC_IPA_AT_CBCR_IN          \
        in_dword(HWIO_GCC_IPA_AT_CBCR_ADDR)
#define HWIO_GCC_IPA_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_AT_CBCR_ADDR, m)
#define HWIO_GCC_IPA_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_AT_CBCR_ADDR,v)
#define HWIO_GCC_IPA_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_AT_CBCR_ADDR,m,v,HWIO_GCC_IPA_AT_CBCR_IN)
#define HWIO_GCC_IPA_AT_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_IPA_AT_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_IPA_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_IPA_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_IPA_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_IPA_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_IPA_AT_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_IPA_AT_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_IPA_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                    0x100000
#define HWIO_GCC_IPA_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                        0x14
#define HWIO_GCC_IPA_AT_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_IPA_AT_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_IPA_AT_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_IPA_AT_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_IPA_AT_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_IPA_AT_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_IPA_AT_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_IPA_AT_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                                 0x81d0000f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_MSS_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_MSS_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MSS_CFG_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_MSS_CFG_AHB_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a004)
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_RMSK                                                    0x81d0000f
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                     0x1000000
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                          0x18
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                   0x800000
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                       0x17
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_CLK_DIS_BMSK                                              0x400000
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_CLK_DIS_SHFT                                                  0x16
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                  0x100000
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                      0x14
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                0x8
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                0x3
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_QMIP_MSS_OFFLINE_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a008)
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_RMSK                                                         0x81d0000f
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                          0x1000000
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                               0x18
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                        0x800000
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                            0x17
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_CLK_DIS_BMSK                                                   0x400000
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_CLK_DIS_SHFT                                                       0x16
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                       0x100000
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                           0x14
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                     0x8
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                     0x3
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QMIP_MSS_Q6_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a00c)
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_RMSK                                                             0x81f0000f
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_OFFLINE_AXI_CBCR_ADDR)
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_OFFLINE_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_OFFLINE_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_OFFLINE_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IN)
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                              0x1000000
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                   0x18
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                            0x800000
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                0x17
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_CLK_DIS_BMSK                                                       0x400000
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_CLK_DIS_SHFT                                                           0x16
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                            0x200000
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                                0x15
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                           0x100000
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                               0x14
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_SW_ONLY_EN_BMSK                                                         0x8
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_SW_ONLY_EN_SHFT                                                         0x3
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MSS_OFFLINE_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MSS_AXIS2_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d000)
#define HWIO_GCC_MSS_AXIS2_CBCR_RMSK                                                                   0x81d00005
#define HWIO_GCC_MSS_AXIS2_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_AXIS2_CBCR_ADDR)
#define HWIO_GCC_MSS_AXIS2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_AXIS2_CBCR_ADDR, m)
#define HWIO_GCC_MSS_AXIS2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_AXIS2_CBCR_ADDR,v)
#define HWIO_GCC_MSS_AXIS2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_AXIS2_CBCR_ADDR,m,v,HWIO_GCC_MSS_AXIS2_CBCR_IN)
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_MSS_AXIS2_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_MSS_AXIS2_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_MSS_AXIS2_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_MSS_AXIS2_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_MSS_AXIS2_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                 0x100000
#define HWIO_GCC_MSS_AXIS2_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                     0x14
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_MSS_AXIS2_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_MSS_TRIG_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a010)
#define HWIO_GCC_MSS_TRIG_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_MSS_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_TRIG_CBCR_ADDR)
#define HWIO_GCC_MSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_MSS_TRIG_CBCR_IN)
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_MSS_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_MSS_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_MSS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_MSS_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_MSS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_MSS_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_MSS_TRIG_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_MSS_TRIG_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_MSS_TRIG_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_MSS_TRIG_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_MSS_AT_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a014)
#define HWIO_GCC_MSS_AT_CBCR_RMSK                                                                      0x81d0000f
#define HWIO_GCC_MSS_AT_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_AT_CBCR_ADDR)
#define HWIO_GCC_MSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_MSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_MSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_AT_CBCR_ADDR,m,v,HWIO_GCC_MSS_AT_CBCR_IN)
#define HWIO_GCC_MSS_AT_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_MSS_AT_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_MSS_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_MSS_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_MSS_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_MSS_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_MSS_AT_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_MSS_AT_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_MSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                    0x100000
#define HWIO_GCC_MSS_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                        0x14
#define HWIO_GCC_MSS_AT_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_MSS_AT_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_MSS_AT_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_MSS_AT_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_MSS_AT_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_MSS_AT_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_MSS_AT_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_MSS_AT_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a018)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_SNOC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a01c)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_RMSK                                                           0x81f0000f
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                            0x1000000
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                 0x18
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                          0x800000
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                              0x17
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_DIS_BMSK                                                     0x400000
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_DIS_SHFT                                                         0x16
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IGNORE_PMU_CLK_DIS_BMSK                                          0x200000
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IGNORE_PMU_CLK_DIS_SHFT                                              0x15
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                         0x100000
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                             0x14
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_SW_ONLY_EN_BMSK                                                       0x8
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_SW_ONLY_EN_SHFT                                                       0x3
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MSS_Q6_MEMNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_GLM_AHB_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b004)
#define HWIO_GCC_GLM_AHB_CBCR_RMSK                                                                     0x81d00005
#define HWIO_GCC_GLM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_GLM_AHB_CBCR_ADDR)
#define HWIO_GCC_GLM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GLM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GLM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_AHB_CBCR_ADDR,m,v,HWIO_GCC_GLM_AHB_CBCR_IN)
#define HWIO_GCC_GLM_AHB_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_GLM_AHB_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_GLM_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_GLM_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_GLM_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_GLM_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_GLM_AHB_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_GLM_AHB_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_GLM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_GLM_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_GLM_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b008)
#define HWIO_GCC_GLM_CBCR_RMSK                                                                         0x81c0000f
#define HWIO_GCC_GLM_CBCR_IN          \
        in_dword(HWIO_GCC_GLM_CBCR_ADDR)
#define HWIO_GCC_GLM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_CBCR_ADDR, m)
#define HWIO_GCC_GLM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_CBCR_ADDR,v)
#define HWIO_GCC_GLM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_CBCR_ADDR,m,v,HWIO_GCC_GLM_CBCR_IN)
#define HWIO_GCC_GLM_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_GLM_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_GLM_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_GLM_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_GLM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_GLM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_GLM_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_GLM_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_GLM_CBCR_SW_ONLY_EN_BMSK                                                                     0x8
#define HWIO_GCC_GLM_CBCR_SW_ONLY_EN_SHFT                                                                     0x3
#define HWIO_GCC_GLM_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_GLM_CBCR_CLK_ARES_SHFT                                                                       0x2
#define HWIO_GCC_GLM_CBCR_HW_CTL_BMSK                                                                         0x2
#define HWIO_GCC_GLM_CBCR_HW_CTL_SHFT                                                                         0x1
#define HWIO_GCC_GLM_CBCR_CLK_ENABLE_BMSK                                                                     0x1
#define HWIO_GCC_GLM_CBCR_CLK_ENABLE_SHFT                                                                     0x0

#define HWIO_GCC_GLM_XO_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b00c)
#define HWIO_GCC_GLM_XO_CBCR_RMSK                                                                      0x81c00005
#define HWIO_GCC_GLM_XO_CBCR_IN          \
        in_dword(HWIO_GCC_GLM_XO_CBCR_ADDR)
#define HWIO_GCC_GLM_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_XO_CBCR_ADDR, m)
#define HWIO_GCC_GLM_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_XO_CBCR_ADDR,v)
#define HWIO_GCC_GLM_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_XO_CBCR_ADDR,m,v,HWIO_GCC_GLM_XO_CBCR_IN)
#define HWIO_GCC_GLM_XO_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_GLM_XO_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_GLM_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_GLM_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_GLM_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_GLM_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_GLM_XO_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_GLM_XO_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_GLM_XO_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_GLM_XO_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_GLM_XO_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_GLM_XO_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00061004)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_RMSK                                                                 0x81d0000f
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_GPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                  0x1000000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                       0x18
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                0x800000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                    0x17
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_DIS_BMSK                                                           0x400000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_DIS_SHFT                                                               0x16
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                               0x100000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                   0x14
#define HWIO_GCC_GPU_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                             0x8
#define HWIO_GCC_GPU_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                             0x3
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_GPU_CFG_AHB_CBCR_HW_CTL_BMSK                                                                 0x2
#define HWIO_GCC_GPU_CFG_AHB_CBCR_HW_CTL_SHFT                                                                 0x1
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_QMIP_GPU_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00061008)
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_RMSK                                                                0x81d0000f
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QMIP_GPU_AHB_CBCR_ADDR)
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QMIP_GPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QMIP_GPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QMIP_GPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_QMIP_GPU_AHB_CBCR_IN)
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                 0x1000000
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                      0x18
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                               0x800000
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                   0x17
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_CLK_DIS_BMSK                                                          0x400000
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_CLK_DIS_SHFT                                                              0x16
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                              0x100000
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                  0x14
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_SW_ONLY_EN_BMSK                                                            0x8
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_SW_ONLY_EN_SHFT                                                            0x3
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QMIP_GPU_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GPU_AT_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0006100c)
#define HWIO_GCC_GPU_AT_CBCR_RMSK                                                                      0x81d0000f
#define HWIO_GCC_GPU_AT_CBCR_IN          \
        in_dword(HWIO_GCC_GPU_AT_CBCR_ADDR)
#define HWIO_GCC_GPU_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_AT_CBCR_ADDR, m)
#define HWIO_GCC_GPU_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_AT_CBCR_ADDR,v)
#define HWIO_GCC_GPU_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_AT_CBCR_ADDR,m,v,HWIO_GCC_GPU_AT_CBCR_IN)
#define HWIO_GCC_GPU_AT_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_GPU_AT_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_GPU_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_GPU_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_GPU_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_GPU_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_GPU_AT_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_GPU_AT_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_GPU_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                    0x100000
#define HWIO_GCC_GPU_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                        0x14
#define HWIO_GCC_GPU_AT_CBCR_SW_ONLY_EN_BMSK                                                                  0x8
#define HWIO_GCC_GPU_AT_CBCR_SW_ONLY_EN_SHFT                                                                  0x3
#define HWIO_GCC_GPU_AT_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_GPU_AT_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_GPU_AT_CBCR_HW_CTL_BMSK                                                                      0x2
#define HWIO_GCC_GPU_AT_CBCR_HW_CTL_SHFT                                                                      0x1
#define HWIO_GCC_GPU_AT_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_GPU_AT_CBCR_CLK_ENABLE_SHFT                                                                  0x0

#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00061010)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_RMSK                                                              0x81d0000f
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IN          \
        in_dword(HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_MEMNOC_GFX_CBCR_ADDR,m,v,HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IN)
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_GPU_MEMNOC_GFX_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_GPU_TRIG_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00061014)
#define HWIO_GCC_GPU_TRIG_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_GPU_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_GPU_TRIG_CBCR_ADDR)
#define HWIO_GCC_GPU_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_GPU_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_GPU_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_TRIG_CBCR_ADDR,m,v,HWIO_GCC_GPU_TRIG_CBCR_IN)
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GPU_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_GPU_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_GPU_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_GPU_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_GPU_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_GPU_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_GPU_TRIG_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_GPU_TRIG_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GPU_TRIG_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_GPU_TRIG_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00061018)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_RMSK                                                            0x81d00005
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IN          \
        in_dword(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR, m)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR,v)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR,m,v,HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IN)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00062000)
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_RMSK                                                            0x81d0000f
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_ADDR)
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_IN)
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                             0x1000000
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                  0x18
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                           0x800000
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                               0x17
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_CLK_DIS_BMSK                                                      0x400000
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_CLK_DIS_SHFT                                                          0x16
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                          0x100000
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                              0x14
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_SW_ONLY_EN_BMSK                                                        0x8
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_SW_ONLY_EN_SHFT                                                        0x3
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SP_SNOC_ANOC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SP_SCR_NIU_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00062004)
#define HWIO_GCC_SP_SCR_NIU_CBCR_RMSK                                                                  0x81d00005
#define HWIO_GCC_SP_SCR_NIU_CBCR_IN          \
        in_dword(HWIO_GCC_SP_SCR_NIU_CBCR_ADDR)
#define HWIO_GCC_SP_SCR_NIU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SP_SCR_NIU_CBCR_ADDR, m)
#define HWIO_GCC_SP_SCR_NIU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SP_SCR_NIU_CBCR_ADDR,v)
#define HWIO_GCC_SP_SCR_NIU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SP_SCR_NIU_CBCR_ADDR,m,v,HWIO_GCC_SP_SCR_NIU_CBCR_IN)
#define HWIO_GCC_SP_SCR_NIU_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SP_SCR_NIU_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SP_SCR_NIU_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_SP_SCR_NIU_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_SP_SCR_NIU_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_SP_SCR_NIU_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_SP_SCR_NIU_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_SP_SCR_NIU_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_SP_SCR_NIU_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_SP_SCR_NIU_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_SP_SCR_NIU_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_SP_SCR_NIU_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_SP_SCR_NIU_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SP_SCR_NIU_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SP_CFG_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00062008)
#define HWIO_GCC_SP_CFG_AHB_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_SP_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SP_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_SP_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SP_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SP_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SP_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SP_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SP_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SP_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SP_CFG_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_SP_CFG_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_SP_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_SP_CFG_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_SP_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_SP_CFG_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_SP_CFG_AHB_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_SP_CFG_AHB_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_SP_CFG_AHB_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_SP_CFG_AHB_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SP_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SP_SCSR_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0006200c)
#define HWIO_GCC_SP_SCSR_CBCR_RMSK                                                                     0x81d00005
#define HWIO_GCC_SP_SCSR_CBCR_IN          \
        in_dword(HWIO_GCC_SP_SCSR_CBCR_ADDR)
#define HWIO_GCC_SP_SCSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SP_SCSR_CBCR_ADDR, m)
#define HWIO_GCC_SP_SCSR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SP_SCSR_CBCR_ADDR,v)
#define HWIO_GCC_SP_SCSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SP_SCSR_CBCR_ADDR,m,v,HWIO_GCC_SP_SCSR_CBCR_IN)
#define HWIO_GCC_SP_SCSR_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_SP_SCSR_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_SP_SCSR_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_SP_SCSR_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_SP_SCSR_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_SP_SCSR_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_SP_SCSR_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_SP_SCSR_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_SP_SCSR_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_SP_SCSR_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_SP_SCSR_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_SP_SCSR_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_SP_SCSR_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_SP_SCSR_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_SP_GPKT_XO_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00062010)
#define HWIO_GCC_SP_GPKT_XO_CBCR_RMSK                                                                  0x81c00005
#define HWIO_GCC_SP_GPKT_XO_CBCR_IN          \
        in_dword(HWIO_GCC_SP_GPKT_XO_CBCR_ADDR)
#define HWIO_GCC_SP_GPKT_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SP_GPKT_XO_CBCR_ADDR, m)
#define HWIO_GCC_SP_GPKT_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SP_GPKT_XO_CBCR_ADDR,v)
#define HWIO_GCC_SP_GPKT_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SP_GPKT_XO_CBCR_ADDR,m,v,HWIO_GCC_SP_GPKT_XO_CBCR_IN)
#define HWIO_GCC_SP_GPKT_XO_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SP_GPKT_XO_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SP_GPKT_XO_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_SP_GPKT_XO_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_SP_GPKT_XO_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_SP_GPKT_XO_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_SP_GPKT_XO_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_SP_GPKT_XO_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_SP_GPKT_XO_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_SP_GPKT_XO_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_SP_GPKT_XO_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SP_GPKT_XO_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_SP_TRIG_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00062014)
#define HWIO_GCC_SP_TRIG_CBCR_RMSK                                                                     0x81d0000f
#define HWIO_GCC_SP_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_SP_TRIG_CBCR_ADDR)
#define HWIO_GCC_SP_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SP_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_SP_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SP_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_SP_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SP_TRIG_CBCR_ADDR,m,v,HWIO_GCC_SP_TRIG_CBCR_IN)
#define HWIO_GCC_SP_TRIG_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_SP_TRIG_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_SP_TRIG_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_SP_TRIG_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_SP_TRIG_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_SP_TRIG_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_SP_TRIG_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_SP_TRIG_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_SP_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_SP_TRIG_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_SP_TRIG_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_SP_TRIG_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_SP_TRIG_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_SP_TRIG_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_SP_TRIG_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_SP_TRIG_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_SP_TRIG_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_SP_TRIG_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_SP_AT_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00062018)
#define HWIO_GCC_SP_AT_CBCR_RMSK                                                                       0x81d0000f
#define HWIO_GCC_SP_AT_CBCR_IN          \
        in_dword(HWIO_GCC_SP_AT_CBCR_ADDR)
#define HWIO_GCC_SP_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SP_AT_CBCR_ADDR, m)
#define HWIO_GCC_SP_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SP_AT_CBCR_ADDR,v)
#define HWIO_GCC_SP_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SP_AT_CBCR_ADDR,m,v,HWIO_GCC_SP_AT_CBCR_IN)
#define HWIO_GCC_SP_AT_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_SP_AT_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_SP_AT_CBCR_IGNORE_ALL_ARES_BMSK                                                        0x1000000
#define HWIO_GCC_SP_AT_CBCR_IGNORE_ALL_ARES_SHFT                                                             0x18
#define HWIO_GCC_SP_AT_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                      0x800000
#define HWIO_GCC_SP_AT_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                          0x17
#define HWIO_GCC_SP_AT_CBCR_CLK_DIS_BMSK                                                                 0x400000
#define HWIO_GCC_SP_AT_CBCR_CLK_DIS_SHFT                                                                     0x16
#define HWIO_GCC_SP_AT_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                     0x100000
#define HWIO_GCC_SP_AT_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                         0x14
#define HWIO_GCC_SP_AT_CBCR_SW_ONLY_EN_BMSK                                                                   0x8
#define HWIO_GCC_SP_AT_CBCR_SW_ONLY_EN_SHFT                                                                   0x3
#define HWIO_GCC_SP_AT_CBCR_CLK_ARES_BMSK                                                                     0x4
#define HWIO_GCC_SP_AT_CBCR_CLK_ARES_SHFT                                                                     0x2
#define HWIO_GCC_SP_AT_CBCR_HW_CTL_BMSK                                                                       0x2
#define HWIO_GCC_SP_AT_CBCR_HW_CTL_SHFT                                                                       0x1
#define HWIO_GCC_SP_AT_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_SP_AT_CBCR_CLK_ENABLE_SHFT                                                                   0x0

#define HWIO_GCC_NAV_AXI_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_NAV_AXI_CBCR_RMSK                                                                     0x81d0000f
#define HWIO_GCC_NAV_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_NAV_AXI_CBCR_ADDR)
#define HWIO_GCC_NAV_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NAV_AXI_CBCR_ADDR, m)
#define HWIO_GCC_NAV_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NAV_AXI_CBCR_ADDR,v)
#define HWIO_GCC_NAV_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NAV_AXI_CBCR_ADDR,m,v,HWIO_GCC_NAV_AXI_CBCR_IN)
#define HWIO_GCC_NAV_AXI_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_NAV_AXI_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_NAV_AXI_CBCR_IGNORE_ALL_ARES_BMSK                                                      0x1000000
#define HWIO_GCC_NAV_AXI_CBCR_IGNORE_ALL_ARES_SHFT                                                           0x18
#define HWIO_GCC_NAV_AXI_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                    0x800000
#define HWIO_GCC_NAV_AXI_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                        0x17
#define HWIO_GCC_NAV_AXI_CBCR_CLK_DIS_BMSK                                                               0x400000
#define HWIO_GCC_NAV_AXI_CBCR_CLK_DIS_SHFT                                                                   0x16
#define HWIO_GCC_NAV_AXI_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                   0x100000
#define HWIO_GCC_NAV_AXI_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                       0x14
#define HWIO_GCC_NAV_AXI_CBCR_SW_ONLY_EN_BMSK                                                                 0x8
#define HWIO_GCC_NAV_AXI_CBCR_SW_ONLY_EN_SHFT                                                                 0x3
#define HWIO_GCC_NAV_AXI_CBCR_CLK_ARES_BMSK                                                                   0x4
#define HWIO_GCC_NAV_AXI_CBCR_CLK_ARES_SHFT                                                                   0x2
#define HWIO_GCC_NAV_AXI_CBCR_HW_CTL_BMSK                                                                     0x2
#define HWIO_GCC_NAV_AXI_CBCR_HW_CTL_SHFT                                                                     0x1
#define HWIO_GCC_NAV_AXI_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_NAV_AXI_CBCR_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_GCC_AHB2PHY_1_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_AHB2PHY_1_CBCR_RMSK                                                                   0x81c0000f
#define HWIO_GCC_AHB2PHY_1_CBCR_IN          \
        in_dword(HWIO_GCC_AHB2PHY_1_CBCR_ADDR)
#define HWIO_GCC_AHB2PHY_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB2PHY_1_CBCR_ADDR, m)
#define HWIO_GCC_AHB2PHY_1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB2PHY_1_CBCR_ADDR,v)
#define HWIO_GCC_AHB2PHY_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB2PHY_1_CBCR_ADDR,m,v,HWIO_GCC_AHB2PHY_1_CBCR_IN)
#define HWIO_GCC_AHB2PHY_1_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_AHB2PHY_1_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_AHB2PHY_1_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_AHB2PHY_1_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_AHB2PHY_1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_AHB2PHY_1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_AHB2PHY_1_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_AHB2PHY_1_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_AHB2PHY_1_CBCR_SW_ONLY_EN_BMSK                                                               0x8
#define HWIO_GCC_AHB2PHY_1_CBCR_SW_ONLY_EN_SHFT                                                               0x3
#define HWIO_GCC_AHB2PHY_1_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_AHB2PHY_1_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_AHB2PHY_1_CBCR_HW_CTL_BMSK                                                                   0x2
#define HWIO_GCC_AHB2PHY_1_CBCR_HW_CTL_SHFT                                                                   0x1
#define HWIO_GCC_AHB2PHY_1_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_AHB2PHY_1_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012004)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_RMSK                                                              0x81c00005
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_IN          \
        in_dword(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN1_CBCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00014004)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_RMSK                                                              0x81c00005
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_IN          \
        in_dword(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN2_CBCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0003b004)
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_RMSK                                                        0x81d0000f
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_ADDR)
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                         0x1000000
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                              0x18
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                       0x800000
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                           0x17
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_CLK_DIS_BMSK                                                  0x400000
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_CLK_DIS_SHFT                                                      0x16
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                      0x100000
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                          0x14
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_SW_ONLY_EN_BMSK                                                    0x8
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_SW_ONLY_EN_SHFT                                                    0x3
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QSPI_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QSPI_CORE_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003b008)
#define HWIO_GCC_QSPI_CORE_CBCR_RMSK                                                                   0x81c00005
#define HWIO_GCC_QSPI_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_QSPI_CORE_CBCR_ADDR)
#define HWIO_GCC_QSPI_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_CORE_CBCR_ADDR, m)
#define HWIO_GCC_QSPI_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_CORE_CBCR_ADDR,v)
#define HWIO_GCC_QSPI_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_CORE_CBCR_ADDR,m,v,HWIO_GCC_QSPI_CORE_CBCR_IN)
#define HWIO_GCC_QSPI_CORE_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QSPI_CORE_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QSPI_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_QSPI_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_QSPI_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_QSPI_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_QSPI_CORE_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_QSPI_CORE_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_QSPI_CORE_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_QSPI_CORE_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_QSPI_CORE_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QSPI_CORE_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_RBCPR_MMCX_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00010004)
#define HWIO_GCC_RBCPR_MMCX_CBCR_RMSK                                                                  0x81c00005
#define HWIO_GCC_RBCPR_MMCX_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_MMCX_CBCR_ADDR)
#define HWIO_GCC_RBCPR_MMCX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MMCX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MMCX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MMCX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MMCX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MMCX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MMCX_CBCR_IN)
#define HWIO_GCC_RBCPR_MMCX_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RBCPR_MMCX_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RBCPR_MMCX_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_RBCPR_MMCX_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_RBCPR_MMCX_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_RBCPR_MMCX_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_RBCPR_MMCX_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_RBCPR_MMCX_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_RBCPR_MMCX_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_RBCPR_MMCX_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_RBCPR_MMCX_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_MMCX_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00010008)
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_RMSK                                                              0x81d0000f
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_MMCX_AHB_CBCR_ADDR)
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MMCX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MMCX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MMCX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MMCX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                               0x1000000
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                    0x18
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                             0x800000
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                 0x17
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_CLK_DIS_BMSK                                                        0x400000
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_CLK_DIS_SHFT                                                            0x16
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                            0x100000
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                0x14
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_SW_ONLY_EN_BMSK                                                          0x8
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_SW_ONLY_EN_SHFT                                                          0x3
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RBCPR_MMCX_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_IPCC_CORE_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00015004)
#define HWIO_GCC_IPCC_CORE_CBCR_RMSK                                                                   0x81c00005
#define HWIO_GCC_IPCC_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_IPCC_CORE_CBCR_ADDR)
#define HWIO_GCC_IPCC_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPCC_CORE_CBCR_ADDR, m)
#define HWIO_GCC_IPCC_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPCC_CORE_CBCR_ADDR,v)
#define HWIO_GCC_IPCC_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPCC_CORE_CBCR_ADDR,m,v,HWIO_GCC_IPCC_CORE_CBCR_IN)
#define HWIO_GCC_IPCC_CORE_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_IPCC_CORE_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_IPCC_CORE_CBCR_IGNORE_ALL_ARES_BMSK                                                    0x1000000
#define HWIO_GCC_IPCC_CORE_CBCR_IGNORE_ALL_ARES_SHFT                                                         0x18
#define HWIO_GCC_IPCC_CORE_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                  0x800000
#define HWIO_GCC_IPCC_CORE_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                      0x17
#define HWIO_GCC_IPCC_CORE_CBCR_CLK_DIS_BMSK                                                             0x400000
#define HWIO_GCC_IPCC_CORE_CBCR_CLK_DIS_SHFT                                                                 0x16
#define HWIO_GCC_IPCC_CORE_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_IPCC_CORE_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_IPCC_CORE_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_IPCC_CORE_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_IPCC_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00015008)
#define HWIO_GCC_IPCC_AHB_CBCR_RMSK                                                                    0x81d0000f
#define HWIO_GCC_IPCC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_IPCC_AHB_CBCR_ADDR)
#define HWIO_GCC_IPCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IPCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IPCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_IPCC_AHB_CBCR_IN)
#define HWIO_GCC_IPCC_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_IPCC_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_IPCC_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                     0x1000000
#define HWIO_GCC_IPCC_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                          0x18
#define HWIO_GCC_IPCC_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                   0x800000
#define HWIO_GCC_IPCC_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                       0x17
#define HWIO_GCC_IPCC_AHB_CBCR_CLK_DIS_BMSK                                                              0x400000
#define HWIO_GCC_IPCC_AHB_CBCR_CLK_DIS_SHFT                                                                  0x16
#define HWIO_GCC_IPCC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                  0x100000
#define HWIO_GCC_IPCC_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                      0x14
#define HWIO_GCC_IPCC_AHB_CBCR_SW_ONLY_EN_BMSK                                                                0x8
#define HWIO_GCC_IPCC_AHB_CBCR_SW_ONLY_EN_SHFT                                                                0x3
#define HWIO_GCC_IPCC_AHB_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_IPCC_AHB_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_IPCC_AHB_CBCR_HW_CTL_BMSK                                                                    0x2
#define HWIO_GCC_IPCC_AHB_CBCR_HW_CTL_SHFT                                                                    0x1
#define HWIO_GCC_IPCC_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_IPCC_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_DPM_CBCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00036004)
#define HWIO_GCC_DPM_CBCR_RMSK                                                                         0x81c0000f
#define HWIO_GCC_DPM_CBCR_IN          \
        in_dword(HWIO_GCC_DPM_CBCR_ADDR)
#define HWIO_GCC_DPM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DPM_CBCR_ADDR, m)
#define HWIO_GCC_DPM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DPM_CBCR_ADDR,v)
#define HWIO_GCC_DPM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DPM_CBCR_ADDR,m,v,HWIO_GCC_DPM_CBCR_IN)
#define HWIO_GCC_DPM_CBCR_CLK_OFF_BMSK                                                                 0x80000000
#define HWIO_GCC_DPM_CBCR_CLK_OFF_SHFT                                                                       0x1f
#define HWIO_GCC_DPM_CBCR_IGNORE_ALL_ARES_BMSK                                                          0x1000000
#define HWIO_GCC_DPM_CBCR_IGNORE_ALL_ARES_SHFT                                                               0x18
#define HWIO_GCC_DPM_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                        0x800000
#define HWIO_GCC_DPM_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                            0x17
#define HWIO_GCC_DPM_CBCR_CLK_DIS_BMSK                                                                   0x400000
#define HWIO_GCC_DPM_CBCR_CLK_DIS_SHFT                                                                       0x16
#define HWIO_GCC_DPM_CBCR_SW_ONLY_EN_BMSK                                                                     0x8
#define HWIO_GCC_DPM_CBCR_SW_ONLY_EN_SHFT                                                                     0x3
#define HWIO_GCC_DPM_CBCR_CLK_ARES_BMSK                                                                       0x4
#define HWIO_GCC_DPM_CBCR_CLK_ARES_SHFT                                                                       0x2
#define HWIO_GCC_DPM_CBCR_HW_CTL_BMSK                                                                         0x2
#define HWIO_GCC_DPM_CBCR_HW_CTL_SHFT                                                                         0x1
#define HWIO_GCC_DPM_CBCR_CLK_ENABLE_BMSK                                                                     0x1
#define HWIO_GCC_DPM_CBCR_CLK_ENABLE_SHFT                                                                     0x0

#define HWIO_GCC_DPM_CX_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00036008)
#define HWIO_GCC_DPM_CX_AHB_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_DPM_CX_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_DPM_CX_AHB_CBCR_ADDR)
#define HWIO_GCC_DPM_CX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DPM_CX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DPM_CX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DPM_CX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DPM_CX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DPM_CX_AHB_CBCR_ADDR,m,v,HWIO_GCC_DPM_CX_AHB_CBCR_IN)
#define HWIO_GCC_DPM_CX_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_DPM_CX_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_DPM_CX_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_DPM_CX_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_DPM_CX_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_DPM_CX_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_DPM_CX_AHB_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_DPM_CX_AHB_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_DPM_CX_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_DPM_CX_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_DPM_CX_AHB_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_DPM_CX_AHB_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_DPM_CX_AHB_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_DPM_CX_AHB_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_DPM_CX_AHB_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_DPM_CX_AHB_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_DPM_CX_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_DPM_CX_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_DPM_MX_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003600c)
#define HWIO_GCC_DPM_MX_AHB_CBCR_RMSK                                                                  0x81d0000f
#define HWIO_GCC_DPM_MX_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_DPM_MX_AHB_CBCR_ADDR)
#define HWIO_GCC_DPM_MX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DPM_MX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DPM_MX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DPM_MX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DPM_MX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DPM_MX_AHB_CBCR_ADDR,m,v,HWIO_GCC_DPM_MX_AHB_CBCR_IN)
#define HWIO_GCC_DPM_MX_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_DPM_MX_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_DPM_MX_AHB_CBCR_IGNORE_ALL_ARES_BMSK                                                   0x1000000
#define HWIO_GCC_DPM_MX_AHB_CBCR_IGNORE_ALL_ARES_SHFT                                                        0x18
#define HWIO_GCC_DPM_MX_AHB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                 0x800000
#define HWIO_GCC_DPM_MX_AHB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                     0x17
#define HWIO_GCC_DPM_MX_AHB_CBCR_CLK_DIS_BMSK                                                            0x400000
#define HWIO_GCC_DPM_MX_AHB_CBCR_CLK_DIS_SHFT                                                                0x16
#define HWIO_GCC_DPM_MX_AHB_CBCR_IGNORE_RPMH_CLK_DIS_BMSK                                                0x100000
#define HWIO_GCC_DPM_MX_AHB_CBCR_IGNORE_RPMH_CLK_DIS_SHFT                                                    0x14
#define HWIO_GCC_DPM_MX_AHB_CBCR_SW_ONLY_EN_BMSK                                                              0x8
#define HWIO_GCC_DPM_MX_AHB_CBCR_SW_ONLY_EN_SHFT                                                              0x3
#define HWIO_GCC_DPM_MX_AHB_CBCR_CLK_ARES_BMSK                                                                0x4
#define HWIO_GCC_DPM_MX_AHB_CBCR_CLK_ARES_SHFT                                                                0x2
#define HWIO_GCC_DPM_MX_AHB_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_DPM_MX_AHB_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_DPM_MX_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_DPM_MX_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_DPM_CB_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00036010)
#define HWIO_GCC_DPM_CB_CBCR_RMSK                                                                      0x81c00005
#define HWIO_GCC_DPM_CB_CBCR_IN          \
        in_dword(HWIO_GCC_DPM_CB_CBCR_ADDR)
#define HWIO_GCC_DPM_CB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DPM_CB_CBCR_ADDR, m)
#define HWIO_GCC_DPM_CB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DPM_CB_CBCR_ADDR,v)
#define HWIO_GCC_DPM_CB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DPM_CB_CBCR_ADDR,m,v,HWIO_GCC_DPM_CB_CBCR_IN)
#define HWIO_GCC_DPM_CB_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_DPM_CB_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_DPM_CB_CBCR_IGNORE_ALL_ARES_BMSK                                                       0x1000000
#define HWIO_GCC_DPM_CB_CBCR_IGNORE_ALL_ARES_SHFT                                                            0x18
#define HWIO_GCC_DPM_CB_CBCR_IGNORE_ALL_CLK_DIS_BMSK                                                     0x800000
#define HWIO_GCC_DPM_CB_CBCR_IGNORE_ALL_CLK_DIS_SHFT                                                         0x17
#define HWIO_GCC_DPM_CB_CBCR_CLK_DIS_BMSK                                                                0x400000
#define HWIO_GCC_DPM_CB_CBCR_CLK_DIS_SHFT                                                                    0x16
#define HWIO_GCC_DPM_CB_CBCR_CLK_ARES_BMSK                                                                    0x4
#define HWIO_GCC_DPM_CB_CBCR_CLK_ARES_SHFT                                                                    0x2
#define HWIO_GCC_DPM_CB_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_DPM_CB_CBCR_CLK_ENABLE_SHFT                                                                  0x0

/*----------------------------------------------------------------------------
 * MODULE: QM
 *--------------------------------------------------------------------------*/

#define QM_REG_BASE                                                                                                    (QM_BASE      + 0x00000000)
#define QM_REG_BASE_SIZE                                                                                               0x4000
#define QM_REG_BASE_USED                                                                                               0x3004

#define HWIO_QM_DT_ACK_BYPASS_EN_ADDR                                                                                  (QM_REG_BASE      + 0x00000000)
#define HWIO_QM_DT_ACK_BYPASS_EN_RMSK                                                                                         0x1
#define HWIO_QM_DT_ACK_BYPASS_EN_IN          \
        in_dword(HWIO_QM_DT_ACK_BYPASS_EN_ADDR)
#define HWIO_QM_DT_ACK_BYPASS_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DT_ACK_BYPASS_EN_ADDR, m)
#define HWIO_QM_DT_ACK_BYPASS_EN_OUT(v)      \
        out_dword(HWIO_QM_DT_ACK_BYPASS_EN_ADDR,v)
#define HWIO_QM_DT_ACK_BYPASS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_ACK_BYPASS_EN_ADDR,m,v,HWIO_QM_DT_ACK_BYPASS_EN_IN)
#define HWIO_QM_DT_ACK_BYPASS_EN_DT_ACK_BYPASS_EN_BMSK                                                                        0x1
#define HWIO_QM_DT_ACK_BYPASS_EN_DT_ACK_BYPASS_EN_SHFT                                                                        0x0

#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR                                                                            (QM_REG_BASE      + 0x00000004)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_RMSK                                                                                   0x7
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_IN          \
        in_dword(HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_INM(m)      \
        in_dword_masked(HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR, m)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_OUT(v)      \
        out_dword(HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR,v)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_ADDR,m,v,HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_IN)
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_DT_AGGR_MAX_SKEW_BMSK                                                                  0x7
#define HWIO_QM_DT_AGGR_INPUT_MAX_SKEW_DT_AGGR_MAX_SKEW_SHFT                                                                  0x0

#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR                                                                       (QM_REG_BASE      + 0x00000008)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_RMSK                                                                            0x101
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_IN          \
        in_dword(HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_QM_AGGR_SAFE_DT_OVERRIDE_VALUE_BMSK                                             0x100
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_QM_AGGR_SAFE_DT_OVERRIDE_VALUE_SHFT                                               0x8
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_QM_AGGR_SAFE_DT_OVERRIDE_EN_BMSK                                                  0x1
#define HWIO_QM_AGGR_SAFE_DT_OVERRIDE_CNTRL_QM_AGGR_SAFE_DT_OVERRIDE_EN_SHFT                                                  0x0

#define HWIO_QM_DT_OVERRIDE_VALUE_ADDR                                                                                 (QM_REG_BASE      + 0x0000000c)
#define HWIO_QM_DT_OVERRIDE_VALUE_RMSK                                                                                       0x1f
#define HWIO_QM_DT_OVERRIDE_VALUE_IN          \
        in_dword(HWIO_QM_DT_OVERRIDE_VALUE_ADDR)
#define HWIO_QM_DT_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_DT_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_DT_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_DT_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_DT_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_DT_OVERRIDE_VALUE_IN)
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_ACK_OVERRIDE_VALUE_BMSK                                                                 0x10
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_ACK_OVERRIDE_VALUE_SHFT                                                                  0x4
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_URG_OVERRIDE_VALUE_BMSK                                                                  0xe
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_URG_OVERRIDE_VALUE_SHFT                                                                  0x1
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_REQ_OVERRIDE_VALUE_BMSK                                                                  0x1
#define HWIO_QM_DT_OVERRIDE_VALUE_DT_REQ_OVERRIDE_VALUE_SHFT                                                                  0x0

#define HWIO_QM_DT_OVERRIDE_EN_ADDR                                                                                    (QM_REG_BASE      + 0x00000010)
#define HWIO_QM_DT_OVERRIDE_EN_RMSK                                                                                           0x7
#define HWIO_QM_DT_OVERRIDE_EN_IN          \
        in_dword(HWIO_QM_DT_OVERRIDE_EN_ADDR)
#define HWIO_QM_DT_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DT_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_DT_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_DT_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_DT_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_OVERRIDE_EN_ADDR,m,v,HWIO_QM_DT_OVERRIDE_EN_IN)
#define HWIO_QM_DT_OVERRIDE_EN_DT_ACK_OVERRIDE_EN_BMSK                                                                        0x4
#define HWIO_QM_DT_OVERRIDE_EN_DT_ACK_OVERRIDE_EN_SHFT                                                                        0x2
#define HWIO_QM_DT_OVERRIDE_EN_DT_URG_OVERRIDE_EN_BMSK                                                                        0x2
#define HWIO_QM_DT_OVERRIDE_EN_DT_URG_OVERRIDE_EN_SHFT                                                                        0x1
#define HWIO_QM_DT_OVERRIDE_EN_DT_REQ_OVERRIDE_EN_BMSK                                                                        0x1
#define HWIO_QM_DT_OVERRIDE_EN_DT_REQ_OVERRIDE_EN_SHFT                                                                        0x0

#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR                                                                             (QM_REG_BASE      + 0x00000014)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_RMSK                                                                                    0xf
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_IN          \
        in_dword(HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_EXT_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_DT_EXT_OVERRIDE_VALUE_IN)
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_DT_URG_EXT_OVERRIDE_VALUE_BMSK                                                          0xe
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_DT_URG_EXT_OVERRIDE_VALUE_SHFT                                                          0x1
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_DT_REQ_EXT_OVERRIDE_VALUE_BMSK                                                          0x1
#define HWIO_QM_DT_EXT_OVERRIDE_VALUE_DT_REQ_EXT_OVERRIDE_VALUE_SHFT                                                          0x0

#define HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR                                                                                (QM_REG_BASE      + 0x00000018)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_RMSK                                                                                       0x3
#define HWIO_QM_DT_EXT_OVERRIDE_EN_IN          \
        in_dword(HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DT_EXT_OVERRIDE_EN_ADDR,m,v,HWIO_QM_DT_EXT_OVERRIDE_EN_IN)
#define HWIO_QM_DT_EXT_OVERRIDE_EN_DT_URG_EXT_OVERRIDE_EN_BMSK                                                                0x2
#define HWIO_QM_DT_EXT_OVERRIDE_EN_DT_URG_EXT_OVERRIDE_EN_SHFT                                                                0x1
#define HWIO_QM_DT_EXT_OVERRIDE_EN_DT_REQ_EXT_OVERRIDE_EN_BMSK                                                                0x1
#define HWIO_QM_DT_EXT_OVERRIDE_EN_DT_REQ_EXT_OVERRIDE_EN_SHFT                                                                0x0

#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR                                                                       (QM_REG_BASE      + 0x00000020)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_RMSK                                                                          0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_IN          \
        in_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_INM(m)      \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR, m)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_OUT(v)      \
        out_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR,v)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR,m,v,HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_IN)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_PRE_STALL_TIMEOUT_CNT_URG_0_BMSK                                              0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_0_PRE_STALL_TIMEOUT_CNT_URG_0_SHFT                                                  0x0

#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR                                                                       (QM_REG_BASE      + 0x00000024)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_RMSK                                                                          0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_IN          \
        in_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_INM(m)      \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR, m)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_OUT(v)      \
        out_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR,v)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR,m,v,HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_IN)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_PRE_STALL_TIMEOUT_CNT_URG_1_BMSK                                              0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_1_PRE_STALL_TIMEOUT_CNT_URG_1_SHFT                                                  0x0

#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR                                                                       (QM_REG_BASE      + 0x00000028)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_RMSK                                                                          0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_IN          \
        in_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_INM(m)      \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR, m)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_OUT(v)      \
        out_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR,v)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR,m,v,HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_IN)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_PRE_STALL_TIMEOUT_CNT_URG_2_BMSK                                              0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_2_PRE_STALL_TIMEOUT_CNT_URG_2_SHFT                                                  0x0

#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR                                                                       (QM_REG_BASE      + 0x0000002c)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_RMSK                                                                          0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_IN          \
        in_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_INM(m)      \
        in_dword_masked(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR, m)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_OUT(v)      \
        out_dword(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR,v)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR,m,v,HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_IN)
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_PRE_STALL_TIMEOUT_CNT_URG_3_BMSK                                              0xfffff
#define HWIO_QM_PRE_STALL_TIMEOUT_CNT_URG_3_PRE_STALL_TIMEOUT_CNT_URG_3_SHFT                                                  0x0

#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR                                                                      (QM_REG_BASE      + 0x00000030)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_RMSK                                                                         0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_IN          \
        in_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR, m)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR,v)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_ADDR,m,v,HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_IN)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_POST_STALL_TIMEOUT_CNT_URG_0_BMSK                                            0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_0_POST_STALL_TIMEOUT_CNT_URG_0_SHFT                                                0x0

#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR                                                                      (QM_REG_BASE      + 0x00000034)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_RMSK                                                                         0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_IN          \
        in_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR, m)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR,v)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_ADDR,m,v,HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_IN)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_POST_STALL_TIMEOUT_CNT_URG_1_BMSK                                            0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_1_POST_STALL_TIMEOUT_CNT_URG_1_SHFT                                                0x0

#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR                                                                      (QM_REG_BASE      + 0x00000038)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_RMSK                                                                         0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_IN          \
        in_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR, m)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR,v)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_ADDR,m,v,HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_IN)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_POST_STALL_TIMEOUT_CNT_URG_2_BMSK                                            0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_2_POST_STALL_TIMEOUT_CNT_URG_2_SHFT                                                0x0

#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR                                                                      (QM_REG_BASE      + 0x0000003c)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_RMSK                                                                         0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_IN          \
        in_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR, m)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR,v)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_ADDR,m,v,HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_IN)
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_POST_STALL_TIMEOUT_CNT_URG_3_BMSK                                            0xfffff
#define HWIO_QM_POST_STALL_TIMEOUT_CNT_URG_3_POST_STALL_TIMEOUT_CNT_URG_3_SHFT                                                0x0

#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR                                                                       (QM_REG_BASE      + 0x00000050)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_RMSK                                                                           0x1103
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_IN          \
        in_dword(HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_INM(m)      \
        in_dword_masked(HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR, m)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_OUT(v)      \
        out_dword(HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR,v)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_ADDR,m,v,HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_IN)
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_WDW_TERM_BY_SAFE_BMSK                                                     0x1000
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_WDW_TERM_BY_SAFE_SHFT                                                        0xc
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_PRE_WDW_OVERLAP_PRIORITY_BMSK                                              0x100
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_PRE_WDW_OVERLAP_PRIORITY_SHFT                                                0x8
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_POST_WDW_OVERLAP_PRIORITY_BMSK                                               0x3
#define HWIO_QM_POST_STALL_WDW_OVERLAP_CNTL_POST_POST_WDW_OVERLAP_PRIORITY_SHFT                                               0x0

#define HWIO_QM_FAL10_CONFIG_CNTRL_ADDR                                                                                (QM_REG_BASE      + 0x00000070)
#define HWIO_QM_FAL10_CONFIG_CNTRL_RMSK                                                                                     0x1ff
#define HWIO_QM_FAL10_CONFIG_CNTRL_IN          \
        in_dword(HWIO_QM_FAL10_CONFIG_CNTRL_ADDR)
#define HWIO_QM_FAL10_CONFIG_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_FAL10_CONFIG_CNTRL_ADDR, m)
#define HWIO_QM_FAL10_CONFIG_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_FAL10_CONFIG_CNTRL_ADDR,v)
#define HWIO_QM_FAL10_CONFIG_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_FAL10_CONFIG_CNTRL_ADDR,m,v,HWIO_QM_FAL10_CONFIG_CNTRL_IN)
#define HWIO_QM_FAL10_CONFIG_CNTRL_FAL10_DANGER_LEVEL_EN_BMSK                                                               0x1fe
#define HWIO_QM_FAL10_CONFIG_CNTRL_FAL10_DANGER_LEVEL_EN_SHFT                                                                 0x1
#define HWIO_QM_FAL10_CONFIG_CNTRL_FAL10_PRIO_FEATURE_DISABLE_BMSK                                                            0x1
#define HWIO_QM_FAL10_CONFIG_CNTRL_FAL10_PRIO_FEATURE_DISABLE_SHFT                                                            0x0

#define HWIO_QM_SMMU_INV_ACK_BYPASS_EN_ADDR                                                                            (QM_REG_BASE      + 0x00000080)
#define HWIO_QM_SMMU_INV_ACK_BYPASS_EN_RMSK                                                                                   0x1
#define HWIO_QM_SMMU_INV_ACK_BYPASS_EN_IN          \
        in_dword(HWIO_QM_SMMU_INV_ACK_BYPASS_EN_ADDR)
#define HWIO_QM_SMMU_INV_ACK_BYPASS_EN_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_ACK_BYPASS_EN_ADDR, m)
#define HWIO_QM_SMMU_INV_ACK_BYPASS_EN_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_ACK_BYPASS_EN_ADDR,v)
#define HWIO_QM_SMMU_INV_ACK_BYPASS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_ACK_BYPASS_EN_ADDR,m,v,HWIO_QM_SMMU_INV_ACK_BYPASS_EN_IN)
#define HWIO_QM_SMMU_INV_ACK_BYPASS_EN_SMMU_INV_ACK_BYPASS_EN_BMSK                                                            0x1
#define HWIO_QM_SMMU_INV_ACK_BYPASS_EN_SMMU_INV_ACK_BYPASS_EN_SHFT                                                            0x0

#define HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_ADDR                                                                      (QM_REG_BASE      + 0x00000084)
#define HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_RMSK                                                                             0x7
#define HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_IN          \
        in_dword(HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_ADDR)
#define HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_ADDR, m)
#define HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_ADDR,v)
#define HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_ADDR,m,v,HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_IN)
#define HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_SMMU_INV_AGGR_MAX_SKEW_BMSK                                                      0x7
#define HWIO_QM_SMMU_INV_AGGR_INPUT_MAX_SKEW_SMMU_INV_AGGR_MAX_SKEW_SHFT                                                      0x0

#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_ADDR                                                                 (QM_REG_BASE      + 0x00000088)
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_RMSK                                                                      0x101
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_IN          \
        in_dword(HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_ADDR)
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_VALUE_BMSK                                 0x100
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_VALUE_SHFT                                   0x8
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_EN_BMSK                                      0x1
#define HWIO_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_CNTRL_QM_AGGR_SAFE_SMMU_INV_OVERRIDE_EN_SHFT                                      0x0

#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_ADDR                                                                           (QM_REG_BASE      + 0x0000008c)
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_RMSK                                                                                 0x1f
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_IN          \
        in_dword(HWIO_QM_SMMU_INV_OVERRIDE_VALUE_ADDR)
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_SMMU_INV_OVERRIDE_VALUE_IN)
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_SMMU_INV_ACK_OVERRIDE_VALUE_BMSK                                                     0x10
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_SMMU_INV_ACK_OVERRIDE_VALUE_SHFT                                                      0x4
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_SMMU_INV_URG_OVERRIDE_VALUE_BMSK                                                      0xe
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_SMMU_INV_URG_OVERRIDE_VALUE_SHFT                                                      0x1
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_SMMU_INV_REQ_OVERRIDE_VALUE_BMSK                                                      0x1
#define HWIO_QM_SMMU_INV_OVERRIDE_VALUE_SMMU_INV_REQ_OVERRIDE_VALUE_SHFT                                                      0x0

#define HWIO_QM_SMMU_INV_OVERRIDE_EN_ADDR                                                                              (QM_REG_BASE      + 0x00000090)
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_RMSK                                                                                     0x7
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_IN          \
        in_dword(HWIO_QM_SMMU_INV_OVERRIDE_EN_ADDR)
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_OVERRIDE_EN_ADDR,m,v,HWIO_QM_SMMU_INV_OVERRIDE_EN_IN)
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_SMMU_INV_ACK_OVERRIDE_EN_BMSK                                                            0x4
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_SMMU_INV_ACK_OVERRIDE_EN_SHFT                                                            0x2
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_SMMU_INV_URG_OVERRIDE_EN_BMSK                                                            0x2
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_SMMU_INV_URG_OVERRIDE_EN_SHFT                                                            0x1
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_SMMU_INV_REQ_OVERRIDE_EN_BMSK                                                            0x1
#define HWIO_QM_SMMU_INV_OVERRIDE_EN_SMMU_INV_REQ_OVERRIDE_EN_SHFT                                                            0x0

#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_ADDR                                                                       (QM_REG_BASE      + 0x00000094)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_RMSK                                                                              0xf
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_IN          \
        in_dword(HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_ADDR)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_IN)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_SMMU_INV_URG_EXT_OVERRIDE_VALUE_BMSK                                              0xe
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_SMMU_INV_URG_EXT_OVERRIDE_VALUE_SHFT                                              0x1
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_SMMU_INV_REQ_EXT_OVERRIDE_VALUE_BMSK                                              0x1
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_VALUE_SMMU_INV_REQ_EXT_OVERRIDE_VALUE_SHFT                                              0x0

#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_ADDR                                                                          (QM_REG_BASE      + 0x00000098)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_RMSK                                                                                 0x3
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_IN          \
        in_dword(HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_ADDR)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_ADDR,m,v,HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_IN)
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_SMMU_INV_URG_EXT_OVERRIDE_EN_BMSK                                                    0x2
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_SMMU_INV_URG_EXT_OVERRIDE_EN_SHFT                                                    0x1
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_SMMU_INV_REQ_EXT_OVERRIDE_EN_BMSK                                                    0x1
#define HWIO_QM_SMMU_INV_EXT_OVERRIDE_EN_SMMU_INV_REQ_EXT_OVERRIDE_EN_SHFT                                                    0x0

#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR                                                              (QM_REG_BASE      + 0x000000a0)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_RMSK                                                                 0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_IN          \
        in_dword(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR, m)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR,v)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_ADDR,m,v,HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_IN)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_BMSK                            0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_0_SHFT                                0x0

#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR                                                              (QM_REG_BASE      + 0x000000a4)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_RMSK                                                                 0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_IN          \
        in_dword(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR, m)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR,v)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_ADDR,m,v,HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_IN)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_BMSK                            0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_1_SHFT                                0x0

#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR                                                              (QM_REG_BASE      + 0x000000a8)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_RMSK                                                                 0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_IN          \
        in_dword(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR, m)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR,v)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_ADDR,m,v,HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_IN)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_BMSK                            0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_2_SHFT                                0x0

#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR                                                              (QM_REG_BASE      + 0x000000ac)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_RMSK                                                                 0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_IN          \
        in_dword(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR, m)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR,v)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_ADDR,m,v,HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_IN)
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_BMSK                            0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_SMMU_INV_PRE_STALL_TIMEOUT_CNT_URG_3_SHFT                                0x0

#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_ADDR                                                             (QM_REG_BASE      + 0x000000b0)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_RMSK                                                                0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_IN          \
        in_dword(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_ADDR)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_ADDR, m)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_ADDR,v)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_ADDR,m,v,HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_IN)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_BMSK                          0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_0_SHFT                              0x0

#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_ADDR                                                             (QM_REG_BASE      + 0x000000b4)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_RMSK                                                                0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_IN          \
        in_dword(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_ADDR)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_ADDR, m)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_ADDR,v)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_ADDR,m,v,HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_IN)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_BMSK                          0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_1_SHFT                              0x0

#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_ADDR                                                             (QM_REG_BASE      + 0x000000b8)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_RMSK                                                                0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_IN          \
        in_dword(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_ADDR)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_ADDR, m)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_ADDR,v)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_ADDR,m,v,HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_IN)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_BMSK                          0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_2_SHFT                              0x0

#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_ADDR                                                             (QM_REG_BASE      + 0x000000bc)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_RMSK                                                                0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_IN          \
        in_dword(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_ADDR)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_ADDR, m)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_ADDR,v)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_ADDR,m,v,HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_IN)
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_BMSK                          0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_SMMU_INV_POST_STALL_TIMEOUT_CNT_URG_3_SHFT                              0x0

#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_ADDR                                                              (QM_REG_BASE      + 0x000000e0)
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_RMSK                                                                  0x1103
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_IN          \
        in_dword(HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_ADDR)
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_ADDR, m)
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_OUT(v)      \
        out_dword(HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_ADDR,v)
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_ADDR,m,v,HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_IN)
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_SMMU_INV_POST_WDW_TERM_BY_SAFE_BMSK                                   0x1000
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_SMMU_INV_POST_WDW_TERM_BY_SAFE_SHFT                                      0xc
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_SMMU_INV_POST_PRE_WDW_OVERLAP_PRIORITY_BMSK                            0x100
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_SMMU_INV_POST_PRE_WDW_OVERLAP_PRIORITY_SHFT                              0x8
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_SMMU_INV_POST_POST_WDW_OVERLAP_PRIORITY_BMSK                             0x3
#define HWIO_QM_SMMU_INV_POST_STALL_WDW_OVERLAP_CNTL_SMMU_INV_POST_POST_WDW_OVERLAP_PRIORITY_SHFT                             0x0

#define HWIO_QMIP_REVISION_ID_ADDR                                                                                     (QM_REG_BASE      + 0x00001000)
#define HWIO_QMIP_REVISION_ID_RMSK                                                                                     0xffffffff
#define HWIO_QMIP_REVISION_ID_IN          \
        in_dword(HWIO_QMIP_REVISION_ID_ADDR)
#define HWIO_QMIP_REVISION_ID_INM(m)      \
        in_dword_masked(HWIO_QMIP_REVISION_ID_ADDR, m)
#define HWIO_QMIP_REVISION_ID_MAJOR_BMSK                                                                               0xf0000000
#define HWIO_QMIP_REVISION_ID_MAJOR_SHFT                                                                                     0x1c
#define HWIO_QMIP_REVISION_ID_MINOR_BMSK                                                                                0xfff0000
#define HWIO_QMIP_REVISION_ID_MINOR_SHFT                                                                                     0x10
#define HWIO_QMIP_REVISION_ID_STEP_BMSK                                                                                    0xffff
#define HWIO_QMIP_REVISION_ID_STEP_SHFT                                                                                       0x0

#define HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR                                                                                (QM_REG_BASE      + 0x00001004)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_RMSK                                                                                      0x7f
#define HWIO_QM_CORE_CLK_CGC_CNTRL_IN          \
        in_dword(HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR, m)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR,v)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CORE_CLK_CGC_CNTRL_ADDR,m,v,HWIO_QM_CORE_CLK_CGC_CNTRL_IN)
#define HWIO_QM_CORE_CLK_CGC_CNTRL_SMMU_INV_CGC_BYPASS_BMSK                                                                  0x40
#define HWIO_QM_CORE_CLK_CGC_CNTRL_SMMU_INV_CGC_BYPASS_SHFT                                                                   0x6
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_TPDM_CGC_EN_BMSK                                                                       0x20
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_TPDM_CGC_EN_SHFT                                                                        0x5
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_DEBUG_CGC_EN_BMSK                                                                      0x10
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_DEBUG_CGC_EN_SHFT                                                                       0x4
#define HWIO_QM_CORE_CLK_CGC_CNTRL_PERF_CNTR_CGC_EN_BMSK                                                                      0x8
#define HWIO_QM_CORE_CLK_CGC_CNTRL_PERF_CNTR_CGC_EN_SHFT                                                                      0x3
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_OUTPUT_CGC_BYPASS_BMSK                                                                  0x4
#define HWIO_QM_CORE_CLK_CGC_CNTRL_QM_OUTPUT_CGC_BYPASS_SHFT                                                                  0x2
#define HWIO_QM_CORE_CLK_CGC_CNTRL_DT_CGC_BYPASS_BMSK                                                                         0x2
#define HWIO_QM_CORE_CLK_CGC_CNTRL_DT_CGC_BYPASS_SHFT                                                                         0x1
#define HWIO_QM_CORE_CLK_CGC_CNTRL_DANGER_SAFE_CGC_BYPASS_BMSK                                                                0x1
#define HWIO_QM_CORE_CLK_CGC_CNTRL_DANGER_SAFE_CGC_BYPASS_SHFT                                                                0x0

#define HWIO_QM_CORE_CLK_CGC_STATUS_ADDR                                                                               (QM_REG_BASE      + 0x00001008)
#define HWIO_QM_CORE_CLK_CGC_STATUS_RMSK                                                                                     0x7f
#define HWIO_QM_CORE_CLK_CGC_STATUS_IN          \
        in_dword(HWIO_QM_CORE_CLK_CGC_STATUS_ADDR)
#define HWIO_QM_CORE_CLK_CGC_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_CORE_CLK_CGC_STATUS_ADDR, m)
#define HWIO_QM_CORE_CLK_CGC_STATUS_SMMU_INV_CORE_CLK_CGC_EN_READBACK_BMSK                                                   0x40
#define HWIO_QM_CORE_CLK_CGC_STATUS_SMMU_INV_CORE_CLK_CGC_EN_READBACK_SHFT                                                    0x6
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_TPDM_CORE_CLK_CGC_EN_READBACK_BMSK                                                    0x20
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_TPDM_CORE_CLK_CGC_EN_READBACK_SHFT                                                     0x5
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_DEBUG_CORE_CLK_CGC_EN_READBACK_BMSK                                                   0x10
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_DEBUG_CORE_CLK_CGC_EN_READBACK_SHFT                                                    0x4
#define HWIO_QM_CORE_CLK_CGC_STATUS_PERF_CNTR_CORE_CLK_CGC_EN_READBACK_BMSK                                                   0x8
#define HWIO_QM_CORE_CLK_CGC_STATUS_PERF_CNTR_CORE_CLK_CGC_EN_READBACK_SHFT                                                   0x3
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_OUTPUT_CORE_CLK_CGC_EN_READBACK_BMSK                                                   0x4
#define HWIO_QM_CORE_CLK_CGC_STATUS_QM_OUTPUT_CORE_CLK_CGC_EN_READBACK_SHFT                                                   0x2
#define HWIO_QM_CORE_CLK_CGC_STATUS_DT_CORE_CLK_CGC_EN_READBACK_BMSK                                                          0x2
#define HWIO_QM_CORE_CLK_CGC_STATUS_DT_CORE_CLK_CGC_EN_READBACK_SHFT                                                          0x1
#define HWIO_QM_CORE_CLK_CGC_STATUS_DANGER_SAFE_CORE_CLK_CGC_EN_READBACK_BMSK                                                 0x1
#define HWIO_QM_CORE_CLK_CGC_STATUS_DANGER_SAFE_CORE_CLK_CGC_EN_READBACK_SHFT                                                 0x0

#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR                                                                           (QM_REG_BASE      + 0x0000100c)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_RMSK                                                                           0x77070707
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_IN          \
        in_dword(HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_INM(m)      \
        in_dword_masked(HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR, m)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_OUT(v)      \
        out_dword(HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR,v)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_ADDR,m,v,HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_IN)
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_DSP_MAX_SKEW_BMSK                                                              0x70000000
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_DSP_MAX_SKEW_SHFT                                                                    0x1c
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_WLAN_DANGER_MAX_SKEW_BMSK                                                       0x7000000
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_WLAN_DANGER_MAX_SKEW_SHFT                                                            0x18
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_VENUS_DANGER_MAX_SKEW_BMSK                                                        0x70000
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_VENUS_DANGER_MAX_SKEW_SHFT                                                           0x10
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_MDP_DANGER_MAX_SKEW_BMSK                                                            0x700
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_MDP_DANGER_MAX_SKEW_SHFT                                                              0x8
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_VFE_DANGER_MAX_SKEW_BMSK                                                              0x7
#define HWIO_QM_RT_CLNT_DANGER_MAX_SKEW_VFE_DANGER_MAX_SKEW_SHFT                                                              0x0

#define HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR                                                                             (QM_REG_BASE      + 0x00001010)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_RMSK                                                                                    0x7
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_IN          \
        in_dword(HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR, m)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_OUT(v)      \
        out_dword(HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR,v)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_MODEM_DANGER_MAX_SKEW_ADDR,m,v,HWIO_QM_MODEM_DANGER_MAX_SKEW_IN)
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_MODEM_DANGER_MAX_SKEW_BMSK                                                              0x7
#define HWIO_QM_MODEM_DANGER_MAX_SKEW_MODEM_DANGER_MAX_SKEW_SHFT                                                              0x0

#define HWIO_QM_DANGER_SAFE_CNTRL_ADDR                                                                                 (QM_REG_BASE      + 0x00001014)
#define HWIO_QM_DANGER_SAFE_CNTRL_RMSK                                                                                        0x1
#define HWIO_QM_DANGER_SAFE_CNTRL_IN          \
        in_dword(HWIO_QM_DANGER_SAFE_CNTRL_ADDR)
#define HWIO_QM_DANGER_SAFE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DANGER_SAFE_CNTRL_ADDR, m)
#define HWIO_QM_DANGER_SAFE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DANGER_SAFE_CNTRL_ADDR,v)
#define HWIO_QM_DANGER_SAFE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DANGER_SAFE_CNTRL_ADDR,m,v,HWIO_QM_DANGER_SAFE_CNTRL_IN)
#define HWIO_QM_DANGER_SAFE_CNTRL_DANGER_SAFE_EN_BMSK                                                                         0x1
#define HWIO_QM_DANGER_SAFE_CNTRL_DANGER_SAFE_EN_SHFT                                                                         0x0

#define HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR                                                                               (QM_REG_BASE      + 0x00001018)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_RMSK                                                                                      0x3
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_IN          \
        in_dword(HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR, m)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR,v)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SAFE_MASK_CNTRL_ADDR,m,v,HWIO_QM_DSP_SAFE_MASK_CNTRL_IN)
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_DSP_SAFE_MASK_VALUE_BMSK                                                                  0x2
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_DSP_SAFE_MASK_VALUE_SHFT                                                                  0x1
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_DSP_SAFE_MASK_EN_BMSK                                                                     0x1
#define HWIO_QM_DSP_SAFE_MASK_CNTRL_DSP_SAFE_MASK_EN_SHFT                                                                     0x0

#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x0000101c)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_RMSK                                                                               0x101
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_IN          \
        in_dword(HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_QM_AGGR_SAFE_OVERRIDE_VALUE_BMSK                                                   0x100
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_QM_AGGR_SAFE_OVERRIDE_VALUE_SHFT                                                     0x8
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_QM_AGGR_SAFE_OVERRIDE_SEL_BMSK                                                       0x1
#define HWIO_QM_AGGR_SAFE_OVERRIDE_CNTRL_QM_AGGR_SAFE_OVERRIDE_SEL_SHFT                                                       0x0

#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001020)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_0_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001024)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_1_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001028)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_2_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x0000102c)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_3_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001030)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_4_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001034)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_5_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001038)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_6_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x0000103c)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_7_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001040)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_8_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR                                                                          (QM_REG_BASE      + 0x00001044)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_RMSK                                                                               0x11f
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                          0x100
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                            0x8
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_DSP_EN_BMSK                                                                         0x10
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_DSP_EN_SHFT                                                                          0x4
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                         0x8
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                         0x3
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                        0x4
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                        0x2
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                          0x2
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                          0x1
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                          0x1
#define HWIO_QM_CLNT_9_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                          0x0

#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001060)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_0_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001064)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_1_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001068)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_2_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x0000106c)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_3_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001070)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_4_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001074)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_5_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001078)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_6_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x0000107c)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_7_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001080)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_8_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001084)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                           0x1
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                  0x1
#define HWIO_QM_CLNT_9_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                  0x0

#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                       (QM_REG_BASE      + 0x00001090)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                              0x1
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                                     0x1
#define HWIO_QM_DSP_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                                     0x0

#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR                                                                (QM_REG_BASE      + 0x00001094)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_RMSK                                                                       0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_IN          \
        in_dword(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR, m)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR,v)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_ADDR,m,v,HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_IN)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_BMSK                                                              0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_MODEM_CNTRL_MODEM_EN_SHFT                                                              0x0

#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR                                                                             (QM_REG_BASE      + 0x000010a0)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_RMSK                                                                                  0x1ff
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_DSP_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                             0x100
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                               0x8
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_3_EN_BMSK                                                                          0x80
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_3_EN_SHFT                                                                           0x7
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_2_EN_BMSK                                                                          0x40
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_2_EN_SHFT                                                                           0x6
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_1_EN_BMSK                                                                          0x20
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_1_EN_SHFT                                                                           0x5
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_0_EN_BMSK                                                                          0x10
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_DSP_0_EN_SHFT                                                                           0x4
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                            0x8
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                            0x3
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                           0x4
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                           0x2
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                             0x2
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                             0x1
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                             0x1
#define HWIO_QM_DSP_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                             0x0

#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR                                                                      (QM_REG_BASE      + 0x000010a4)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_RMSK                                                                      0x800001ff
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_IN          \
        in_dword(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR, m)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR,v)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_ADDR,m,v,HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_IN)
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_SYSTEM_DANGER_AGGR_LEGACY_BMSK                                        0x80000000
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_SYSTEM_DANGER_AGGR_LEGACY_SHFT                                              0x1f
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_BMSK                                                      0x100
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DANGER_AGGR_ALGO_SEL_SHFT                                                        0x8
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_3_EN_BMSK                                                                   0x80
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_3_EN_SHFT                                                                    0x7
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_2_EN_BMSK                                                                   0x40
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_2_EN_SHFT                                                                    0x6
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_1_EN_BMSK                                                                   0x20
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_1_EN_SHFT                                                                    0x5
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_0_EN_BMSK                                                                   0x10
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_DSP_0_EN_SHFT                                                                    0x4
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_WLAN_EN_BMSK                                                                     0x8
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_WLAN_EN_SHFT                                                                     0x3
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_VENUS_EN_BMSK                                                                    0x4
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_VENUS_EN_SHFT                                                                    0x2
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_MDP_EN_BMSK                                                                      0x2
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_MDP_EN_SHFT                                                                      0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_VFE_EN_BMSK                                                                      0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_AGGR_CNTRL_VFE_EN_SHFT                                                                      0x0

#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR                                                               (QM_REG_BASE      + 0x000010a8)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_RMSK                                                                  0x10001
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_IN          \
        in_dword(HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR, m)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_OUT(v)      \
        out_dword(HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR,v)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_ADDR,m,v,HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_IN)
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_DSP_SYSTEM_DANGER_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_BMSK                0x10000
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_DSP_SYSTEM_DANGER_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_SHFT                   0x10
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_BMSK                                  0x1
#define HWIO_QM_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_DSP_HPM_RT_CLNT_CONTRIBUTE_OVERRIDE_SHFT                                  0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001150)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001154)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001158)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x0000115c)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001160)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001164)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001168)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x0000116c)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001170)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                   (QM_REG_BASE      + 0x00001174)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                     0xffffff
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                             0xe00000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                 0x15
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                             0x1c0000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                 0x12
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                              0x38000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                  0xf
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                               0x7000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                  0xc
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                                0xe00
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                  0x9
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                                0x1c0
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                  0x6
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                 0x38
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                  0x3
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                  0x7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                  0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR                                                                  (QM_REG_BASE      + 0x00001178)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_RMSK                                                                    0xffffff
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_IN          \
        in_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR, m)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_OUT(v)      \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR,v)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_ADDR,m,v,HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_IN)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_BMSK                                            0xe00000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_7_SHFT                                                0x15
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_BMSK                                            0x1c0000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_6_SHFT                                                0x12
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_BMSK                                             0x38000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_5_SHFT                                                 0xf
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_BMSK                                              0x7000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_4_SHFT                                                 0xc
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_BMSK                                               0xe00
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_3_SHFT                                                 0x9
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_BMSK                                               0x1c0
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_2_SHFT                                                 0x6
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_BMSK                                                0x38
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_1_SHFT                                                 0x3
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_BMSK                                                 0x7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_00_THROTTLE_LEVEL_OUTPUT_0_SHFT                                                 0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011a0)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011a4)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011a8)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011ac)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011b0)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011b4)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011b8)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011bc)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011c0)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                   (QM_REG_BASE      + 0x000011c4)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                        0xfff
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                               0xe00
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                 0x9
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                               0x1c0
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                 0x6
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                 0x38
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                  0x3
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                  0x7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                  0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR                                                                  (QM_REG_BASE      + 0x000011c8)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_RMSK                                                                       0xfff
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_IN          \
        in_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR, m)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_OUT(v)      \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR,v)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_ADDR,m,v,HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_IN)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_BMSK                                              0xe00
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_11_SHFT                                                0x9
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_BMSK                                              0x1c0
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_10_SHFT                                                0x6
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_BMSK                                                0x38
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_9_SHFT                                                 0x3
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_BMSK                                                 0x7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_01_THROTTLE_LEVEL_OUTPUT_8_SHFT                                                 0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011e0)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011e4)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011e8)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011ec)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011f0)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011f4)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011f8)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x000011fc)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x00001200)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                   (QM_REG_BASE      + 0x00001204)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                          0x3
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                    0x2
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                    0x1
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                        0x1
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                        0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR                                                                  (QM_REG_BASE      + 0x00001208)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_RMSK                                                                         0x3
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR, m)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR,v)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_ADDR,m,v,HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_IN)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_BMSK                                                   0x2
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_SAFE_SHAPER_OUTPUT_EN_SHFT                                                   0x1
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_BMSK                                                       0x1
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_OUTPUT_EN_THROTTLE_LEVEL_EN_SHFT                                                       0x0

#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR                                                                     (QM_REG_BASE      + 0x00001210)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_RMSK                                                                            0x7
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_IN          \
        in_dword(HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR, m)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_OUT(v)      \
        out_dword(HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR,v)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_ADDR,m,v,HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_IN)
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_DSP_HPM_THROTTLE_LEVEL_OUTPUT_BMSK                                              0x7
#define HWIO_QM_DSP_HPM_THROTTLE_LEVEL_OUTPUT_DSP_HPM_THROTTLE_LEVEL_OUTPUT_SHFT                                              0x0

#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR                                                                          (QM_REG_BASE      + 0x00001214)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_RMSK                                                                            0xffffff
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_IN          \
        in_dword(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR, m)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_OUT(v)      \
        out_dword(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR,v)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_ADDR,m,v,HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_IN)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_11_BMSK                                                    0xc00000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_11_SHFT                                                        0x16
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_10_BMSK                                                    0x300000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_10_SHFT                                                        0x14
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_9_BMSK                                                      0xc0000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_9_SHFT                                                         0x12
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_8_BMSK                                                      0x30000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_8_SHFT                                                         0x10
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_7_BMSK                                                       0xc000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_7_SHFT                                                          0xe
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_6_BMSK                                                       0x3000
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_6_SHFT                                                          0xc
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_5_BMSK                                                        0xc00
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_5_SHFT                                                          0xa
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_4_BMSK                                                        0x300
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_4_SHFT                                                          0x8
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_3_BMSK                                                         0xc0
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_3_SHFT                                                          0x6
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_2_BMSK                                                         0x30
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_2_SHFT                                                          0x4
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_1_BMSK                                                          0xc
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_1_SHFT                                                          0x2
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_0_BMSK                                                          0x3
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_SYSTEM_DANGER_OUTPUT_0_SHFT                                                          0x0

#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR                                                                       (QM_REG_BASE      + 0x00001218)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_RMSK                                                                              0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_IN          \
        in_dword(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR, m)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_OUT(v)      \
        out_dword(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR,v)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_ADDR,m,v,HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_IN)
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_SYSTEM_DANGER_OUTPUT_EN_BMSK                                                      0x1
#define HWIO_QM_DSP_SYSTEM_DANGER_OUTPUT_EN_SYSTEM_DANGER_OUTPUT_EN_SHFT                                                      0x0

#define HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR                                                                             (QM_REG_BASE      + 0x0000121c)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_RMSK                                                                                0x70007
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_IN          \
        in_dword(HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR, m)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_OUT(v)      \
        out_dword(HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR,v)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP_PRIORITY_MODE_SEL_ADDR,m,v,HWIO_QM_DSP_PRIORITY_MODE_SEL_IN)
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_SYSTEM_DANGER_PRIORITY_MODE_FLIP_BMSK                                           0x40000
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_SYSTEM_DANGER_PRIORITY_MODE_FLIP_SHFT                                              0x12
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_SYSTEM_DANGER_PRIORITY_MODE_SEL_BMSK                                            0x30000
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_SYSTEM_DANGER_PRIORITY_MODE_SEL_SHFT                                               0x10
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_PRIORITY_MODE_FLIP_BMSK                                                             0x4
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_PRIORITY_MODE_FLIP_SHFT                                                             0x2
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_PRIORITY_MODE_SEL_BMSK                                                              0x3
#define HWIO_QM_DSP_PRIORITY_MODE_SEL_DSP_PRIORITY_MODE_SEL_SHFT                                                              0x0

#define HWIO_QM_INTERRUPT_MASK_ADDR                                                                                    (QM_REG_BASE      + 0x00001220)
#define HWIO_QM_INTERRUPT_MASK_RMSK                                                                                          0x7f
#define HWIO_QM_INTERRUPT_MASK_IN          \
        in_dword(HWIO_QM_INTERRUPT_MASK_ADDR)
#define HWIO_QM_INTERRUPT_MASK_INM(m)      \
        in_dword_masked(HWIO_QM_INTERRUPT_MASK_ADDR, m)
#define HWIO_QM_INTERRUPT_MASK_OUT(v)      \
        out_dword(HWIO_QM_INTERRUPT_MASK_ADDR,v)
#define HWIO_QM_INTERRUPT_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_INTERRUPT_MASK_ADDR,m,v,HWIO_QM_INTERRUPT_MASK_IN)
#define HWIO_QM_INTERRUPT_MASK_SMMU_INV_POST_STALL_TIMEOUT_INT_MASK_BMSK                                                     0x40
#define HWIO_QM_INTERRUPT_MASK_SMMU_INV_POST_STALL_TIMEOUT_INT_MASK_SHFT                                                      0x6
#define HWIO_QM_INTERRUPT_MASK_SMMU_INV_PRE_STALL_TIMEOUT_INT_MASK_BMSK                                                      0x20
#define HWIO_QM_INTERRUPT_MASK_SMMU_INV_PRE_STALL_TIMEOUT_INT_MASK_SHFT                                                       0x5
#define HWIO_QM_INTERRUPT_MASK_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_MASK_BMSK                                        0x10
#define HWIO_QM_INTERRUPT_MASK_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_MASK_SHFT                                         0x4
#define HWIO_QM_INTERRUPT_MASK_TPDM_BC_OFSAT_INT_MASK_BMSK                                                                    0x8
#define HWIO_QM_INTERRUPT_MASK_TPDM_BC_OFSAT_INT_MASK_SHFT                                                                    0x3
#define HWIO_QM_INTERRUPT_MASK_POST_STALL_TIMEOUT_INT_MASK_BMSK                                                               0x4
#define HWIO_QM_INTERRUPT_MASK_POST_STALL_TIMEOUT_INT_MASK_SHFT                                                               0x2
#define HWIO_QM_INTERRUPT_MASK_PRE_STALL_TIMEOUT_INT_MASK_BMSK                                                                0x2
#define HWIO_QM_INTERRUPT_MASK_PRE_STALL_TIMEOUT_INT_MASK_SHFT                                                                0x1
#define HWIO_QM_INTERRUPT_MASK_STATISTICS_DURATION_CNTR_SATURATE_INT_MASK_BMSK                                                0x1
#define HWIO_QM_INTERRUPT_MASK_STATISTICS_DURATION_CNTR_SATURATE_INT_MASK_SHFT                                                0x0

#define HWIO_QM_INTERRUPT_CLR_ADDR                                                                                     (QM_REG_BASE      + 0x00001224)
#define HWIO_QM_INTERRUPT_CLR_RMSK                                                                                           0x77
#define HWIO_QM_INTERRUPT_CLR_OUT(v)      \
        out_dword(HWIO_QM_INTERRUPT_CLR_ADDR,v)
#define HWIO_QM_INTERRUPT_CLR_SMMU_INV_POST_STALL_TIMEOUT_INT_CLR_BMSK                                                       0x40
#define HWIO_QM_INTERRUPT_CLR_SMMU_INV_POST_STALL_TIMEOUT_INT_CLR_SHFT                                                        0x6
#define HWIO_QM_INTERRUPT_CLR_SMMU_INV_PRE_STALL_TIMEOUT_INT_CLR_BMSK                                                        0x20
#define HWIO_QM_INTERRUPT_CLR_SMMU_INV_PRE_STALL_TIMEOUT_INT_CLR_SHFT                                                         0x5
#define HWIO_QM_INTERRUPT_CLR_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_CLR_BMSK                                          0x10
#define HWIO_QM_INTERRUPT_CLR_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_CLR_SHFT                                           0x4
#define HWIO_QM_INTERRUPT_CLR_POST_STALL_TIMEOUT_INT_CLR_BMSK                                                                 0x4
#define HWIO_QM_INTERRUPT_CLR_POST_STALL_TIMEOUT_INT_CLR_SHFT                                                                 0x2
#define HWIO_QM_INTERRUPT_CLR_PRE_STALL_TIMEOUT_INT_CLR_BMSK                                                                  0x2
#define HWIO_QM_INTERRUPT_CLR_PRE_STALL_TIMEOUT_INT_CLR_SHFT                                                                  0x1
#define HWIO_QM_INTERRUPT_CLR_STATISTICS_DURATION_CNTR_SATURATE_INT_CLR_BMSK                                                  0x1
#define HWIO_QM_INTERRUPT_CLR_STATISTICS_DURATION_CNTR_SATURATE_INT_CLR_SHFT                                                  0x0

#define HWIO_QM_INTERRUPT_STATUS_ADDR                                                                                  (QM_REG_BASE      + 0x00001228)
#define HWIO_QM_INTERRUPT_STATUS_RMSK                                                                                        0x7f
#define HWIO_QM_INTERRUPT_STATUS_IN          \
        in_dword(HWIO_QM_INTERRUPT_STATUS_ADDR)
#define HWIO_QM_INTERRUPT_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_INTERRUPT_STATUS_ADDR, m)
#define HWIO_QM_INTERRUPT_STATUS_SMMU_INV_POST_STALL_TIMEOUT_INT_STATUS_BMSK                                                 0x40
#define HWIO_QM_INTERRUPT_STATUS_SMMU_INV_POST_STALL_TIMEOUT_INT_STATUS_SHFT                                                  0x6
#define HWIO_QM_INTERRUPT_STATUS_SMMU_INV_PRE_STALL_TIMEOUT_INT_STATUS_BMSK                                                  0x20
#define HWIO_QM_INTERRUPT_STATUS_SMMU_INV_PRE_STALL_TIMEOUT_INT_STATUS_SHFT                                                   0x5
#define HWIO_QM_INTERRUPT_STATUS_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_STATUS_BMSK                                    0x10
#define HWIO_QM_INTERRUPT_STATUS_TPDM_BC_STATISTICS_DURATION_CNTR_CAPTURE_INT_STATUS_SHFT                                     0x4
#define HWIO_QM_INTERRUPT_STATUS_TPDM_BC_OFSAT_INT_STATUS_BMSK                                                                0x8
#define HWIO_QM_INTERRUPT_STATUS_TPDM_BC_OFSAT_INT_STATUS_SHFT                                                                0x3
#define HWIO_QM_INTERRUPT_STATUS_POST_STALL_TIMEOUT_INT_STATUS_BMSK                                                           0x4
#define HWIO_QM_INTERRUPT_STATUS_POST_STALL_TIMEOUT_INT_STATUS_SHFT                                                           0x2
#define HWIO_QM_INTERRUPT_STATUS_PRE_STALL_TIMEOUT_INT_STATUS_BMSK                                                            0x2
#define HWIO_QM_INTERRUPT_STATUS_PRE_STALL_TIMEOUT_INT_STATUS_SHFT                                                            0x1
#define HWIO_QM_INTERRUPT_STATUS_STATISTICS_DURATION_CNTR_SATURATE_INT_STATUS_BMSK                                            0x1
#define HWIO_QM_INTERRUPT_STATUS_STATISTICS_DURATION_CNTR_SATURATE_INT_STATUS_SHFT                                            0x0

#define HWIO_QM_SPARE_REGS_ADDR                                                                                        (QM_REG_BASE      + 0x00001300)
#define HWIO_QM_SPARE_REGS_RMSK                                                                                        0xffffffff
#define HWIO_QM_SPARE_REGS_IN          \
        in_dword(HWIO_QM_SPARE_REGS_ADDR)
#define HWIO_QM_SPARE_REGS_INM(m)      \
        in_dword_masked(HWIO_QM_SPARE_REGS_ADDR, m)
#define HWIO_QM_SPARE_REGS_OUT(v)      \
        out_dword(HWIO_QM_SPARE_REGS_ADDR,v)
#define HWIO_QM_SPARE_REGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SPARE_REGS_ADDR,m,v,HWIO_QM_SPARE_REGS_IN)
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_31_BMSK                                                                       0x80000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_31_SHFT                                                                             0x1f
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_30_BMSK                                                                       0x40000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_30_SHFT                                                                             0x1e
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_29_BMSK                                                                       0x20000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_29_SHFT                                                                             0x1d
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_28_BMSK                                                                       0x10000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_28_SHFT                                                                             0x1c
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_27_BMSK                                                                        0x8000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_27_SHFT                                                                             0x1b
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_26_BMSK                                                                        0x4000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_26_SHFT                                                                             0x1a
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_25_BMSK                                                                        0x2000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_25_SHFT                                                                             0x19
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_24_BMSK                                                                        0x1000000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_24_SHFT                                                                             0x18
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_23_BMSK                                                                         0x800000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_23_SHFT                                                                             0x17
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_22_BMSK                                                                         0x400000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_22_SHFT                                                                             0x16
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_21_BMSK                                                                         0x200000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_21_SHFT                                                                             0x15
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_20_BMSK                                                                         0x100000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_20_SHFT                                                                             0x14
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_19_BMSK                                                                          0x80000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_19_SHFT                                                                             0x13
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_18_BMSK                                                                          0x40000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_18_SHFT                                                                             0x12
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_17_BMSK                                                                          0x20000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_17_SHFT                                                                             0x11
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_16_BMSK                                                                          0x10000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_16_SHFT                                                                             0x10
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_15_BMSK                                                                           0x8000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_15_SHFT                                                                              0xf
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_14_BMSK                                                                           0x4000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_14_SHFT                                                                              0xe
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_13_BMSK                                                                           0x2000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_13_SHFT                                                                              0xd
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_12_BMSK                                                                           0x1000
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_12_SHFT                                                                              0xc
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_11_BMSK                                                                            0x800
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_11_SHFT                                                                              0xb
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_10_BMSK                                                                            0x400
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_10_SHFT                                                                              0xa
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_9_BMSK                                                                             0x200
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_9_SHFT                                                                               0x9
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_8_BMSK                                                                             0x100
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_8_SHFT                                                                               0x8
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_7_BMSK                                                                              0x80
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_7_SHFT                                                                               0x7
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_6_BMSK                                                                              0x40
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_6_SHFT                                                                               0x6
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_5_BMSK                                                                              0x20
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_5_SHFT                                                                               0x5
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_4_BMSK                                                                              0x10
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_4_SHFT                                                                               0x4
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_3_BMSK                                                                               0x8
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_3_SHFT                                                                               0x3
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_2_BMSK                                                                               0x4
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_2_SHFT                                                                               0x2
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_1_BMSK                                                                               0x2
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_1_SHFT                                                                               0x1
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_0_BMSK                                                                               0x1
#define HWIO_QM_SPARE_REGS_SPARE_REG_BIT_0_SHFT                                                                               0x0

#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR                                                                       (QM_REG_BASE      + 0x00001320)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_RMSK                                                                       0x3fffffff
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_IN          \
        in_dword(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_INM(m)      \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR, m)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_OUT(v)      \
        out_dword(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR,v)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_ADDR,m,v,HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_IN)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_9_THROTTLE_LEVEL_THR_BMSK                                             0x38000000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_9_THROTTLE_LEVEL_THR_SHFT                                                   0x1b
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_8_THROTTLE_LEVEL_THR_BMSK                                              0x7000000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_8_THROTTLE_LEVEL_THR_SHFT                                                   0x18
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_7_THROTTLE_LEVEL_THR_BMSK                                               0xe00000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_7_THROTTLE_LEVEL_THR_SHFT                                                   0x15
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_6_THROTTLE_LEVEL_THR_BMSK                                               0x1c0000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_6_THROTTLE_LEVEL_THR_SHFT                                                   0x12
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_5_THROTTLE_LEVEL_THR_BMSK                                                0x38000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_5_THROTTLE_LEVEL_THR_SHFT                                                    0xf
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_4_THROTTLE_LEVEL_THR_BMSK                                                 0x7000
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_4_THROTTLE_LEVEL_THR_SHFT                                                    0xc
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_3_THROTTLE_LEVEL_THR_BMSK                                                  0xe00
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_3_THROTTLE_LEVEL_THR_SHFT                                                    0x9
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_2_THROTTLE_LEVEL_THR_BMSK                                                  0x1c0
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_2_THROTTLE_LEVEL_THR_SHFT                                                    0x6
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_1_THROTTLE_LEVEL_THR_BMSK                                                   0x38
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_1_THROTTLE_LEVEL_THR_SHFT                                                    0x3
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_0_THROTTLE_LEVEL_THR_BMSK                                                    0x7
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_00_CLNT_0_THROTTLE_LEVEL_THR_SHFT                                                    0x0

#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR                                                                       (QM_REG_BASE      + 0x00001324)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_RMSK                                                                              0x7
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_IN          \
        in_dword(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_INM(m)      \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR, m)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_OUT(v)      \
        out_dword(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR,v)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_ADDR,m,v,HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_IN)
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_CLNT_10_THROTTLE_LEVEL_THR_BMSK                                                   0x7
#define HWIO_QM_THROTTLE_LEVEL_THRESHOLD_01_CLNT_10_THROTTLE_LEVEL_THR_SHFT                                                   0x0

#define HWIO_QM_VFE0_DANGER_CONFIGURE_ADDR                                                                             (QM_REG_BASE      + 0x00001328)
#define HWIO_QM_VFE0_DANGER_CONFIGURE_RMSK                                                                              0x7070707
#define HWIO_QM_VFE0_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_VFE0_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_VFE0_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_VFE0_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_VFE0_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_VFE0_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_VFE0_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_VFE0_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_VFE0_DANGER_CONFIGURE_IN)
#define HWIO_QM_VFE0_DANGER_CONFIGURE_VFE0_DANGER_CONFIGURE_VALUE_11_BMSK                                               0x7000000
#define HWIO_QM_VFE0_DANGER_CONFIGURE_VFE0_DANGER_CONFIGURE_VALUE_11_SHFT                                                    0x18
#define HWIO_QM_VFE0_DANGER_CONFIGURE_VFE0_DANGER_CONFIGURE_VALUE_10_BMSK                                                 0x70000
#define HWIO_QM_VFE0_DANGER_CONFIGURE_VFE0_DANGER_CONFIGURE_VALUE_10_SHFT                                                    0x10
#define HWIO_QM_VFE0_DANGER_CONFIGURE_VFE0_DANGER_CONFIGURE_VALUE_01_BMSK                                                   0x700
#define HWIO_QM_VFE0_DANGER_CONFIGURE_VFE0_DANGER_CONFIGURE_VALUE_01_SHFT                                                     0x8
#define HWIO_QM_VFE0_DANGER_CONFIGURE_VFE0_DANGER_CONFIGURE_VALUE_00_BMSK                                                     0x7
#define HWIO_QM_VFE0_DANGER_CONFIGURE_VFE0_DANGER_CONFIGURE_VALUE_00_SHFT                                                     0x0

#define HWIO_QM_VFE1_DANGER_CONFIGURE_ADDR                                                                             (QM_REG_BASE      + 0x0000132c)
#define HWIO_QM_VFE1_DANGER_CONFIGURE_RMSK                                                                              0x7070707
#define HWIO_QM_VFE1_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_VFE1_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_VFE1_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_VFE1_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_VFE1_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_VFE1_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_VFE1_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_VFE1_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_VFE1_DANGER_CONFIGURE_IN)
#define HWIO_QM_VFE1_DANGER_CONFIGURE_VFE1_DANGER_CONFIGURE_VALUE_11_BMSK                                               0x7000000
#define HWIO_QM_VFE1_DANGER_CONFIGURE_VFE1_DANGER_CONFIGURE_VALUE_11_SHFT                                                    0x18
#define HWIO_QM_VFE1_DANGER_CONFIGURE_VFE1_DANGER_CONFIGURE_VALUE_10_BMSK                                                 0x70000
#define HWIO_QM_VFE1_DANGER_CONFIGURE_VFE1_DANGER_CONFIGURE_VALUE_10_SHFT                                                    0x10
#define HWIO_QM_VFE1_DANGER_CONFIGURE_VFE1_DANGER_CONFIGURE_VALUE_01_BMSK                                                   0x700
#define HWIO_QM_VFE1_DANGER_CONFIGURE_VFE1_DANGER_CONFIGURE_VALUE_01_SHFT                                                     0x8
#define HWIO_QM_VFE1_DANGER_CONFIGURE_VFE1_DANGER_CONFIGURE_VALUE_00_BMSK                                                     0x7
#define HWIO_QM_VFE1_DANGER_CONFIGURE_VFE1_DANGER_CONFIGURE_VALUE_00_SHFT                                                     0x0

#define HWIO_QM_LPASS_DANGER_CONFIGURE_ADDR                                                                            (QM_REG_BASE      + 0x00001330)
#define HWIO_QM_LPASS_DANGER_CONFIGURE_RMSK                                                                             0x7070707
#define HWIO_QM_LPASS_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_LPASS_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_LPASS_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_LPASS_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_LPASS_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_LPASS_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_LPASS_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_LPASS_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_LPASS_DANGER_CONFIGURE_IN)
#define HWIO_QM_LPASS_DANGER_CONFIGURE_LPASS_DANGER_CONFIGURE_VALUE_11_BMSK                                             0x7000000
#define HWIO_QM_LPASS_DANGER_CONFIGURE_LPASS_DANGER_CONFIGURE_VALUE_11_SHFT                                                  0x18
#define HWIO_QM_LPASS_DANGER_CONFIGURE_LPASS_DANGER_CONFIGURE_VALUE_10_BMSK                                               0x70000
#define HWIO_QM_LPASS_DANGER_CONFIGURE_LPASS_DANGER_CONFIGURE_VALUE_10_SHFT                                                  0x10
#define HWIO_QM_LPASS_DANGER_CONFIGURE_LPASS_DANGER_CONFIGURE_VALUE_01_BMSK                                                 0x700
#define HWIO_QM_LPASS_DANGER_CONFIGURE_LPASS_DANGER_CONFIGURE_VALUE_01_SHFT                                                   0x8
#define HWIO_QM_LPASS_DANGER_CONFIGURE_LPASS_DANGER_CONFIGURE_VALUE_00_BMSK                                                   0x7
#define HWIO_QM_LPASS_DANGER_CONFIGURE_LPASS_DANGER_CONFIGURE_VALUE_00_SHFT                                                   0x0

#define HWIO_QM_MODEM_DANGER_CONFIGURE_ADDR                                                                            (QM_REG_BASE      + 0x00001334)
#define HWIO_QM_MODEM_DANGER_CONFIGURE_RMSK                                                                             0x7070707
#define HWIO_QM_MODEM_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_MODEM_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_MODEM_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_MODEM_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_MODEM_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_MODEM_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_MODEM_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_MODEM_DANGER_CONFIGURE_IN)
#define HWIO_QM_MODEM_DANGER_CONFIGURE_MODEM_DANGER_CONFIGURE_VALUE_11_BMSK                                             0x7000000
#define HWIO_QM_MODEM_DANGER_CONFIGURE_MODEM_DANGER_CONFIGURE_VALUE_11_SHFT                                                  0x18
#define HWIO_QM_MODEM_DANGER_CONFIGURE_MODEM_DANGER_CONFIGURE_VALUE_10_BMSK                                               0x70000
#define HWIO_QM_MODEM_DANGER_CONFIGURE_MODEM_DANGER_CONFIGURE_VALUE_10_SHFT                                                  0x10
#define HWIO_QM_MODEM_DANGER_CONFIGURE_MODEM_DANGER_CONFIGURE_VALUE_01_BMSK                                                 0x700
#define HWIO_QM_MODEM_DANGER_CONFIGURE_MODEM_DANGER_CONFIGURE_VALUE_01_SHFT                                                   0x8
#define HWIO_QM_MODEM_DANGER_CONFIGURE_MODEM_DANGER_CONFIGURE_VALUE_00_BMSK                                                   0x7
#define HWIO_QM_MODEM_DANGER_CONFIGURE_MODEM_DANGER_CONFIGURE_VALUE_00_SHFT                                                   0x0

#define HWIO_QM_WLAN_DANGER_CONFIGURE_ADDR                                                                             (QM_REG_BASE      + 0x00001348)
#define HWIO_QM_WLAN_DANGER_CONFIGURE_RMSK                                                                              0x7070707
#define HWIO_QM_WLAN_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_WLAN_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_WLAN_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_WLAN_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_WLAN_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_WLAN_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_WLAN_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_WLAN_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_WLAN_DANGER_CONFIGURE_IN)
#define HWIO_QM_WLAN_DANGER_CONFIGURE_WLAN_DANGER_CONFIGURE_VALUE_11_BMSK                                               0x7000000
#define HWIO_QM_WLAN_DANGER_CONFIGURE_WLAN_DANGER_CONFIGURE_VALUE_11_SHFT                                                    0x18
#define HWIO_QM_WLAN_DANGER_CONFIGURE_WLAN_DANGER_CONFIGURE_VALUE_10_BMSK                                                 0x70000
#define HWIO_QM_WLAN_DANGER_CONFIGURE_WLAN_DANGER_CONFIGURE_VALUE_10_SHFT                                                    0x10
#define HWIO_QM_WLAN_DANGER_CONFIGURE_WLAN_DANGER_CONFIGURE_VALUE_01_BMSK                                                   0x700
#define HWIO_QM_WLAN_DANGER_CONFIGURE_WLAN_DANGER_CONFIGURE_VALUE_01_SHFT                                                     0x8
#define HWIO_QM_WLAN_DANGER_CONFIGURE_WLAN_DANGER_CONFIGURE_VALUE_00_BMSK                                                     0x7
#define HWIO_QM_WLAN_DANGER_CONFIGURE_WLAN_DANGER_CONFIGURE_VALUE_00_SHFT                                                     0x0

#define HWIO_QM_DSP0_DANGER_CONFIGURE_ADDR                                                                             (QM_REG_BASE      + 0x00001338)
#define HWIO_QM_DSP0_DANGER_CONFIGURE_RMSK                                                                              0x7070707
#define HWIO_QM_DSP0_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_DSP0_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_DSP0_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_DSP0_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_DSP0_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_DSP0_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_DSP0_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP0_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_DSP0_DANGER_CONFIGURE_IN)
#define HWIO_QM_DSP0_DANGER_CONFIGURE_DSP0_DANGER_CONFIGURE_VALUE_11_BMSK                                               0x7000000
#define HWIO_QM_DSP0_DANGER_CONFIGURE_DSP0_DANGER_CONFIGURE_VALUE_11_SHFT                                                    0x18
#define HWIO_QM_DSP0_DANGER_CONFIGURE_DSP0_DANGER_CONFIGURE_VALUE_10_BMSK                                                 0x70000
#define HWIO_QM_DSP0_DANGER_CONFIGURE_DSP0_DANGER_CONFIGURE_VALUE_10_SHFT                                                    0x10
#define HWIO_QM_DSP0_DANGER_CONFIGURE_DSP0_DANGER_CONFIGURE_VALUE_01_BMSK                                                   0x700
#define HWIO_QM_DSP0_DANGER_CONFIGURE_DSP0_DANGER_CONFIGURE_VALUE_01_SHFT                                                     0x8
#define HWIO_QM_DSP0_DANGER_CONFIGURE_DSP0_DANGER_CONFIGURE_VALUE_00_BMSK                                                     0x7
#define HWIO_QM_DSP0_DANGER_CONFIGURE_DSP0_DANGER_CONFIGURE_VALUE_00_SHFT                                                     0x0

#define HWIO_QM_DSP1_DANGER_CONFIGURE_ADDR                                                                             (QM_REG_BASE      + 0x0000133c)
#define HWIO_QM_DSP1_DANGER_CONFIGURE_RMSK                                                                              0x7070707
#define HWIO_QM_DSP1_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_DSP1_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_DSP1_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_DSP1_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_DSP1_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_DSP1_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_DSP1_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP1_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_DSP1_DANGER_CONFIGURE_IN)
#define HWIO_QM_DSP1_DANGER_CONFIGURE_DSP1_DANGER_CONFIGURE_VALUE_11_BMSK                                               0x7000000
#define HWIO_QM_DSP1_DANGER_CONFIGURE_DSP1_DANGER_CONFIGURE_VALUE_11_SHFT                                                    0x18
#define HWIO_QM_DSP1_DANGER_CONFIGURE_DSP1_DANGER_CONFIGURE_VALUE_10_BMSK                                                 0x70000
#define HWIO_QM_DSP1_DANGER_CONFIGURE_DSP1_DANGER_CONFIGURE_VALUE_10_SHFT                                                    0x10
#define HWIO_QM_DSP1_DANGER_CONFIGURE_DSP1_DANGER_CONFIGURE_VALUE_01_BMSK                                                   0x700
#define HWIO_QM_DSP1_DANGER_CONFIGURE_DSP1_DANGER_CONFIGURE_VALUE_01_SHFT                                                     0x8
#define HWIO_QM_DSP1_DANGER_CONFIGURE_DSP1_DANGER_CONFIGURE_VALUE_00_BMSK                                                     0x7
#define HWIO_QM_DSP1_DANGER_CONFIGURE_DSP1_DANGER_CONFIGURE_VALUE_00_SHFT                                                     0x0

#define HWIO_QM_DSP2_DANGER_CONFIGURE_ADDR                                                                             (QM_REG_BASE      + 0x00001340)
#define HWIO_QM_DSP2_DANGER_CONFIGURE_RMSK                                                                              0x7070707
#define HWIO_QM_DSP2_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_DSP2_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_DSP2_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_DSP2_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_DSP2_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_DSP2_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_DSP2_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP2_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_DSP2_DANGER_CONFIGURE_IN)
#define HWIO_QM_DSP2_DANGER_CONFIGURE_DSP2_DANGER_CONFIGURE_VALUE_11_BMSK                                               0x7000000
#define HWIO_QM_DSP2_DANGER_CONFIGURE_DSP2_DANGER_CONFIGURE_VALUE_11_SHFT                                                    0x18
#define HWIO_QM_DSP2_DANGER_CONFIGURE_DSP2_DANGER_CONFIGURE_VALUE_10_BMSK                                                 0x70000
#define HWIO_QM_DSP2_DANGER_CONFIGURE_DSP2_DANGER_CONFIGURE_VALUE_10_SHFT                                                    0x10
#define HWIO_QM_DSP2_DANGER_CONFIGURE_DSP2_DANGER_CONFIGURE_VALUE_01_BMSK                                                   0x700
#define HWIO_QM_DSP2_DANGER_CONFIGURE_DSP2_DANGER_CONFIGURE_VALUE_01_SHFT                                                     0x8
#define HWIO_QM_DSP2_DANGER_CONFIGURE_DSP2_DANGER_CONFIGURE_VALUE_00_BMSK                                                     0x7
#define HWIO_QM_DSP2_DANGER_CONFIGURE_DSP2_DANGER_CONFIGURE_VALUE_00_SHFT                                                     0x0

#define HWIO_QM_DSP3_DANGER_CONFIGURE_ADDR                                                                             (QM_REG_BASE      + 0x00001344)
#define HWIO_QM_DSP3_DANGER_CONFIGURE_RMSK                                                                              0x7070707
#define HWIO_QM_DSP3_DANGER_CONFIGURE_IN          \
        in_dword(HWIO_QM_DSP3_DANGER_CONFIGURE_ADDR)
#define HWIO_QM_DSP3_DANGER_CONFIGURE_INM(m)      \
        in_dword_masked(HWIO_QM_DSP3_DANGER_CONFIGURE_ADDR, m)
#define HWIO_QM_DSP3_DANGER_CONFIGURE_OUT(v)      \
        out_dword(HWIO_QM_DSP3_DANGER_CONFIGURE_ADDR,v)
#define HWIO_QM_DSP3_DANGER_CONFIGURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DSP3_DANGER_CONFIGURE_ADDR,m,v,HWIO_QM_DSP3_DANGER_CONFIGURE_IN)
#define HWIO_QM_DSP3_DANGER_CONFIGURE_DSP3_DANGER_CONFIGURE_VALUE_11_BMSK                                               0x7000000
#define HWIO_QM_DSP3_DANGER_CONFIGURE_DSP3_DANGER_CONFIGURE_VALUE_11_SHFT                                                    0x18
#define HWIO_QM_DSP3_DANGER_CONFIGURE_DSP3_DANGER_CONFIGURE_VALUE_10_BMSK                                                 0x70000
#define HWIO_QM_DSP3_DANGER_CONFIGURE_DSP3_DANGER_CONFIGURE_VALUE_10_SHFT                                                    0x10
#define HWIO_QM_DSP3_DANGER_CONFIGURE_DSP3_DANGER_CONFIGURE_VALUE_01_BMSK                                                   0x700
#define HWIO_QM_DSP3_DANGER_CONFIGURE_DSP3_DANGER_CONFIGURE_VALUE_01_SHFT                                                     0x8
#define HWIO_QM_DSP3_DANGER_CONFIGURE_DSP3_DANGER_CONFIGURE_VALUE_00_BMSK                                                     0x7
#define HWIO_QM_DSP3_DANGER_CONFIGURE_DSP3_DANGER_CONFIGURE_VALUE_00_SHFT                                                     0x0

#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR                                                                      (QM_REG_BASE      + 0x00001740)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_RMSK                                                                             0x1
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_IN          \
        in_dword(HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_INM(m)      \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR, m)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_OUT(v)      \
        out_dword(HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR,v)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_ADDR,m,v,HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_IN)
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_THROTTLE_LEVEL_LEGACY_SELECT_BMSK                                                0x1
#define HWIO_QM_THROTTLE_LEVEL_LEGACY_SELECT_THROTTLE_LEVEL_LEGACY_SELECT_SHFT                                                0x0

#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR                                                                             (QM_REG_BASE      + 0x00001744)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_RMSK                                                                                   0x7f
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_IN          \
        in_dword(HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR, m)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_OUT(v)      \
        out_dword(HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR,v)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_SU_CFG_ADDR,m,v,HWIO_QM_THROTTLE_LEVEL_SU_CFG_IN)
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_7_BMSK                                                             0x40
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_7_SHFT                                                              0x6
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_6_BMSK                                                             0x20
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_6_SHFT                                                              0x5
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_5_BMSK                                                             0x10
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_5_SHFT                                                              0x4
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_4_BMSK                                                              0x8
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_4_SHFT                                                              0x3
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_3_BMSK                                                              0x4
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_3_SHFT                                                              0x2
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_2_BMSK                                                              0x2
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_2_SHFT                                                              0x1
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_1_BMSK                                                              0x1
#define HWIO_QM_THROTTLE_LEVEL_SU_CFG_QOS_ASSIST_REQ_MODE_1_SHFT                                                              0x0

#define HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n)                                                                             (QM_REG_BASE      + 0x00001748 + 0x4 * (n))
#define HWIO_QOS_FREQ_BAND_BNDRY_n_RMSK                                                                                   0x1ffff
#define HWIO_QOS_FREQ_BAND_BNDRY_n_MAXn                                                                                         2
#define HWIO_QOS_FREQ_BAND_BNDRY_n_INI(n)        \
        in_dword_masked(HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n), HWIO_QOS_FREQ_BAND_BNDRY_n_RMSK)
#define HWIO_QOS_FREQ_BAND_BNDRY_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n), mask)
#define HWIO_QOS_FREQ_BAND_BNDRY_n_OUTI(n,val)    \
        out_dword(HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n),val)
#define HWIO_QOS_FREQ_BAND_BNDRY_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QOS_FREQ_BAND_BNDRY_n_ADDR(n),mask,val,HWIO_QOS_FREQ_BAND_BNDRY_n_INI(n))
#define HWIO_QOS_FREQ_BAND_BNDRY_n_FREQ_BAND_BNDRY_BMSK                                                                   0x1ffff
#define HWIO_QOS_FREQ_BAND_BNDRY_n_FREQ_BAND_BNDRY_SHFT                                                                       0x0

#define HWIO_QM_PERIOD_BUS_CFG_ADDR                                                                                    (QM_REG_BASE      + 0x00001754)
#define HWIO_QM_PERIOD_BUS_CFG_RMSK                                                                                    0xc001ffff
#define HWIO_QM_PERIOD_BUS_CFG_IN          \
        in_dword(HWIO_QM_PERIOD_BUS_CFG_ADDR)
#define HWIO_QM_PERIOD_BUS_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_PERIOD_BUS_CFG_ADDR, m)
#define HWIO_QM_PERIOD_BUS_CFG_OUT(v)      \
        out_dword(HWIO_QM_PERIOD_BUS_CFG_ADDR,v)
#define HWIO_QM_PERIOD_BUS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_PERIOD_BUS_CFG_ADDR,m,v,HWIO_QM_PERIOD_BUS_CFG_IN)
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_SW_OVERRIDE_BMSK                                                             0x80000000
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_SW_OVERRIDE_SHFT                                                                   0x1f
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_LOAD_SW_BMSK                                                                 0x40000000
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_LOAD_SW_SHFT                                                                       0x1e
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_SW_BMSK                                                                         0x1ffff
#define HWIO_QM_PERIOD_BUS_CFG_PERIOD_BUS_SW_SHFT                                                                             0x0

#define HWIO_QM_PERIOD_BUS_STATUS_ADDR                                                                                 (QM_REG_BASE      + 0x00001758)
#define HWIO_QM_PERIOD_BUS_STATUS_RMSK                                                                                    0x1ffff
#define HWIO_QM_PERIOD_BUS_STATUS_IN          \
        in_dword(HWIO_QM_PERIOD_BUS_STATUS_ADDR)
#define HWIO_QM_PERIOD_BUS_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_PERIOD_BUS_STATUS_ADDR, m)
#define HWIO_QM_PERIOD_BUS_STATUS_PERIOD_BUS_SAMPLE_REG_BMSK                                                              0x1ffff
#define HWIO_QM_PERIOD_BUS_STATUS_PERIOD_BUS_SAMPLE_REG_SHFT                                                                  0x0

#define HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                           (QM_REG_BASE      + 0x0000175c + 0x4 * (n))
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_RMSK                                                                                  0x87ff
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_MAXn                                                                                       7
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_FREQ_EQ_BMSK                                                                    0x8000
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_FREQ_EQ_SHFT                                                                       0xf
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_FREQ_BMSK                                                                        0x700
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_FREQ_SHFT                                                                          0x8
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_SU_H_BMSK                                                                         0xf0
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_SU_H_SHFT                                                                          0x4
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_SU_L_BMSK                                                                          0xf
#define HWIO_QM_THROTTLE_LEVEL_QOS_n_THRES_SU_L_SHFT                                                                          0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001760 + 0x2C * (n))
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001764 + 0x2C * (n))
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001768 + 0x2C * (n))
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x0000176c + 0x2C * (n))
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001770 + 0x2C * (n))
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001774 + 0x2C * (n))
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001778 + 0x2C * (n))
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x0000177c + 0x2C * (n))
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001780 + 0x2C * (n))
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                    (QM_REG_BASE      + 0x00001784 + 0x2C * (n))
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_RMSK                                                                       0xff00008f
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_MAXn                                                                                7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                  0xff000000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                        0x18
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                             0x80
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                              0x7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                 0xf
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                 0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n)                                                                   (QM_REG_BASE      + 0x00001788 + 0x2C * (n))
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_RMSK                                                                      0xff00008f
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_MAXn                                                                               7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n), HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_RMSK)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n), mask)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n),val)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_ADDR(n),mask,val,HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_INI(n))
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                 0xff000000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                       0x18
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_BMSK                                                            0x80
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_THRES_DANGER_EQ_SHFT                                                             0x7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_THRES_DANGER_BMSK                                                                0xf
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_QOS_n_THRES_DANGER_SHFT                                                                0x0

#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018c0)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_0_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018c4)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_1_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018c8)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_2_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018cc)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_3_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018d0)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_4_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018d4)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_5_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018d8)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_6_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018dc)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_7_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018e0)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_8_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                     (QM_REG_BASE      + 0x000018e4)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                     0x80000007
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                            0x80000000
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                  0x1f
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                          0x7
#define HWIO_QM_CLNT_9_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                          0x0

#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR                                                                    (QM_REG_BASE      + 0x000018e8)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_RMSK                                                                    0x80000007
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_IN          \
        in_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR, m)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_OUT(v)      \
        out_dword(HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR,v)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_ADDR,m,v,HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_IN)
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_BMSK                                           0x80000000
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_OVERRD_SHFT                                                 0x1f
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_BMSK                                                         0x7
#define HWIO_QM_CLNT_10_THROTTLE_LEVEL_MUX_CFG_THROTTLE_LEVEL_SW_SHFT                                                         0x0

#define HWIO_QM_STATISTICS_CNTR_RESET_ADDR                                                                             (QM_REG_BASE      + 0x00001944)
#define HWIO_QM_STATISTICS_CNTR_RESET_RMSK                                                                                    0x1
#define HWIO_QM_STATISTICS_CNTR_RESET_IN          \
        in_dword(HWIO_QM_STATISTICS_CNTR_RESET_ADDR)
#define HWIO_QM_STATISTICS_CNTR_RESET_INM(m)      \
        in_dword_masked(HWIO_QM_STATISTICS_CNTR_RESET_ADDR, m)
#define HWIO_QM_STATISTICS_CNTR_RESET_OUT(v)      \
        out_dword(HWIO_QM_STATISTICS_CNTR_RESET_ADDR,v)
#define HWIO_QM_STATISTICS_CNTR_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_STATISTICS_CNTR_RESET_ADDR,m,v,HWIO_QM_STATISTICS_CNTR_RESET_IN)
#define HWIO_QM_STATISTICS_CNTR_RESET_STATISTICS_CNTR_RESET_BMSK                                                              0x1
#define HWIO_QM_STATISTICS_CNTR_RESET_STATISTICS_CNTR_RESET_SHFT                                                              0x0

#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR                                                                      (QM_REG_BASE      + 0x00001948)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_RMSK                                                                      0xffffffff
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_IN          \
        in_dword(HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_INM(m)      \
        in_dword_masked(HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR, m)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_OUT(v)      \
        out_dword(HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR,v)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_STATISTICS_DURATION_CNTR_THR_ADDR,m,v,HWIO_QM_STATISTICS_DURATION_CNTR_THR_IN)
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_STATISTICS_DURATION_CNTR_THR_BMSK                                         0xffffffff
#define HWIO_QM_STATISTICS_DURATION_CNTR_THR_STATISTICS_DURATION_CNTR_THR_SHFT                                                0x0

#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x0000194c)
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_ADDR)
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_ADDR, m)
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_STATISTICS_DURATION_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_STATISTICS_DURATION_CNTR_READBACK_STATISTICS_DURATION_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                               (QM_REG_BASE      + 0x00001950 + 0x4 * (n))
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                           3
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_n_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x00001960)
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR)
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_VFE_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001964)
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR)
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_VFE_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_VFE_DANGER_LEVEL_4_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x00001950)
#define HWIO_QM_VFE_DANGER_LEVEL_4_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_4_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VFE_DANGER_LEVEL_4_CNTR_READBACK_ADDR)
#define HWIO_QM_VFE_DANGER_LEVEL_4_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_4_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VFE_DANGER_LEVEL_4_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_4_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_VFE_DANGER_LEVEL_5_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x00001968)
#define HWIO_QM_VFE_DANGER_LEVEL_5_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_5_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VFE_DANGER_LEVEL_5_CNTR_READBACK_ADDR)
#define HWIO_QM_VFE_DANGER_LEVEL_5_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_5_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VFE_DANGER_LEVEL_5_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_5_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_VFE_DANGER_LEVEL_6_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x0000196c)
#define HWIO_QM_VFE_DANGER_LEVEL_6_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_6_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VFE_DANGER_LEVEL_6_CNTR_READBACK_ADDR)
#define HWIO_QM_VFE_DANGER_LEVEL_6_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VFE_DANGER_LEVEL_6_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VFE_DANGER_LEVEL_6_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_VFE_DANGER_LEVEL_6_CNTR_READBACK_VFE_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                               (QM_REG_BASE      + 0x00001970 + 0x4 * (n))
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                           3
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_n_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x00001980)
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR)
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_MDP_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001984)
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR)
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_MDP_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_MDP_DANGER_LEVEL_4_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x00001970)
#define HWIO_QM_MDP_DANGER_LEVEL_4_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_4_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MDP_DANGER_LEVEL_4_CNTR_READBACK_ADDR)
#define HWIO_QM_MDP_DANGER_LEVEL_4_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_4_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MDP_DANGER_LEVEL_4_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_4_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_MDP_DANGER_LEVEL_5_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x00001988)
#define HWIO_QM_MDP_DANGER_LEVEL_5_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_5_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MDP_DANGER_LEVEL_5_CNTR_READBACK_ADDR)
#define HWIO_QM_MDP_DANGER_LEVEL_5_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_5_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MDP_DANGER_LEVEL_5_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_5_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_MDP_DANGER_LEVEL_6_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x0000198c)
#define HWIO_QM_MDP_DANGER_LEVEL_6_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_6_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MDP_DANGER_LEVEL_6_CNTR_READBACK_ADDR)
#define HWIO_QM_MDP_DANGER_LEVEL_6_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MDP_DANGER_LEVEL_6_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MDP_DANGER_LEVEL_6_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_MDP_DANGER_LEVEL_6_CNTR_READBACK_MDP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                             (QM_REG_BASE      + 0x00001990 + 0x4 * (n))
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                         3
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_n_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                             (QM_REG_BASE      + 0x000019a0)
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                             0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR)
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                       0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_VENUS_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                              0x0

#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x000019a4)
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR)
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_VENUS_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_VENUS_DANGER_LEVEL_4_CNTR_READBACK_ADDR                                                                (QM_REG_BASE      + 0x00001990)
#define HWIO_QM_VENUS_DANGER_LEVEL_4_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_4_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VENUS_DANGER_LEVEL_4_CNTR_READBACK_ADDR)
#define HWIO_QM_VENUS_DANGER_LEVEL_4_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_4_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VENUS_DANGER_LEVEL_4_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_4_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_VENUS_DANGER_LEVEL_5_CNTR_READBACK_ADDR                                                                (QM_REG_BASE      + 0x000019a8)
#define HWIO_QM_VENUS_DANGER_LEVEL_5_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_5_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VENUS_DANGER_LEVEL_5_CNTR_READBACK_ADDR)
#define HWIO_QM_VENUS_DANGER_LEVEL_5_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_5_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VENUS_DANGER_LEVEL_5_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_5_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_VENUS_DANGER_LEVEL_6_CNTR_READBACK_ADDR                                                                (QM_REG_BASE      + 0x000019ac)
#define HWIO_QM_VENUS_DANGER_LEVEL_6_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_6_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_VENUS_DANGER_LEVEL_6_CNTR_READBACK_ADDR)
#define HWIO_QM_VENUS_DANGER_LEVEL_6_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_VENUS_DANGER_LEVEL_6_CNTR_READBACK_ADDR, m)
#define HWIO_QM_VENUS_DANGER_LEVEL_6_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_VENUS_DANGER_LEVEL_6_CNTR_READBACK_VENUS_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                              (QM_REG_BASE      + 0x00001ab4 + 0x4 * (n))
#define HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                          3
#define HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_WLAN_DANGER_LEVEL_CNTR_READBACK_BMSK                                 0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_n_CNTR_READBACK_WLAN_DANGER_LEVEL_CNTR_READBACK_SHFT                                        0x0

#define HWIO_QM_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                              (QM_REG_BASE      + 0x00001ac4)
#define HWIO_QM_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                              0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR)
#define HWIO_QM_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                         0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_WLAN_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                                0x0

#define HWIO_QM_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                                (QM_REG_BASE      + 0x00001ac8)
#define HWIO_QM_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR)
#define HWIO_QM_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                             0xffffffff
#define HWIO_QM_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_WLAN_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                    0x0

#define HWIO_QM_WLAN_DANGER_LEVEL_4_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001acc)
#define HWIO_QM_WLAN_DANGER_LEVEL_4_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_4_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_WLAN_DANGER_LEVEL_4_CNTR_READBACK_ADDR)
#define HWIO_QM_WLAN_DANGER_LEVEL_4_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_WLAN_DANGER_LEVEL_4_CNTR_READBACK_ADDR, m)
#define HWIO_QM_WLAN_DANGER_LEVEL_4_CNTR_READBACK_WLAN_DANGER_LEVEL_CNTR_READBACK_BMSK                                 0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_4_CNTR_READBACK_WLAN_DANGER_LEVEL_CNTR_READBACK_SHFT                                        0x0

#define HWIO_QM_WLAN_DANGER_LEVEL_5_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001ad0)
#define HWIO_QM_WLAN_DANGER_LEVEL_5_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_5_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_WLAN_DANGER_LEVEL_5_CNTR_READBACK_ADDR)
#define HWIO_QM_WLAN_DANGER_LEVEL_5_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_WLAN_DANGER_LEVEL_5_CNTR_READBACK_ADDR, m)
#define HWIO_QM_WLAN_DANGER_LEVEL_5_CNTR_READBACK_WLAN_DANGER_LEVEL_CNTR_READBACK_BMSK                                 0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_5_CNTR_READBACK_WLAN_DANGER_LEVEL_CNTR_READBACK_SHFT                                        0x0

#define HWIO_QM_WLAN_DANGER_LEVEL_6_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001ad4)
#define HWIO_QM_WLAN_DANGER_LEVEL_6_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_6_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_WLAN_DANGER_LEVEL_6_CNTR_READBACK_ADDR)
#define HWIO_QM_WLAN_DANGER_LEVEL_6_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_WLAN_DANGER_LEVEL_6_CNTR_READBACK_ADDR, m)
#define HWIO_QM_WLAN_DANGER_LEVEL_6_CNTR_READBACK_WLAN_DANGER_LEVEL_CNTR_READBACK_BMSK                                 0xffffffff
#define HWIO_QM_WLAN_DANGER_LEVEL_6_CNTR_READBACK_WLAN_DANGER_LEVEL_CNTR_READBACK_SHFT                                        0x0

#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                             (QM_REG_BASE      + 0x000019b0 + 0x4 * (n))
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                         3
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_n_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                             (QM_REG_BASE      + 0x000019c0)
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                             0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR)
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                       0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_MODEM_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                              0x0

#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x000019c4)
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR)
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_MODEM_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_MODEM_DANGER_LEVEL_4_CNTR_READBACK_ADDR                                                                (QM_REG_BASE      + 0x000019b0)
#define HWIO_QM_MODEM_DANGER_LEVEL_4_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_4_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MODEM_DANGER_LEVEL_4_CNTR_READBACK_ADDR)
#define HWIO_QM_MODEM_DANGER_LEVEL_4_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_4_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MODEM_DANGER_LEVEL_4_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_4_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_MODEM_DANGER_LEVEL_5_CNTR_READBACK_ADDR                                                                (QM_REG_BASE      + 0x000019c8)
#define HWIO_QM_MODEM_DANGER_LEVEL_5_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_5_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MODEM_DANGER_LEVEL_5_CNTR_READBACK_ADDR)
#define HWIO_QM_MODEM_DANGER_LEVEL_5_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_5_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MODEM_DANGER_LEVEL_5_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_5_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_MODEM_DANGER_LEVEL_6_CNTR_READBACK_ADDR                                                                (QM_REG_BASE      + 0x000019cc)
#define HWIO_QM_MODEM_DANGER_LEVEL_6_CNTR_READBACK_RMSK                                                                0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_6_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_MODEM_DANGER_LEVEL_6_CNTR_READBACK_ADDR)
#define HWIO_QM_MODEM_DANGER_LEVEL_6_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_MODEM_DANGER_LEVEL_6_CNTR_READBACK_ADDR, m)
#define HWIO_QM_MODEM_DANGER_LEVEL_6_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_MODEM_DANGER_LEVEL_6_CNTR_READBACK_MODEM_DANGER_LEVEL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n)                                                               (QM_REG_BASE      + 0x000019d0 + 0x4 * (n))
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_MAXn                                                                           3
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_RMSK)
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_n_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR                                                               (QM_REG_BASE      + 0x00001a40)
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_RMSK                                                               0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR)
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_BMSK                           0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_DSP_DANGER_LEVEL_GT_0_CNTR_READBACK_SHFT                                  0x0

#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00001a44)
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_RMSK                                                                 0xffffffff
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR)
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_BMSK                               0xffffffff
#define HWIO_QM_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_DSP_SAFE_LEVEL_LT_1_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_DSP_DANGER_LEVEL_4_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x000019d0)
#define HWIO_QM_DSP_DANGER_LEVEL_4_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_4_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_DSP_DANGER_LEVEL_4_CNTR_READBACK_ADDR)
#define HWIO_QM_DSP_DANGER_LEVEL_4_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_4_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DSP_DANGER_LEVEL_4_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_4_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_DSP_DANGER_LEVEL_5_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x00001a48)
#define HWIO_QM_DSP_DANGER_LEVEL_5_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_5_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_DSP_DANGER_LEVEL_5_CNTR_READBACK_ADDR)
#define HWIO_QM_DSP_DANGER_LEVEL_5_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_5_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DSP_DANGER_LEVEL_5_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_5_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_DSP_DANGER_LEVEL_6_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x00001a4c)
#define HWIO_QM_DSP_DANGER_LEVEL_6_CNTR_READBACK_RMSK                                                                  0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_6_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_DSP_DANGER_LEVEL_6_CNTR_READBACK_ADDR)
#define HWIO_QM_DSP_DANGER_LEVEL_6_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DSP_DANGER_LEVEL_6_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DSP_DANGER_LEVEL_6_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_BMSK                                   0xffffffff
#define HWIO_QM_DSP_DANGER_LEVEL_6_CNTR_READBACK_DSP_DANGER_LEVEL_CNTR_READBACK_SHFT                                          0x0

#define HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR                                                                               (QM_REG_BASE      + 0x00001a50)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_RMSK                                                                               0x8000003f
#define HWIO_QM_SAFE_OVERRIDE_VALUE_IN          \
        in_dword(HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SAFE_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_SAFE_OVERRIDE_VALUE_IN)
#define HWIO_QM_SAFE_OVERRIDE_VALUE_SW_SAFE_OVERRIDE_VALUE_BMSK                                                        0x80000000
#define HWIO_QM_SAFE_OVERRIDE_VALUE_SW_SAFE_OVERRIDE_VALUE_SHFT                                                              0x1f
#define HWIO_QM_SAFE_OVERRIDE_VALUE_WLAN_SAFE_OVERRIDE_VALUE_BMSK                                                            0x20
#define HWIO_QM_SAFE_OVERRIDE_VALUE_WLAN_SAFE_OVERRIDE_VALUE_SHFT                                                             0x5
#define HWIO_QM_SAFE_OVERRIDE_VALUE_MODEM_SAFE_OVERRIDE_VALUE_BMSK                                                           0x10
#define HWIO_QM_SAFE_OVERRIDE_VALUE_MODEM_SAFE_OVERRIDE_VALUE_SHFT                                                            0x4
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VENUS_SAFE_OVERRIDE_VALUE_BMSK                                                            0x8
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VENUS_SAFE_OVERRIDE_VALUE_SHFT                                                            0x3
#define HWIO_QM_SAFE_OVERRIDE_VALUE_MDP_SAFE_OVERRIDE_VALUE_BMSK                                                              0x4
#define HWIO_QM_SAFE_OVERRIDE_VALUE_MDP_SAFE_OVERRIDE_VALUE_SHFT                                                              0x2
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VFE1_SAFE_OVERRIDE_VALUE_BMSK                                                             0x2
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VFE1_SAFE_OVERRIDE_VALUE_SHFT                                                             0x1
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VFE0_SAFE_OVERRIDE_VALUE_BMSK                                                             0x1
#define HWIO_QM_SAFE_OVERRIDE_VALUE_VFE0_SAFE_OVERRIDE_VALUE_SHFT                                                             0x0

#define HWIO_QM_SAFE_OVERRIDE_EN_ADDR                                                                                  (QM_REG_BASE      + 0x00001a54)
#define HWIO_QM_SAFE_OVERRIDE_EN_RMSK                                                                                  0x8000003f
#define HWIO_QM_SAFE_OVERRIDE_EN_IN          \
        in_dword(HWIO_QM_SAFE_OVERRIDE_EN_ADDR)
#define HWIO_QM_SAFE_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_SAFE_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_SAFE_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_SAFE_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_SAFE_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SAFE_OVERRIDE_EN_ADDR,m,v,HWIO_QM_SAFE_OVERRIDE_EN_IN)
#define HWIO_QM_SAFE_OVERRIDE_EN_SW_SAFE_OVERRIDE_EN_BMSK                                                              0x80000000
#define HWIO_QM_SAFE_OVERRIDE_EN_SW_SAFE_OVERRIDE_EN_SHFT                                                                    0x1f
#define HWIO_QM_SAFE_OVERRIDE_EN_WLAN_SAFE_OVERRIDE_EN_BMSK                                                                  0x20
#define HWIO_QM_SAFE_OVERRIDE_EN_WLAN_SAFE_OVERRIDE_EN_SHFT                                                                   0x5
#define HWIO_QM_SAFE_OVERRIDE_EN_MODEM_SAFE_OVERRIDE_EN_BMSK                                                                 0x10
#define HWIO_QM_SAFE_OVERRIDE_EN_MODEM_SAFE_OVERRIDE_EN_SHFT                                                                  0x4
#define HWIO_QM_SAFE_OVERRIDE_EN_VENUS_SAFE_OVERRIDE_EN_BMSK                                                                  0x8
#define HWIO_QM_SAFE_OVERRIDE_EN_VENUS_SAFE_OVERRIDE_EN_SHFT                                                                  0x3
#define HWIO_QM_SAFE_OVERRIDE_EN_MDP_SAFE_OVERRIDE_EN_BMSK                                                                    0x4
#define HWIO_QM_SAFE_OVERRIDE_EN_MDP_SAFE_OVERRIDE_EN_SHFT                                                                    0x2
#define HWIO_QM_SAFE_OVERRIDE_EN_VFE1_SAFE_OVERRIDE_EN_BMSK                                                                   0x2
#define HWIO_QM_SAFE_OVERRIDE_EN_VFE1_SAFE_OVERRIDE_EN_SHFT                                                                   0x1
#define HWIO_QM_SAFE_OVERRIDE_EN_VFE0_SAFE_OVERRIDE_EN_BMSK                                                                   0x1
#define HWIO_QM_SAFE_OVERRIDE_EN_VFE0_SAFE_OVERRIDE_EN_SHFT                                                                   0x0

#define HWIO_QM_SAFE_SW_ADDR                                                                                           (QM_REG_BASE      + 0x00001a58)
#define HWIO_QM_SAFE_SW_RMSK                                                                                                  0x1
#define HWIO_QM_SAFE_SW_IN          \
        in_dword(HWIO_QM_SAFE_SW_ADDR)
#define HWIO_QM_SAFE_SW_INM(m)      \
        in_dword_masked(HWIO_QM_SAFE_SW_ADDR, m)
#define HWIO_QM_SAFE_SW_OUT(v)      \
        out_dword(HWIO_QM_SAFE_SW_ADDR,v)
#define HWIO_QM_SAFE_SW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SAFE_SW_ADDR,m,v,HWIO_QM_SAFE_SW_IN)
#define HWIO_QM_SAFE_SW_SW_SAFE_BMSK                                                                                          0x1
#define HWIO_QM_SAFE_SW_SW_SAFE_SHFT                                                                                          0x0

#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR                                                                    (QM_REG_BASE      + 0x00001a5c)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_RMSK                                                                         0x101
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_IN          \
        in_dword(HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_QM_AGGR_SAFE_TL_V2_OVERRIDE_VALUE_BMSK                                       0x100
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_QM_AGGR_SAFE_TL_V2_OVERRIDE_VALUE_SHFT                                         0x8
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_QM_AGGR_SAFE_TL_V2_OVERRIDE_EN_BMSK                                            0x1
#define HWIO_QM_AGGR_SAFE_TL_V2_OVERRIDE_CNTRL_QM_AGGR_SAFE_TL_V2_OVERRIDE_EN_SHFT                                            0x0

#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR                                                        (QM_REG_BASE      + 0x00001a60)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_RMSK                                                             0x101
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_IN          \
        in_dword(HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR, m)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR,v)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_ADDR,m,v,HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_IN)
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_VALUE_BMSK               0x100
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_VALUE_SHFT                 0x8
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_EN_BMSK                    0x1
#define HWIO_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_CNTRL_QM_AGGR_SAFE_DSP_SYSTEM_DANGER_OVERRIDE_EN_SHFT                    0x0

#define HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR                                                                             (QM_REG_BASE      + 0x00001a64)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_RMSK                                                                             0x7fffffcf
#define HWIO_QM_DANGER_OVERRIDE_VALUE_IN          \
        in_dword(HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DANGER_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_DANGER_OVERRIDE_VALUE_IN)
#define HWIO_QM_DANGER_OVERRIDE_VALUE_WLAN_DANGER_OVERRIDE_VALUE_BMSK                                                  0x60000000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_WLAN_DANGER_OVERRIDE_VALUE_SHFT                                                        0x1d
#define HWIO_QM_DANGER_OVERRIDE_VALUE_MDP_DANGER_OVERRIDE_VALUE_BMSK                                                   0x1c000000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_MDP_DANGER_OVERRIDE_VALUE_SHFT                                                         0x1a
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_3_OTHER_DANGER_OVERRIDE_VALUE_BMSK                                            0x3000000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_3_OTHER_DANGER_OVERRIDE_VALUE_SHFT                                                 0x18
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_2_OTHER_DANGER_OVERRIDE_VALUE_BMSK                                             0xc00000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_2_OTHER_DANGER_OVERRIDE_VALUE_SHFT                                                 0x16
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_1_OTHER_DANGER_OVERRIDE_VALUE_BMSK                                             0x300000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_1_OTHER_DANGER_OVERRIDE_VALUE_SHFT                                                 0x14
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_0_OTHER_DANGER_OVERRIDE_VALUE_BMSK                                              0xc0000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_0_OTHER_DANGER_OVERRIDE_VALUE_SHFT                                                 0x12
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_3_DANGER_OVERRIDE_VALUE_BMSK                                                    0x30000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_3_DANGER_OVERRIDE_VALUE_SHFT                                                       0x10
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_2_DANGER_OVERRIDE_VALUE_BMSK                                                     0xc000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_2_DANGER_OVERRIDE_VALUE_SHFT                                                        0xe
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_1_DANGER_OVERRIDE_VALUE_BMSK                                                     0x3000
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_1_DANGER_OVERRIDE_VALUE_SHFT                                                        0xc
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_0_DANGER_OVERRIDE_VALUE_BMSK                                                      0xc00
#define HWIO_QM_DANGER_OVERRIDE_VALUE_DSP_0_DANGER_OVERRIDE_VALUE_SHFT                                                        0xa
#define HWIO_QM_DANGER_OVERRIDE_VALUE_MODEM_DANGER_OVERRIDE_VALUE_BMSK                                                      0x300
#define HWIO_QM_DANGER_OVERRIDE_VALUE_MODEM_DANGER_OVERRIDE_VALUE_SHFT                                                        0x8
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VENUS_DANGER_OVERRIDE_VALUE_BMSK                                                       0xc0
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VENUS_DANGER_OVERRIDE_VALUE_SHFT                                                        0x6
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VFE1_DANGER_OVERRIDE_VALUE_BMSK                                                         0xc
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VFE1_DANGER_OVERRIDE_VALUE_SHFT                                                         0x2
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VFE0_DANGER_OVERRIDE_VALUE_BMSK                                                         0x3
#define HWIO_QM_DANGER_OVERRIDE_VALUE_VFE0_DANGER_OVERRIDE_VALUE_SHFT                                                         0x0

#define HWIO_QM_DANGER_OVERRIDE_EN_ADDR                                                                                (QM_REG_BASE      + 0x00001a68)
#define HWIO_QM_DANGER_OVERRIDE_EN_RMSK                                                                                    0x3fff
#define HWIO_QM_DANGER_OVERRIDE_EN_IN          \
        in_dword(HWIO_QM_DANGER_OVERRIDE_EN_ADDR)
#define HWIO_QM_DANGER_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_DANGER_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_DANGER_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_DANGER_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_DANGER_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DANGER_OVERRIDE_EN_ADDR,m,v,HWIO_QM_DANGER_OVERRIDE_EN_IN)
#define HWIO_QM_DANGER_OVERRIDE_EN_WLAN_DANGER_OVERRIDE_EN_BMSK                                                            0x2000
#define HWIO_QM_DANGER_OVERRIDE_EN_WLAN_DANGER_OVERRIDE_EN_SHFT                                                               0xd
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_3_OTHER_DANGER_OVERRIDE_EN_BMSK                                                     0x1000
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_3_OTHER_DANGER_OVERRIDE_EN_SHFT                                                        0xc
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_2_OTHER_DANGER_OVERRIDE_EN_BMSK                                                      0x800
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_2_OTHER_DANGER_OVERRIDE_EN_SHFT                                                        0xb
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_1_OTHER_DANGER_OVERRIDE_EN_BMSK                                                      0x400
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_1_OTHER_DANGER_OVERRIDE_EN_SHFT                                                        0xa
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_0_OTHER_DANGER_OVERRIDE_EN_BMSK                                                      0x200
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_0_OTHER_DANGER_OVERRIDE_EN_SHFT                                                        0x9
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_3_DANGER_OVERRIDE_EN_BMSK                                                            0x100
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_3_DANGER_OVERRIDE_EN_SHFT                                                              0x8
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_2_DANGER_OVERRIDE_EN_BMSK                                                             0x80
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_2_DANGER_OVERRIDE_EN_SHFT                                                              0x7
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_1_DANGER_OVERRIDE_EN_BMSK                                                             0x40
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_1_DANGER_OVERRIDE_EN_SHFT                                                              0x6
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_0_DANGER_OVERRIDE_EN_BMSK                                                             0x20
#define HWIO_QM_DANGER_OVERRIDE_EN_DSP_0_DANGER_OVERRIDE_EN_SHFT                                                              0x5
#define HWIO_QM_DANGER_OVERRIDE_EN_MODEM_DANGER_OVERRIDE_EN_BMSK                                                             0x10
#define HWIO_QM_DANGER_OVERRIDE_EN_MODEM_DANGER_OVERRIDE_EN_SHFT                                                              0x4
#define HWIO_QM_DANGER_OVERRIDE_EN_VENUS_DANGER_OVERRIDE_EN_BMSK                                                              0x8
#define HWIO_QM_DANGER_OVERRIDE_EN_VENUS_DANGER_OVERRIDE_EN_SHFT                                                              0x3
#define HWIO_QM_DANGER_OVERRIDE_EN_MDP_DANGER_OVERRIDE_EN_BMSK                                                                0x4
#define HWIO_QM_DANGER_OVERRIDE_EN_MDP_DANGER_OVERRIDE_EN_SHFT                                                                0x2
#define HWIO_QM_DANGER_OVERRIDE_EN_VFE1_DANGER_OVERRIDE_EN_BMSK                                                               0x2
#define HWIO_QM_DANGER_OVERRIDE_EN_VFE1_DANGER_OVERRIDE_EN_SHFT                                                               0x1
#define HWIO_QM_DANGER_OVERRIDE_EN_VFE0_DANGER_OVERRIDE_EN_BMSK                                                               0x1
#define HWIO_QM_DANGER_OVERRIDE_EN_VFE0_DANGER_OVERRIDE_EN_SHFT                                                               0x0

#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR                                                                          (QM_REG_BASE      + 0x00001a6c)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_RMSK                                                                          0x3fffffff
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_IN          \
        in_dword(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_INM(m)      \
        in_dword_masked(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR, m)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_OUT(v)      \
        out_dword(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR,v)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_ADDR,m,v,HWIO_QM_SW_DANGER_OVERRIDE_VALUE_IN)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_9_SW_DANGER_OVERRIDE_VALUE_BMSK                                          0x38000000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_9_SW_DANGER_OVERRIDE_VALUE_SHFT                                                0x1b
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_8_SW_DANGER_OVERRIDE_VALUE_BMSK                                           0x7000000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_8_SW_DANGER_OVERRIDE_VALUE_SHFT                                                0x18
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_7_SW_DANGER_OVERRIDE_VALUE_BMSK                                            0xe00000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_7_SW_DANGER_OVERRIDE_VALUE_SHFT                                                0x15
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_6_SW_DANGER_OVERRIDE_VALUE_BMSK                                            0x1c0000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_6_SW_DANGER_OVERRIDE_VALUE_SHFT                                                0x12
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_5_SW_DANGER_OVERRIDE_VALUE_BMSK                                             0x38000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_5_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0xf
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_4_SW_DANGER_OVERRIDE_VALUE_BMSK                                              0x7000
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_4_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0xc
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_3_SW_DANGER_OVERRIDE_VALUE_BMSK                                               0xe00
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_3_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x9
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_2_SW_DANGER_OVERRIDE_VALUE_BMSK                                               0x1c0
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_2_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x6
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_1_SW_DANGER_OVERRIDE_VALUE_BMSK                                                0x38
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_1_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x3
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_0_SW_DANGER_OVERRIDE_VALUE_BMSK                                                 0x7
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_CLNT_0_SW_DANGER_OVERRIDE_VALUE_SHFT                                                 0x0

#define HWIO_QM_SW_DANGER_ADDR                                                                                         (QM_REG_BASE      + 0x00001a70)
#define HWIO_QM_SW_DANGER_RMSK                                                                                         0x3fffffff
#define HWIO_QM_SW_DANGER_IN          \
        in_dword(HWIO_QM_SW_DANGER_ADDR)
#define HWIO_QM_SW_DANGER_INM(m)      \
        in_dword_masked(HWIO_QM_SW_DANGER_ADDR, m)
#define HWIO_QM_SW_DANGER_OUT(v)      \
        out_dword(HWIO_QM_SW_DANGER_ADDR,v)
#define HWIO_QM_SW_DANGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SW_DANGER_ADDR,m,v,HWIO_QM_SW_DANGER_IN)
#define HWIO_QM_SW_DANGER_CLNT_9_SW_DANGER_BMSK                                                                        0x38000000
#define HWIO_QM_SW_DANGER_CLNT_9_SW_DANGER_SHFT                                                                              0x1b
#define HWIO_QM_SW_DANGER_CLNT_8_SW_DANGER_BMSK                                                                         0x7000000
#define HWIO_QM_SW_DANGER_CLNT_8_SW_DANGER_SHFT                                                                              0x18
#define HWIO_QM_SW_DANGER_CLNT_7_SW_DANGER_BMSK                                                                          0xe00000
#define HWIO_QM_SW_DANGER_CLNT_7_SW_DANGER_SHFT                                                                              0x15
#define HWIO_QM_SW_DANGER_CLNT_6_SW_DANGER_BMSK                                                                          0x1c0000
#define HWIO_QM_SW_DANGER_CLNT_6_SW_DANGER_SHFT                                                                              0x12
#define HWIO_QM_SW_DANGER_CLNT_5_SW_DANGER_BMSK                                                                           0x38000
#define HWIO_QM_SW_DANGER_CLNT_5_SW_DANGER_SHFT                                                                               0xf
#define HWIO_QM_SW_DANGER_CLNT_4_SW_DANGER_BMSK                                                                            0x7000
#define HWIO_QM_SW_DANGER_CLNT_4_SW_DANGER_SHFT                                                                               0xc
#define HWIO_QM_SW_DANGER_CLNT_3_SW_DANGER_BMSK                                                                             0xe00
#define HWIO_QM_SW_DANGER_CLNT_3_SW_DANGER_SHFT                                                                               0x9
#define HWIO_QM_SW_DANGER_CLNT_2_SW_DANGER_BMSK                                                                             0x1c0
#define HWIO_QM_SW_DANGER_CLNT_2_SW_DANGER_SHFT                                                                               0x6
#define HWIO_QM_SW_DANGER_CLNT_1_SW_DANGER_BMSK                                                                              0x38
#define HWIO_QM_SW_DANGER_CLNT_1_SW_DANGER_SHFT                                                                               0x3
#define HWIO_QM_SW_DANGER_CLNT_0_SW_DANGER_BMSK                                                                               0x7
#define HWIO_QM_SW_DANGER_CLNT_0_SW_DANGER_SHFT                                                                               0x0

#define HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR                                                                             (QM_REG_BASE      + 0x00001a74)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_RMSK                                                                             0x800007ff
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_IN          \
        in_dword(HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_INM(m)      \
        in_dword_masked(HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR, m)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_OUT(v)      \
        out_dword(HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR,v)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SW_DANGER_OVERRIDE_EN_ADDR,m,v,HWIO_QM_SW_DANGER_OVERRIDE_EN_IN)
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_SYSTEM_DANGER_SW_DANGER_OVERRIDE_EN_BMSK                                         0x80000000
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_SYSTEM_DANGER_SW_DANGER_OVERRIDE_EN_SHFT                                               0x1f
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_10_SW_DANGER_OVERRIDE_EN_BMSK                                                    0x400
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_10_SW_DANGER_OVERRIDE_EN_SHFT                                                      0xa
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_9_SW_DANGER_OVERRIDE_EN_BMSK                                                     0x200
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_9_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x9
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_8_SW_DANGER_OVERRIDE_EN_BMSK                                                     0x100
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_8_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x8
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_7_SW_DANGER_OVERRIDE_EN_BMSK                                                      0x80
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_7_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x7
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_6_SW_DANGER_OVERRIDE_EN_BMSK                                                      0x40
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_6_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x6
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_5_SW_DANGER_OVERRIDE_EN_BMSK                                                      0x20
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_5_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x5
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_4_SW_DANGER_OVERRIDE_EN_BMSK                                                      0x10
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_4_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x4
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_3_SW_DANGER_OVERRIDE_EN_BMSK                                                       0x8
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_3_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x3
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_2_SW_DANGER_OVERRIDE_EN_BMSK                                                       0x4
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_2_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x2
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_1_SW_DANGER_OVERRIDE_EN_BMSK                                                       0x2
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_1_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x1
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_0_SW_DANGER_OVERRIDE_EN_BMSK                                                       0x1
#define HWIO_QM_SW_DANGER_OVERRIDE_EN_CLNT_0_SW_DANGER_OVERRIDE_EN_SHFT                                                       0x0

#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_ADDR                                                               (QM_REG_BASE      + 0x00001a78)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_RMSK                                                                     0x3f
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_IN          \
        in_dword(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_ADDR)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_INM(m)      \
        in_dword_masked(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_ADDR, m)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_OUT(v)      \
        out_dword(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_ADDR,v)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_ADDR,m,v,HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_IN)
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_SYSTEM_DANGER_SW_DANGER_OVERRIDE_VALUE_BMSK                              0x38
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_SYSTEM_DANGER_SW_DANGER_OVERRIDE_VALUE_SHFT                               0x3
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_CLNT_10_SW_DANGER_OVERRIDE_VALUE_BMSK                                     0x7
#define HWIO_QM_SW_DANGER_OVERRIDE_VALUE_DSP_SYSTEM_CLNT_10_SW_DANGER_OVERRIDE_VALUE_SHFT                                     0x0

#define HWIO_QM_SW_DANGER_DSP_SYSTEM_ADDR                                                                              (QM_REG_BASE      + 0x00001a7c)
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_RMSK                                                                                    0x3f
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_IN          \
        in_dword(HWIO_QM_SW_DANGER_DSP_SYSTEM_ADDR)
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_INM(m)      \
        in_dword_masked(HWIO_QM_SW_DANGER_DSP_SYSTEM_ADDR, m)
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_OUT(v)      \
        out_dword(HWIO_QM_SW_DANGER_DSP_SYSTEM_ADDR,v)
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SW_DANGER_DSP_SYSTEM_ADDR,m,v,HWIO_QM_SW_DANGER_DSP_SYSTEM_IN)
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_SYSTEM_DANGER_SW_DANGER_BMSK                                                            0x38
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_SYSTEM_DANGER_SW_DANGER_SHFT                                                             0x3
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_CLNT_10_SW_DANGER_BMSK                                                                   0x7
#define HWIO_QM_SW_DANGER_DSP_SYSTEM_CLNT_10_SW_DANGER_SHFT                                                                   0x0

#define HWIO_QM_BIMC_QOS_CFG_ADDR                                                                                      (QM_REG_BASE      + 0x00001a90)
#define HWIO_QM_BIMC_QOS_CFG_RMSK                                                                                             0xf
#define HWIO_QM_BIMC_QOS_CFG_IN          \
        in_dword(HWIO_QM_BIMC_QOS_CFG_ADDR)
#define HWIO_QM_BIMC_QOS_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_BIMC_QOS_CFG_ADDR, m)
#define HWIO_QM_BIMC_QOS_CFG_OUT(v)      \
        out_dword(HWIO_QM_BIMC_QOS_CFG_ADDR,v)
#define HWIO_QM_BIMC_QOS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_BIMC_QOS_CFG_ADDR,m,v,HWIO_QM_BIMC_QOS_CFG_IN)
#define HWIO_QM_BIMC_QOS_CFG_PIMEM_QOS_SEL_BMSK                                                                               0x8
#define HWIO_QM_BIMC_QOS_CFG_PIMEM_QOS_SEL_SHFT                                                                               0x3
#define HWIO_QM_BIMC_QOS_CFG_MDSP_QOS_SEL_BMSK                                                                                0x4
#define HWIO_QM_BIMC_QOS_CFG_MDSP_QOS_SEL_SHFT                                                                                0x2
#define HWIO_QM_BIMC_QOS_CFG_MNOC_QOS_SEL_BMSK                                                                                0x2
#define HWIO_QM_BIMC_QOS_CFG_MNOC_QOS_SEL_SHFT                                                                                0x1
#define HWIO_QM_BIMC_QOS_CFG_SNOC_QOS_SEL_BMSK                                                                                0x1
#define HWIO_QM_BIMC_QOS_CFG_SNOC_QOS_SEL_SHFT                                                                                0x0

#define HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR                                                                              (QM_REG_BASE      + 0x00001a94)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_RMSK                                                                                     0x7
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_IN          \
        in_dword(HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_INM(m)      \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR, m)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_OUT(v)      \
        out_dword(HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR,v)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SYSTEM_DANGER_SU_CFG_ADDR,m,v,HWIO_QM_SYSTEM_DANGER_SU_CFG_IN)
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_3_BMSK                                                 0x4
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_3_SHFT                                                 0x2
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_2_BMSK                                                 0x2
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_2_SHFT                                                 0x1
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_1_BMSK                                                 0x1
#define HWIO_QM_SYSTEM_DANGER_SU_CFG_SYSTEM_DANGER_QOS_ASSIST_REQ_MODE_1_SHFT                                                 0x0

#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n)                                                                        (QM_REG_BASE      + 0x00001a98 + 0x4 * (n))
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_RMSK                                                                               0x87ff
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_MAXn                                                                                    3
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n), HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_RMSK)
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n), mask)
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n),val)
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_ADDR(n),mask,val,HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_INI(n))
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_FREQ_EQ_BMSK                                                                 0x8000
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_FREQ_EQ_SHFT                                                                    0xf
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_FREQ_BMSK                                                                     0x700
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_FREQ_SHFT                                                                       0x8
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_SU_H_BMSK                                                                      0xf0
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_SU_H_SHFT                                                                       0x4
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_SU_L_BMSK                                                                       0xf
#define HWIO_QM_SYSTEM_DANGER_SUF_QOS_n_THRES_SU_L_SHFT                                                                       0x0

#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n)                                                                         (QM_REG_BASE      + 0x00001aa4 + 0x4 * (n))
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_RMSK                                                                            0xff00008f
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_MAXn                                                                                     3
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_INI(n)        \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n), HWIO_QM_SYSTEM_DANGER_AD_QOS_n_RMSK)
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n), mask)
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_OUTI(n,val)    \
        out_dword(HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n),val)
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_SYSTEM_DANGER_AD_QOS_n_ADDR(n),mask,val,HWIO_QM_SYSTEM_DANGER_AD_QOS_n_INI(n))
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_AGG_BOOLEAN_FUNCTION_BMSK                                                       0xff000000
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_AGG_BOOLEAN_FUNCTION_SHFT                                                             0x18
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_THRES_DANGER_EQ_BMSK                                                                  0x80
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_THRES_DANGER_EQ_SHFT                                                                   0x7
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_THRES_DANGER_BMSK                                                                      0xf
#define HWIO_QM_SYSTEM_DANGER_AD_QOS_n_THRES_DANGER_SHFT                                                                      0x0

#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR                                                                        (QM_REG_BASE      + 0x00001af0)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_RMSK                                                                               0x3
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_IN          \
        in_dword(HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR, m)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR,v)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_ADDR,m,v,HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_IN)
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_MISSION_MODE_CAPTURE_BMSK                                                          0x2
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_MISSION_MODE_CAPTURE_SHFT                                                          0x1
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_MISSION_MODE_EN_BMSK                                                               0x1
#define HWIO_QM_TPDM_BC_MISSION_MODE_CNTRL_MISSION_MODE_EN_SHFT                                                               0x0

#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR                                                              (QM_REG_BASE      + 0x00001af4)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_RMSK                                                              0xffffffff
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_IN          \
        in_dword(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR, m)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_OUT(v)      \
        out_dword(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR,v)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_ADDR,m,v,HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_IN)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_STATISTICS_DURATION_CNTR_THR_BMSK                                 0xffffffff
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_THR_STATISTICS_DURATION_CNTR_THR_SHFT                                        0x0

#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_ADDR                                                         (QM_REG_BASE      + 0x00001af8)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_RMSK                                                         0xffffffff
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_ADDR)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_ADDR, m)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_STATISTICS_DURATION_CNTR_READBACK_BMSK                       0xffffffff
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_CNTR_READBACK_STATISTICS_DURATION_CNTR_READBACK_SHFT                              0x0

#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_ADDR                                                                (QM_REG_BASE      + 0x00001afc)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_RMSK                                                                       0x3
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_IN          \
        in_dword(HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_ADDR)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_ADDR, m)
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_STATISTICS_DURATION_CNTR_STURATED_BMSK                                     0x2
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_STATISTICS_DURATION_CNTR_STURATED_SHFT                                     0x1
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_STATISTICS_DURATION_CNTR_OVER_THR_BMSK                                     0x1
#define HWIO_QM_TPDM_BC_STATISTICS_DURATION_STATUS_STATISTICS_DURATION_CNTR_OVER_THR_SHFT                                     0x0

#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_ADDR(n)                                                                        (QM_REG_BASE      + 0x00001b00 + 0x4 * (n))
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_RMSK                                                                           0xffffffff
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_MAXn                                                                                   31
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_INI(n)        \
        in_dword_masked(HWIO_QM_TPDM_BC_n_CNTR_READBACK_ADDR(n), HWIO_QM_TPDM_BC_n_CNTR_READBACK_RMSK)
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_TPDM_BC_n_CNTR_READBACK_ADDR(n), mask)
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_CNTR_READBACK_BMSK                                                             0xffffffff
#define HWIO_QM_TPDM_BC_n_CNTR_READBACK_CNTR_READBACK_SHFT                                                                    0x0

#define HWIO_QM_DEBUG_BUS_CTLR_ADDR                                                                                    (QM_REG_BASE      + 0x00002008)
#define HWIO_QM_DEBUG_BUS_CTLR_RMSK                                                                                    0x80001f01
#define HWIO_QM_DEBUG_BUS_CTLR_IN          \
        in_dword(HWIO_QM_DEBUG_BUS_CTLR_ADDR)
#define HWIO_QM_DEBUG_BUS_CTLR_INM(m)      \
        in_dword_masked(HWIO_QM_DEBUG_BUS_CTLR_ADDR, m)
#define HWIO_QM_DEBUG_BUS_CTLR_OUT(v)      \
        out_dword(HWIO_QM_DEBUG_BUS_CTLR_ADDR,v)
#define HWIO_QM_DEBUG_BUS_CTLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DEBUG_BUS_CTLR_ADDR,m,v,HWIO_QM_DEBUG_BUS_CTLR_IN)
#define HWIO_QM_DEBUG_BUS_CTLR_DEBUG_BUS_SIGNATURE_READBACK_BMSK                                                       0x80000000
#define HWIO_QM_DEBUG_BUS_CTLR_DEBUG_BUS_SIGNATURE_READBACK_SHFT                                                             0x1f
#define HWIO_QM_DEBUG_BUS_CTLR_QM_DEBUG_BUS_SEL_BMSK                                                                       0x1f00
#define HWIO_QM_DEBUG_BUS_CTLR_QM_DEBUG_BUS_SEL_SHFT                                                                          0x8
#define HWIO_QM_DEBUG_BUS_CTLR_QM_DEBUG_BUS_EN_BMSK                                                                           0x1
#define HWIO_QM_DEBUG_BUS_CTLR_QM_DEBUG_BUS_EN_SHFT                                                                           0x0

#define HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR                                                                               (QM_REG_BASE      + 0x0000200c)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_RMSK                                                                                0x3ffffff
#define HWIO_QM_DEBUG_BUS_SIGNATURE_IN          \
        in_dword(HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_INM(m)      \
        in_dword_masked(HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR, m)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_OUT(v)      \
        out_dword(HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR,v)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_DEBUG_BUS_SIGNATURE_ADDR,m,v,HWIO_QM_DEBUG_BUS_SIGNATURE_IN)
#define HWIO_QM_DEBUG_BUS_SIGNATURE_DEBUG_BUS_SIGNATURE_BMSK                                                            0x3ffffff
#define HWIO_QM_DEBUG_BUS_SIGNATURE_DEBUG_BUS_SIGNATURE_SHFT                                                                  0x0

#define HWIO_QM_DEBUG_BUS_READBACK_ADDR                                                                                (QM_REG_BASE      + 0x00002010)
#define HWIO_QM_DEBUG_BUS_READBACK_RMSK                                                                                0xffffffff
#define HWIO_QM_DEBUG_BUS_READBACK_IN          \
        in_dword(HWIO_QM_DEBUG_BUS_READBACK_ADDR)
#define HWIO_QM_DEBUG_BUS_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DEBUG_BUS_READBACK_ADDR, m)
#define HWIO_QM_DEBUG_BUS_READBACK_QM_DEBUG_BUS_READBACK_BMSK                                                          0xffffffff
#define HWIO_QM_DEBUG_BUS_READBACK_QM_DEBUG_BUS_READBACK_SHFT                                                                 0x0

#define HWIO_QM_TPDM_HWE_CTLR_ADDR                                                                                     (QM_REG_BASE      + 0x00002014)
#define HWIO_QM_TPDM_HWE_CTLR_RMSK                                                                                     0x80000000
#define HWIO_QM_TPDM_HWE_CTLR_IN          \
        in_dword(HWIO_QM_TPDM_HWE_CTLR_ADDR)
#define HWIO_QM_TPDM_HWE_CTLR_INM(m)      \
        in_dword_masked(HWIO_QM_TPDM_HWE_CTLR_ADDR, m)
#define HWIO_QM_TPDM_HWE_CTLR_OUT(v)      \
        out_dword(HWIO_QM_TPDM_HWE_CTLR_ADDR,v)
#define HWIO_QM_TPDM_HWE_CTLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_TPDM_HWE_CTLR_ADDR,m,v,HWIO_QM_TPDM_HWE_CTLR_IN)
#define HWIO_QM_TPDM_HWE_CTLR_EN_BMSK                                                                                  0x80000000
#define HWIO_QM_TPDM_HWE_CTLR_EN_SHFT                                                                                        0x1f

#define HWIO_QM_HW_EVENTS_READBACK_ADDR                                                                                (QM_REG_BASE      + 0x00002018)
#define HWIO_QM_HW_EVENTS_READBACK_RMSK                                                                                0xffffffff
#define HWIO_QM_HW_EVENTS_READBACK_IN          \
        in_dword(HWIO_QM_HW_EVENTS_READBACK_ADDR)
#define HWIO_QM_HW_EVENTS_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_HW_EVENTS_READBACK_ADDR, m)
#define HWIO_QM_HW_EVENTS_READBACK_QM_HW_EVENTS_READBACK_BMSK                                                          0xffffffff
#define HWIO_QM_HW_EVENTS_READBACK_QM_HW_EVENTS_READBACK_SHFT                                                                 0x0

#define HWIO_QM_STM_MUX_SEL_n_ADDR(n)                                                                                  (QM_REG_BASE      + 0x00002020 + 0x4 * (n))
#define HWIO_QM_STM_MUX_SEL_n_RMSK                                                                                     0x80000007
#define HWIO_QM_STM_MUX_SEL_n_MAXn                                                                                             31
#define HWIO_QM_STM_MUX_SEL_n_INI(n)        \
        in_dword_masked(HWIO_QM_STM_MUX_SEL_n_ADDR(n), HWIO_QM_STM_MUX_SEL_n_RMSK)
#define HWIO_QM_STM_MUX_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_QM_STM_MUX_SEL_n_ADDR(n), mask)
#define HWIO_QM_STM_MUX_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_QM_STM_MUX_SEL_n_ADDR(n),val)
#define HWIO_QM_STM_MUX_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QM_STM_MUX_SEL_n_ADDR(n),mask,val,HWIO_QM_STM_MUX_SEL_n_INI(n))
#define HWIO_QM_STM_MUX_SEL_n_EN_BMSK                                                                                  0x80000000
#define HWIO_QM_STM_MUX_SEL_n_EN_SHFT                                                                                        0x1f
#define HWIO_QM_STM_MUX_SEL_n_SEL_BMSK                                                                                        0x7
#define HWIO_QM_STM_MUX_SEL_n_SEL_SHFT                                                                                        0x0

#define HWIO_QM_DT_STATUS_ADDR                                                                                         (QM_REG_BASE      + 0x00002200)
#define HWIO_QM_DT_STATUS_RMSK                                                                                                0x7
#define HWIO_QM_DT_STATUS_IN          \
        in_dword(HWIO_QM_DT_STATUS_ADDR)
#define HWIO_QM_DT_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_DT_STATUS_ADDR, m)
#define HWIO_QM_DT_STATUS_DT_POST_STALL_ACTIVE_READBACK_BMSK                                                                  0x4
#define HWIO_QM_DT_STATUS_DT_POST_STALL_ACTIVE_READBACK_SHFT                                                                  0x2
#define HWIO_QM_DT_STATUS_DT_PRE_STALL_ACTIVE_READBACK_BMSK                                                                   0x2
#define HWIO_QM_DT_STATUS_DT_PRE_STALL_ACTIVE_READBACK_SHFT                                                                   0x1
#define HWIO_QM_DT_STATUS_DT_ACK_BYPASS_EN_READBACK_BMSK                                                                      0x1
#define HWIO_QM_DT_STATUS_DT_ACK_BYPASS_EN_READBACK_SHFT                                                                      0x0

#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_ADDR                                                                        (QM_REG_BASE      + 0x00002204)
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_RMSK                                                                           0xfffff
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_DT_PRE_STALL_CNTR_READBACK_ADDR)
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DT_PRE_STALL_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_DT_PRE_STALL_CNTR_READBACK_BMSK                                                0xfffff
#define HWIO_QM_DT_PRE_STALL_CNTR_READBACK_DT_PRE_STALL_CNTR_READBACK_SHFT                                                    0x0

#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_ADDR                                                                       (QM_REG_BASE      + 0x00002208)
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_RMSK                                                                          0xfffff
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_DT_POST_STALL_CNTR_READBACK_ADDR)
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_DT_POST_STALL_CNTR_READBACK_ADDR, m)
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_DT_POST_STALL_CNTR_READBACK_BMSK                                              0xfffff
#define HWIO_QM_DT_POST_STALL_CNTR_READBACK_DT_POST_STALL_CNTR_READBACK_SHFT                                                  0x0

#define HWIO_QM_SMMU_INV_STATUS_ADDR                                                                                   (QM_REG_BASE      + 0x00002210)
#define HWIO_QM_SMMU_INV_STATUS_RMSK                                                                                          0x7
#define HWIO_QM_SMMU_INV_STATUS_IN          \
        in_dword(HWIO_QM_SMMU_INV_STATUS_ADDR)
#define HWIO_QM_SMMU_INV_STATUS_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_STATUS_ADDR, m)
#define HWIO_QM_SMMU_INV_STATUS_SMMU_INV_POST_STALL_ACTIVE_READBACK_BMSK                                                      0x4
#define HWIO_QM_SMMU_INV_STATUS_SMMU_INV_POST_STALL_ACTIVE_READBACK_SHFT                                                      0x2
#define HWIO_QM_SMMU_INV_STATUS_SMMU_INV_PRE_STALL_ACTIVE_READBACK_BMSK                                                       0x2
#define HWIO_QM_SMMU_INV_STATUS_SMMU_INV_PRE_STALL_ACTIVE_READBACK_SHFT                                                       0x1
#define HWIO_QM_SMMU_INV_STATUS_SMMU_INV_ACK_BYPASS_EN_READBACK_BMSK                                                          0x1
#define HWIO_QM_SMMU_INV_STATUS_SMMU_INV_ACK_BYPASS_EN_READBACK_SHFT                                                          0x0

#define HWIO_QM_SMMU_INV_PRE_STALL_CNTR_READBACK_ADDR                                                                  (QM_REG_BASE      + 0x00002214)
#define HWIO_QM_SMMU_INV_PRE_STALL_CNTR_READBACK_RMSK                                                                     0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_SMMU_INV_PRE_STALL_CNTR_READBACK_ADDR)
#define HWIO_QM_SMMU_INV_PRE_STALL_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_PRE_STALL_CNTR_READBACK_ADDR, m)
#define HWIO_QM_SMMU_INV_PRE_STALL_CNTR_READBACK_SMMU_INV_PRE_STALL_CNTR_READBACK_BMSK                                    0xfffff
#define HWIO_QM_SMMU_INV_PRE_STALL_CNTR_READBACK_SMMU_INV_PRE_STALL_CNTR_READBACK_SHFT                                        0x0

#define HWIO_QM_SMMU_INV_POST_STALL_CNTR_READBACK_ADDR                                                                 (QM_REG_BASE      + 0x00002218)
#define HWIO_QM_SMMU_INV_POST_STALL_CNTR_READBACK_RMSK                                                                    0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_CNTR_READBACK_IN          \
        in_dword(HWIO_QM_SMMU_INV_POST_STALL_CNTR_READBACK_ADDR)
#define HWIO_QM_SMMU_INV_POST_STALL_CNTR_READBACK_INM(m)      \
        in_dword_masked(HWIO_QM_SMMU_INV_POST_STALL_CNTR_READBACK_ADDR, m)
#define HWIO_QM_SMMU_INV_POST_STALL_CNTR_READBACK_SMMU_INV_POST_STALL_CNTR_READBACK_BMSK                                  0xfffff
#define HWIO_QM_SMMU_INV_POST_STALL_CNTR_READBACK_SMMU_INV_POST_STALL_CNTR_READBACK_SHFT                                      0x0

#define HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR                                                                                 (QM_REG_BASE      + 0x00003000)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_RMSK                                                                                        0x1
#define HWIO_QM_OBS_DBG_ATB_CNTRL_IN          \
        in_dword(HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_INM(m)      \
        in_dword_masked(HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR, m)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_OUT(v)      \
        out_dword(HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR,v)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_OBS_DBG_ATB_CNTRL_ADDR,m,v,HWIO_QM_OBS_DBG_ATB_CNTRL_IN)
#define HWIO_QM_OBS_DBG_ATB_CNTRL_ATB_EN_BMSK                                                                                 0x1
#define HWIO_QM_OBS_DBG_ATB_CNTRL_ATB_EN_SHFT                                                                                 0x0

#define HWIO_QM_SECURE_SPARE_REGS_V2_ADDR                                                                              (QM_REG_BASE      + 0x00003004)
#define HWIO_QM_SECURE_SPARE_REGS_V2_RMSK                                                                              0xffffffff
#define HWIO_QM_SECURE_SPARE_REGS_V2_IN          \
        in_dword(HWIO_QM_SECURE_SPARE_REGS_V2_ADDR)
#define HWIO_QM_SECURE_SPARE_REGS_V2_INM(m)      \
        in_dword_masked(HWIO_QM_SECURE_SPARE_REGS_V2_ADDR, m)
#define HWIO_QM_SECURE_SPARE_REGS_V2_OUT(v)      \
        out_dword(HWIO_QM_SECURE_SPARE_REGS_V2_ADDR,v)
#define HWIO_QM_SECURE_SPARE_REGS_V2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QM_SECURE_SPARE_REGS_V2_ADDR,m,v,HWIO_QM_SECURE_SPARE_REGS_V2_IN)
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_31_BMSK                                                             0x80000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_31_SHFT                                                                   0x1f
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_30_BMSK                                                             0x40000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_30_SHFT                                                                   0x1e
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_29_BMSK                                                             0x20000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_29_SHFT                                                                   0x1d
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_28_BMSK                                                             0x10000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_28_SHFT                                                                   0x1c
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_27_BMSK                                                              0x8000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_27_SHFT                                                                   0x1b
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_26_BMSK                                                              0x4000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_26_SHFT                                                                   0x1a
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_25_BMSK                                                              0x2000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_25_SHFT                                                                   0x19
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_24_BMSK                                                              0x1000000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_24_SHFT                                                                   0x18
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_23_BMSK                                                               0x800000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_23_SHFT                                                                   0x17
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_22_BMSK                                                               0x400000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_22_SHFT                                                                   0x16
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_21_BMSK                                                               0x200000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_21_SHFT                                                                   0x15
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_20_BMSK                                                               0x100000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_20_SHFT                                                                   0x14
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_19_BMSK                                                                0x80000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_19_SHFT                                                                   0x13
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_18_BMSK                                                                0x40000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_18_SHFT                                                                   0x12
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_17_BMSK                                                                0x20000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_17_SHFT                                                                   0x11
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_16_BMSK                                                                0x10000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_16_SHFT                                                                   0x10
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_15_BMSK                                                                 0x8000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_15_SHFT                                                                    0xf
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_14_BMSK                                                                 0x4000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_14_SHFT                                                                    0xe
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_13_BMSK                                                                 0x2000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_13_SHFT                                                                    0xd
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_12_BMSK                                                                 0x1000
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_12_SHFT                                                                    0xc
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_11_BMSK                                                                  0x800
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_11_SHFT                                                                    0xb
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_10_BMSK                                                                  0x400
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_10_SHFT                                                                    0xa
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_9_BMSK                                                                   0x200
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_9_SHFT                                                                     0x9
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_8_BMSK                                                                   0x100
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_8_SHFT                                                                     0x8
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_7_BMSK                                                                    0x80
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_7_SHFT                                                                     0x7
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_6_BMSK                                                                    0x40
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_6_SHFT                                                                     0x6
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_5_BMSK                                                                    0x20
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_5_SHFT                                                                     0x5
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_4_BMSK                                                                    0x10
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_4_SHFT                                                                     0x4
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_3_BMSK                                                                     0x8
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_3_SHFT                                                                     0x3
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_2_BMSK                                                                     0x4
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_2_SHFT                                                                     0x2
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_1_BMSK                                                                     0x2
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_1_SHFT                                                                     0x1
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_0_BMSK                                                                     0x1
#define HWIO_QM_SECURE_SPARE_REGS_V2_SPARE_REG_BIT_0_SHFT                                                                     0x0


#endif /* __ICBCFG_HWIO_H__ */
