06173340336c ("drm/i915: Define and compute Transcoder CMRR registers")
6eb82761887a ("drm/i915: Separate VRR related register definitions")
fc8fc81cb830 ("drm/i915: Update indentation for VRR registers and bits")
deac76110108 ("drm/i915: pass dev_priv explicitly to TRANS_VRR_VSYNC")
0f5b235f8760 ("drm/i915: pass dev_priv explicitly to TRANS_PUSH")
48d47a408353 ("drm/i915: pass dev_priv explicitly to TRANS_VRR_STATUS2")
e050e2acedcf ("drm/i915: pass dev_priv explicitly to TRANS_VRR_FLIPLINE")
2e6cb8775f5c ("drm/i915: pass dev_priv explicitly to TRANS_VRR_VTOTAL_PREV")
8ae4afceed9e ("drm/i915: pass dev_priv explicitly to TRANS_VRR_STATUS")
3043b74f2ebd ("drm/i915: pass dev_priv explicitly to TRANS_VRR_VMAXSHIFT")
d9d2f4419554 ("drm/i915: pass dev_priv explicitly to TRANS_VRR_VMIN")
eadb8f40e1ed ("drm/i915: pass dev_priv explicitly to TRANS_VRR_VMAX")
975a0f68f0d5 ("drm/i915: pass dev_priv explicitly to TRANS_VRR_CTL")
407569ff7909 ("drm/i915: pass dev_priv to _MMIO_PIPE2, _MMIO_TRANS2, _MMIO_CURSOR2")
e8cd188e91bb ("drm/i915/display: Compute vrr_vsync params")
12ea89291603 ("drm/i915/dp: Add Read/Write support for Adaptive Sync SDP")
