/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A */
#define A__0__INTTYPE CYREG_PICU12_INTTYPE4
#define A__0__MASK 0x10u
#define A__0__PC CYREG_PRT12_PC4
#define A__0__PORT 12u
#define A__0__SHIFT 4u
#define A__AG CYREG_PRT12_AG
#define A__BIE CYREG_PRT12_BIE
#define A__BIT_MASK CYREG_PRT12_BIT_MASK
#define A__BYP CYREG_PRT12_BYP
#define A__DM0 CYREG_PRT12_DM0
#define A__DM1 CYREG_PRT12_DM1
#define A__DM2 CYREG_PRT12_DM2
#define A__DR CYREG_PRT12_DR
#define A__INP_DIS CYREG_PRT12_INP_DIS
#define A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define A__MASK 0x10u
#define A__PORT 12u
#define A__PRT CYREG_PRT12_PRT
#define A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define A__PS CYREG_PRT12_PS
#define A__SHIFT 4u
#define A__SIO_CFG CYREG_PRT12_SIO_CFG
#define A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define A__SLW CYREG_PRT12_SLW

/* B */
#define B__0__INTTYPE CYREG_PICU2_INTTYPE0
#define B__0__MASK 0x01u
#define B__0__PC CYREG_PRT2_PC0
#define B__0__PORT 2u
#define B__0__SHIFT 0u
#define B__AG CYREG_PRT2_AG
#define B__AMUX CYREG_PRT2_AMUX
#define B__BIE CYREG_PRT2_BIE
#define B__BIT_MASK CYREG_PRT2_BIT_MASK
#define B__BYP CYREG_PRT2_BYP
#define B__CTL CYREG_PRT2_CTL
#define B__DM0 CYREG_PRT2_DM0
#define B__DM1 CYREG_PRT2_DM1
#define B__DM2 CYREG_PRT2_DM2
#define B__DR CYREG_PRT2_DR
#define B__INP_DIS CYREG_PRT2_INP_DIS
#define B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define B__LCD_EN CYREG_PRT2_LCD_EN
#define B__MASK 0x01u
#define B__PORT 2u
#define B__PRT CYREG_PRT2_PRT
#define B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define B__PS CYREG_PRT2_PS
#define B__SHIFT 0u
#define B__SLW CYREG_PRT2_SLW

/* SS */
#define SS__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SS__0__MASK 0x08u
#define SS__0__PC CYREG_PRT12_PC3
#define SS__0__PORT 12u
#define SS__0__SHIFT 3u
#define SS__AG CYREG_PRT12_AG
#define SS__BIE CYREG_PRT12_BIE
#define SS__BIT_MASK CYREG_PRT12_BIT_MASK
#define SS__BYP CYREG_PRT12_BYP
#define SS__DM0 CYREG_PRT12_DM0
#define SS__DM1 CYREG_PRT12_DM1
#define SS__DM2 CYREG_PRT12_DM2
#define SS__DR CYREG_PRT12_DR
#define SS__INP_DIS CYREG_PRT12_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SS__MASK 0x08u
#define SS__PORT 12u
#define SS__PRT CYREG_PRT12_PRT
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SS__PS CYREG_PRT12_PS
#define SS__SHIFT 3u
#define SS__SIO_CFG CYREG_PRT12_SIO_CFG
#define SS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SS__SLW CYREG_PRT12_SLW

/* Clk */
#define Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clk__CFG2_SRC_SEL_MASK 0x07u
#define Clk__INDEX 0x00u
#define Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk__PM_ACT_MSK 0x01u
#define Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk__PM_STBY_MSK 0x01u

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* SPI */
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB06_ST
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB05_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB05_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB05_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB05_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB05_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB05_F1
#define SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_IntClock__INDEX 0x01u
#define SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_IntClock__PM_ACT_MSK 0x02u
#define SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_IntClock__PM_STBY_MSK 0x02u

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU12_INTTYPE0
#define MISO__0__MASK 0x01u
#define MISO__0__PC CYREG_PRT12_PC0
#define MISO__0__PORT 12u
#define MISO__0__SHIFT 0u
#define MISO__AG CYREG_PRT12_AG
#define MISO__BIE CYREG_PRT12_BIE
#define MISO__BIT_MASK CYREG_PRT12_BIT_MASK
#define MISO__BYP CYREG_PRT12_BYP
#define MISO__DM0 CYREG_PRT12_DM0
#define MISO__DM1 CYREG_PRT12_DM1
#define MISO__DM2 CYREG_PRT12_DM2
#define MISO__DR CYREG_PRT12_DR
#define MISO__INP_DIS CYREG_PRT12_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MISO__MASK 0x01u
#define MISO__PORT 12u
#define MISO__PRT CYREG_PRT12_PRT
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MISO__PS CYREG_PRT12_PS
#define MISO__SHIFT 0u
#define MISO__SIO_CFG CYREG_PRT12_SIO_CFG
#define MISO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MISO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MISO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MISO__SLW CYREG_PRT12_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU12_INTTYPE1
#define MOSI__0__MASK 0x02u
#define MOSI__0__PC CYREG_PRT12_PC1
#define MOSI__0__PORT 12u
#define MOSI__0__SHIFT 1u
#define MOSI__AG CYREG_PRT12_AG
#define MOSI__BIE CYREG_PRT12_BIE
#define MOSI__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI__BYP CYREG_PRT12_BYP
#define MOSI__DM0 CYREG_PRT12_DM0
#define MOSI__DM1 CYREG_PRT12_DM1
#define MOSI__DM2 CYREG_PRT12_DM2
#define MOSI__DR CYREG_PRT12_DR
#define MOSI__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI__MASK 0x02u
#define MOSI__PORT 12u
#define MOSI__PRT CYREG_PRT12_PRT
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI__PS CYREG_PRT12_PS
#define MOSI__SHIFT 1u
#define MOSI__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI__SLW CYREG_PRT12_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU12_INTTYPE2
#define SCLK__0__MASK 0x04u
#define SCLK__0__PC CYREG_PRT12_PC2
#define SCLK__0__PORT 12u
#define SCLK__0__SHIFT 2u
#define SCLK__AG CYREG_PRT12_AG
#define SCLK__BIE CYREG_PRT12_BIE
#define SCLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK__BYP CYREG_PRT12_BYP
#define SCLK__DM0 CYREG_PRT12_DM0
#define SCLK__DM1 CYREG_PRT12_DM1
#define SCLK__DM2 CYREG_PRT12_DM2
#define SCLK__DR CYREG_PRT12_DR
#define SCLK__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK__MASK 0x04u
#define SCLK__PORT 12u
#define SCLK__PRT CYREG_PRT12_PRT
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK__PS CYREG_PRT12_PS
#define SCLK__SHIFT 2u
#define SCLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK__SLW CYREG_PRT12_SLW

/* UART */
#define UART_tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define UART_tx__0__MASK 0x80u
#define UART_tx__0__PC CYREG_PRT12_PC7
#define UART_tx__0__PORT 12u
#define UART_tx__0__SHIFT 7u
#define UART_tx__AG CYREG_PRT12_AG
#define UART_tx__BIE CYREG_PRT12_BIE
#define UART_tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define UART_tx__BYP CYREG_PRT12_BYP
#define UART_tx__DM0 CYREG_PRT12_DM0
#define UART_tx__DM1 CYREG_PRT12_DM1
#define UART_tx__DM2 CYREG_PRT12_DM2
#define UART_tx__DR CYREG_PRT12_DR
#define UART_tx__INP_DIS CYREG_PRT12_INP_DIS
#define UART_tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define UART_tx__MASK 0x80u
#define UART_tx__PORT 12u
#define UART_tx__PRT CYREG_PRT12_PRT
#define UART_tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define UART_tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define UART_tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define UART_tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define UART_tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define UART_tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define UART_tx__PS CYREG_PRT12_PS
#define UART_tx__SHIFT 7u
#define UART_tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define UART_tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define UART_tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define UART_tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define UART_tx__SLW CYREG_PRT12_SLW

/* DMA_Tx */
#define DMA_Tx__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_Tx__DRQ_NUMBER 0u
#define DMA_Tx__NUMBEROF_TDS 0u
#define DMA_Tx__PRIORITY 2u
#define DMA_Tx__TERMIN_EN 0u
#define DMA_Tx__TERMIN_SEL 0u
#define DMA_Tx__TERMOUT0_EN 1u
#define DMA_Tx__TERMOUT0_SEL 0u
#define DMA_Tx__TERMOUT1_EN 0u
#define DMA_Tx__TERMOUT1_SEL 0u

/* TXgate */
#define TXgate__0__INTTYPE CYREG_PICU0_INTTYPE1
#define TXgate__0__MASK 0x02u
#define TXgate__0__PC CYREG_PRT0_PC1
#define TXgate__0__PORT 0u
#define TXgate__0__SHIFT 1u
#define TXgate__AG CYREG_PRT0_AG
#define TXgate__AMUX CYREG_PRT0_AMUX
#define TXgate__BIE CYREG_PRT0_BIE
#define TXgate__BIT_MASK CYREG_PRT0_BIT_MASK
#define TXgate__BYP CYREG_PRT0_BYP
#define TXgate__CTL CYREG_PRT0_CTL
#define TXgate__DM0 CYREG_PRT0_DM0
#define TXgate__DM1 CYREG_PRT0_DM1
#define TXgate__DM2 CYREG_PRT0_DM2
#define TXgate__DR CYREG_PRT0_DR
#define TXgate__INP_DIS CYREG_PRT0_INP_DIS
#define TXgate__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define TXgate__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define TXgate__LCD_EN CYREG_PRT0_LCD_EN
#define TXgate__MASK 0x02u
#define TXgate__PORT 0u
#define TXgate__PRT CYREG_PRT0_PRT
#define TXgate__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define TXgate__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define TXgate__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define TXgate__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define TXgate__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define TXgate__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define TXgate__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define TXgate__PS CYREG_PRT0_PS
#define TXgate__SHIFT 1u
#define TXgate__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Control */
#define Control_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Sync_ctrl_reg__0__POS 0
#define Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Control_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Control_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Control_Sync_ctrl_reg__MASK 0x01u
#define Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Control_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* DISP_DC */
#define DISP_DC__0__INTTYPE CYREG_PICU2_INTTYPE4
#define DISP_DC__0__MASK 0x10u
#define DISP_DC__0__PC CYREG_PRT2_PC4
#define DISP_DC__0__PORT 2u
#define DISP_DC__0__SHIFT 4u
#define DISP_DC__AG CYREG_PRT2_AG
#define DISP_DC__AMUX CYREG_PRT2_AMUX
#define DISP_DC__BIE CYREG_PRT2_BIE
#define DISP_DC__BIT_MASK CYREG_PRT2_BIT_MASK
#define DISP_DC__BYP CYREG_PRT2_BYP
#define DISP_DC__CTL CYREG_PRT2_CTL
#define DISP_DC__DM0 CYREG_PRT2_DM0
#define DISP_DC__DM1 CYREG_PRT2_DM1
#define DISP_DC__DM2 CYREG_PRT2_DM2
#define DISP_DC__DR CYREG_PRT2_DR
#define DISP_DC__INP_DIS CYREG_PRT2_INP_DIS
#define DISP_DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DISP_DC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DISP_DC__LCD_EN CYREG_PRT2_LCD_EN
#define DISP_DC__MASK 0x10u
#define DISP_DC__PORT 2u
#define DISP_DC__PRT CYREG_PRT2_PRT
#define DISP_DC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DISP_DC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DISP_DC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DISP_DC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DISP_DC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DISP_DC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DISP_DC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DISP_DC__PS CYREG_PRT2_PS
#define DISP_DC__SHIFT 4u
#define DISP_DC__SLW CYREG_PRT2_SLW

/* QuadDec */
#define QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_bQuadDec_Stsreg__0__POS 0
#define QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_bQuadDec_Stsreg__1__POS 1
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_bQuadDec_Stsreg__2__POS 2
#define QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_bQuadDec_Stsreg__3__POS 3
#define QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB05_A0
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB05_A1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB05_D0
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB05_D1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB05_F0
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB05_F1
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define QuadDec_SW__0__INTTYPE CYREG_PICU12_INTTYPE5
#define QuadDec_SW__0__MASK 0x20u
#define QuadDec_SW__0__PC CYREG_PRT12_PC5
#define QuadDec_SW__0__PORT 12u
#define QuadDec_SW__0__SHIFT 5u
#define QuadDec_SW__AG CYREG_PRT12_AG
#define QuadDec_SW__BIE CYREG_PRT12_BIE
#define QuadDec_SW__BIT_MASK CYREG_PRT12_BIT_MASK
#define QuadDec_SW__BYP CYREG_PRT12_BYP
#define QuadDec_SW__DM0 CYREG_PRT12_DM0
#define QuadDec_SW__DM1 CYREG_PRT12_DM1
#define QuadDec_SW__DM2 CYREG_PRT12_DM2
#define QuadDec_SW__DR CYREG_PRT12_DR
#define QuadDec_SW__INP_DIS CYREG_PRT12_INP_DIS
#define QuadDec_SW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define QuadDec_SW__MASK 0x20u
#define QuadDec_SW__PORT 12u
#define QuadDec_SW__PRT CYREG_PRT12_PRT
#define QuadDec_SW__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define QuadDec_SW__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define QuadDec_SW__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define QuadDec_SW__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define QuadDec_SW__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define QuadDec_SW__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define QuadDec_SW__PS CYREG_PRT12_PS
#define QuadDec_SW__SHIFT 5u
#define QuadDec_SW__SIO_CFG CYREG_PRT12_SIO_CFG
#define QuadDec_SW__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define QuadDec_SW__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define QuadDec_SW__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define QuadDec_SW__SLW CYREG_PRT12_SLW

/* Rx_gate */
#define Rx_gate__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Rx_gate__0__MASK 0x01u
#define Rx_gate__0__PC CYREG_PRT0_PC0
#define Rx_gate__0__PORT 0u
#define Rx_gate__0__SHIFT 0u
#define Rx_gate__AG CYREG_PRT0_AG
#define Rx_gate__AMUX CYREG_PRT0_AMUX
#define Rx_gate__BIE CYREG_PRT0_BIE
#define Rx_gate__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_gate__BYP CYREG_PRT0_BYP
#define Rx_gate__CTL CYREG_PRT0_CTL
#define Rx_gate__DM0 CYREG_PRT0_DM0
#define Rx_gate__DM1 CYREG_PRT0_DM1
#define Rx_gate__DM2 CYREG_PRT0_DM2
#define Rx_gate__DR CYREG_PRT0_DR
#define Rx_gate__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_gate__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx_gate__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_gate__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_gate__MASK 0x01u
#define Rx_gate__PORT 0u
#define Rx_gate__PRT CYREG_PRT0_PRT
#define Rx_gate__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_gate__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_gate__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_gate__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_gate__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_gate__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_gate__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_gate__PS CYREG_PRT0_PS
#define Rx_gate__SHIFT 0u
#define Rx_gate__SLW CYREG_PRT0_SLW

/* DISP_RST */
#define DISP_RST__0__INTTYPE CYREG_PICU2_INTTYPE3
#define DISP_RST__0__MASK 0x08u
#define DISP_RST__0__PC CYREG_PRT2_PC3
#define DISP_RST__0__PORT 2u
#define DISP_RST__0__SHIFT 3u
#define DISP_RST__AG CYREG_PRT2_AG
#define DISP_RST__AMUX CYREG_PRT2_AMUX
#define DISP_RST__BIE CYREG_PRT2_BIE
#define DISP_RST__BIT_MASK CYREG_PRT2_BIT_MASK
#define DISP_RST__BYP CYREG_PRT2_BYP
#define DISP_RST__CTL CYREG_PRT2_CTL
#define DISP_RST__DM0 CYREG_PRT2_DM0
#define DISP_RST__DM1 CYREG_PRT2_DM1
#define DISP_RST__DM2 CYREG_PRT2_DM2
#define DISP_RST__DR CYREG_PRT2_DR
#define DISP_RST__INP_DIS CYREG_PRT2_INP_DIS
#define DISP_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DISP_RST__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DISP_RST__LCD_EN CYREG_PRT2_LCD_EN
#define DISP_RST__MASK 0x08u
#define DISP_RST__PORT 2u
#define DISP_RST__PRT CYREG_PRT2_PRT
#define DISP_RST__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DISP_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DISP_RST__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DISP_RST__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DISP_RST__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DISP_RST__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DISP_RST__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DISP_RST__PS CYREG_PRT2_PS
#define DISP_RST__SHIFT 3u
#define DISP_RST__SLW CYREG_PRT2_SLW

/* PWM_Base */
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define PWM_Base_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define PWM_Base_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Base_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Base_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Base_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PWM_Base_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define PWM_Base_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Base_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_Base_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_Base_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Base_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Base_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Base_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Base_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Base_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_Base_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_Base_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_Base_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_Base_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define PWM_Base_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define PWM_Base_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB07_A0
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB07_A1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB07_D0
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB07_D1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB07_F0
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB07_F1
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_Base_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* PWM_Tren */
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Tren_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_Tren_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Tren_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Tren_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_Tren_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PWM_Tren_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Tren_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Tren_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Tren_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Tren_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Tren_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define PWM_Tren_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Tren_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_Tren_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_Tren_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Tren_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define PWM_Tren_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_Tren_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* DISP_BCKL */
#define DISP_BCKL__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DISP_BCKL__0__MASK 0x20u
#define DISP_BCKL__0__PC CYREG_PRT2_PC5
#define DISP_BCKL__0__PORT 2u
#define DISP_BCKL__0__SHIFT 5u
#define DISP_BCKL__AG CYREG_PRT2_AG
#define DISP_BCKL__AMUX CYREG_PRT2_AMUX
#define DISP_BCKL__BIE CYREG_PRT2_BIE
#define DISP_BCKL__BIT_MASK CYREG_PRT2_BIT_MASK
#define DISP_BCKL__BYP CYREG_PRT2_BYP
#define DISP_BCKL__CTL CYREG_PRT2_CTL
#define DISP_BCKL__DM0 CYREG_PRT2_DM0
#define DISP_BCKL__DM1 CYREG_PRT2_DM1
#define DISP_BCKL__DM2 CYREG_PRT2_DM2
#define DISP_BCKL__DR CYREG_PRT2_DR
#define DISP_BCKL__INP_DIS CYREG_PRT2_INP_DIS
#define DISP_BCKL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DISP_BCKL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DISP_BCKL__LCD_EN CYREG_PRT2_LCD_EN
#define DISP_BCKL__MASK 0x20u
#define DISP_BCKL__PORT 2u
#define DISP_BCKL__PRT CYREG_PRT2_PRT
#define DISP_BCKL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DISP_BCKL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DISP_BCKL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DISP_BCKL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DISP_BCKL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DISP_BCKL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DISP_BCKL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DISP_BCKL__PS CYREG_PRT2_PS
#define DISP_BCKL__SHIFT 5u
#define DISP_BCKL__SLW CYREG_PRT2_SLW

/* isr_SPI_TX */
#define isr_SPI_TX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SPI_TX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SPI_TX__INTC_MASK 0x01u
#define isr_SPI_TX__INTC_NUMBER 0u
#define isr_SPI_TX__INTC_PRIOR_NUM 7u
#define isr_SPI_TX__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_SPI_TX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SPI_TX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define isr_SPI_TX_DMA__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SPI_TX_DMA__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SPI_TX_DMA__INTC_MASK 0x02u
#define isr_SPI_TX_DMA__INTC_NUMBER 1u
#define isr_SPI_TX_DMA__INTC_PRIOR_NUM 7u
#define isr_SPI_TX_DMA__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_SPI_TX_DMA__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SPI_TX_DMA__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "ili9341_master"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x2000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
