{
  "module_name": "virtual-memory.json",
  "hash_id": "546016b4aa6b834b900d00f0e23700ca5edb5eac9f05a2d0da472c33fc16a826",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/bonnell/virtual-memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Memory accesses that missed the DTLB.\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DATA_TLB_MISSES.DTLB_MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"DTLB misses due to load operations.\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DATA_TLB_MISSES.DTLB_MISS_LD\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"DTLB misses due to store operations.\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DATA_TLB_MISSES.DTLB_MISS_ST\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x6\"\n    },\n    {\n        \"BriefDescription\": \"L0 DTLB misses due to load operations.\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DATA_TLB_MISSES.L0_DTLB_MISS_LD\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x9\"\n    },\n    {\n        \"BriefDescription\": \"L0 DTLB misses due to store operations\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DATA_TLB_MISSES.L0_DTLB_MISS_ST\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xa\"\n    },\n    {\n        \"BriefDescription\": \"ITLB flushes.\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"ITLB.FLUSH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"ITLB hits.\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"ITLB.HIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"ITLB misses.\",\n        \"EventCode\": \"0x82\",\n        \"EventName\": \"ITLB.MISSES\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that miss the DTLB (precise event).\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.DTLB_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Duration of page-walks in core cycles\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"PAGE_WALKS.CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"Duration of D-side only page walks\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"PAGE_WALKS.D_SIDE_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of D-side only page walks\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"PAGE_WALKS.D_SIDE_WALKS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Duration of I-Side page walks\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"PAGE_WALKS.I_SIDE_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of I-Side page walks\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"PAGE_WALKS.I_SIDE_WALKS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of page-walks executed.\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"PAGE_WALKS.WALKS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x3\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}