Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Hau Tran/Desktop/vhdl/PWM_signal/PWM_signal_isim_beh.exe -prj C:/Users/Hau Tran/Desktop/vhdl/PWM_signal/PWM_signal_beh.prj work.PWM_signal 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Hau Tran/Desktop/vhdl/PWM_signal/PWM_signal.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity pwm_signal
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Built simulation executable C:/Users/Hau Tran/Desktop/vhdl/PWM_signal/PWM_signal_isim_beh.exe
Fuse Memory Usage: 35592 KB
Fuse CPU Usage: 327 ms
