Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:37 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:37 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: i_dut/gen_demux.i_w_fifo/read_pointer_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: i_dut/gen_demux.i_w_fifo/status_cnt_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  i_dut/gen_demux.i_w_fifo/read_pointer_q_reg[2]/CLK (SC7P5T_DFFRQNX4_CSC28L)     0.00     0.00     0.00 r
  i_dut/gen_demux.i_w_fifo/read_pointer_q_reg[2]/QN (SC7P5T_DFFRQNX4_CSC28L)    15.34    63.69    63.69 f
  i_dut/gen_demux.i_w_fifo/net21504 (net)       2                   0.00      63.69 f
  i_dut/gen_demux.i_w_fifo/U8/Z (SC7P5T_CKINVX4_CSC28L)     8.79    14.93     78.62 r
  i_dut/gen_demux.i_w_fifo/net21505 (net)       6                   0.00      78.62 r
  i_dut/gen_demux.i_w_fifo/U7/Z (SC7P5T_CKINVX2_CSC28L)     5.23     9.22     87.84 f
  i_dut/gen_demux.i_w_fifo/n13 (net)            2                   0.00      87.84 f
  i_dut/gen_demux.i_w_fifo/U33/Z (SC7P5T_OAI22X1_CSC28L)    20.96    16.25   104.09 r
  i_dut/gen_demux.i_w_fifo/n6 (net)             1                   0.00     104.09 r
  i_dut/gen_demux.i_w_fifo/U32/Z (SC7P5T_OR2X3_CSC28L)     6.83    26.75     130.84 r
  i_dut/gen_demux.i_w_fifo/n15 (net)            1                   0.00     130.84 r
  i_dut/gen_demux.i_w_fifo/U19/Z (SC7P5T_ND3X4_CSC28L)    17.25    21.24     152.08 f
  i_dut/gen_demux.i_w_fifo/data_o[1] (net)      1                   0.00     152.08 f
  i_dut/gen_demux.i_w_fifo/data_o[1] (fifo_v3_0_00000008_2)         0.00     152.08 f
  i_dut/N34 (net)                                                   0.00     152.08 f
  i_dut/U14/Z (SC7P5T_CKBUFX12_CSC28L)                    8.95     25.80     177.88 f
  i_dut/net13949 (net)                          5                   0.00     177.88 f
  i_dut/U39/Z (SC7P5T2G_MUXI2X4_CSC28L)                  17.27     26.89     204.77 f
  i_dut/n14 (net)                               1                   0.00     204.77 f
  i_dut/U38/Z (SC7P5T2G_MUXI2X4_CSC28L)                  14.93     23.72     228.49 r
  i_dut/net13627 (net)                          1                   0.00     228.49 r
  i_dut/U34/Z (SC7P5T2G_MUXI2X4_CSC28L)                  19.45     21.10     249.59 f
  i_dut/net13585 (net)                          2                   0.00     249.59 f
  i_dut/U35/Z (SC7P5T_ND2IAX4_A_CSC28L)                   9.58     16.91     266.49 r
  i_dut/n12 (net)                               2                   0.00     266.49 r
  i_dut/U5/Z (SC7P5T_INVX3_CSC28L)                        8.73     12.78     279.28 f
  i_dut/n2 (net)                                5                   0.00     279.28 f
  i_dut/gen_demux.i_w_fifo/pop_i (fifo_v3_0_00000008_2)             0.00     279.28 f
  i_dut/gen_demux.i_w_fifo/pop_i (net)                              0.00     279.28 f
  i_dut/gen_demux.i_w_fifo/U14/Z (SC7P5T_ND2X3_CSC28L)    16.67    13.38     292.65 r
  i_dut/gen_demux.i_w_fifo/net13441 (net)       1                   0.00     292.65 r
  i_dut/gen_demux.i_w_fifo/U13/Z (SC7P5T_ND2X6_CSC28L)    11.81    17.58     310.23 f
  i_dut/gen_demux.i_w_fifo/net13423 (net)       5                   0.00     310.23 f
  i_dut/gen_demux.i_w_fifo/U3/Z (SC7P5T_CKINVX6_CSC28L)     6.30    11.24    321.47 r
  i_dut/gen_demux.i_w_fifo/net21340 (net)       5                   0.00     321.47 r
  i_dut/gen_demux.i_w_fifo/U15/Z (SC7P5T_ND3X4_CSC28L)    14.32    17.24     338.71 f
  i_dut/gen_demux.i_w_fifo/net13452 (net)       1                   0.00     338.71 f
  i_dut/gen_demux.i_w_fifo/U4/Z (SC7P5T_NR2IAX3_CSC28L)     8.11    15.40    354.11 r
  i_dut/gen_demux.i_w_fifo/net13432 (net)       2                   0.00     354.11 r
  i_dut/gen_demux.i_w_fifo/U81/Z (SC7P5T_AOI31X1_CSC28L)    16.58    10.18   364.29 f
  i_dut/gen_demux.i_w_fifo/n56 (net)            1                   0.00     364.29 f
  i_dut/gen_demux.i_w_fifo/U179/Z (SC7P5T_MUXI2X1_CSC28L)    13.72    20.97   385.26 r
  i_dut/gen_demux.i_w_fifo/n87 (net)            1                   0.00     385.26 r
  i_dut/gen_demux.i_w_fifo/status_cnt_q_reg[2]/D (SC7P5T_DFFRQX2_CSC28L)    13.72     0.00   385.26 r
  data arrival time                                                          385.26

  clock clk_i[0] (rise edge)                                      410.00     410.00
  clock network delay (ideal)                                       0.00     410.00
  i_dut/gen_demux.i_w_fifo/status_cnt_q_reg[2]/CLK (SC7P5T_DFFRQX2_CSC28L)     0.00   410.00 r
  library setup time                                              -24.71     385.29
  data required time                                                         385.29
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         385.29
  data arrival time                                                         -385.26
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.03


1
 
****************************************
Report : area
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:37 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         3461
Number of nets:                          5881
Number of cells:                         3375
Number of combinational cells:           2952
Number of sequential cells:               409
Number of macros/black boxes:               0
Number of buf/inv:                       1708
Number of references:                       2

Combinational area:                885.799207
Buf/Inv area:                      270.813603
Noncombinational area:             660.364815
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1546.164021
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  --------------------------------------------
axi_demux_wrapper                 1546.1640    100.0    0.1392     0.0000  0.0000  axi_demux_wrapper
i_dut                             1546.0248    100.0  321.2736     1.6008  0.0000  axi_lite_demux_00000008_00000008_0_1_1_1_1_1
i_dut/gen_demux.i_ar_spill_reg     214.5768     13.9    0.1392     0.0000  0.0000  spill_register_0_3
i_dut/gen_demux.i_ar_spill_reg/spill_register_flushable_i  214.4376    13.9  89.2968  125.1408 0.0000 spill_register_flushable_0_3
i_dut/gen_demux.i_aw_spill_reg     212.3496     13.7    0.1392     0.0000  0.0000  spill_register_0
i_dut/gen_demux.i_aw_spill_reg/spill_register_flushable_i  212.2104    13.7  87.0696  125.1408 0.0000 spill_register_flushable_0
i_dut/gen_demux.i_b_fifo           136.9032      8.9   81.5016    55.4016  0.0000  fifo_v3_0_00000008_1
i_dut/gen_demux.i_b_spill_reg       17.1912      1.1    0.1392     0.0000  0.0000  spill_register_0_2
i_dut/gen_demux.i_b_spill_reg/spill_register_flushable_i   17.0520     1.1   7.4472    9.6048 0.0000 spill_register_flushable_0_2
i_dut/gen_demux.i_r_fifo           120.0600      7.8   64.4496    55.6104  0.0000  fifo_v3_0_00000008_0
i_dut/gen_demux.i_r_spill_reg      194.1144     12.6    0.1392     0.0000  0.0000  spill_register_0_4
i_dut/gen_demux.i_r_spill_reg/spill_register_flushable_i  193.9752    12.5  81.9192  112.0560 0.0000 spill_register_flushable_0_4
i_dut/gen_demux.i_w_fifo           125.4192      8.1   68.0688    57.3504  0.0000  fifo_v3_0_00000008_2
i_dut/gen_demux.i_w_spill_reg      202.5360     13.1    0.1392     0.0000  0.0000  spill_register_0_1
i_dut/gen_demux.i_w_spill_reg/spill_register_flushable_i  202.3968    13.1  83.9376  118.4592 0.0000 spill_register_flushable_0_1
--------------------------------  ---------  -------  --------  ---------  ------  --------------------------------------------
Total                                                 885.7992   660.3648  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:40 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
axi_demux_wrapper                         0.149    2.618    0.615    2.767 100.0
  i_dut (axi_lite_demux_00000008_00000008_0_1_1_1_1_1)    0.149    2.618    0.615    2.767 100.0
    gen_demux.i_r_spill_reg (spill_register_0_4) 1.15e-02    0.434 7.36e-02    0.446  16.1
      spill_register_flushable_i (spill_register_flushable_0_4) 1.15e-02    0.434 7.36e-02    0.446  16.1
    gen_demux.i_r_fifo (fifo_v3_0_00000008_0) 9.40e-03    0.215 4.61e-02    0.224   8.1
    gen_demux.i_ar_spill_reg (spill_register_0_3) 2.44e-02    0.492 8.15e-02    0.517  18.7
      spill_register_flushable_i (spill_register_flushable_0_3) 2.44e-02    0.492 8.15e-02    0.517  18.7
    gen_demux.i_b_spill_reg (spill_register_0_2) 8.52e-04 3.75e-02 6.53e-03 3.84e-02   1.4
      spill_register_flushable_i (spill_register_flushable_0_2) 8.52e-04 3.75e-02 6.52e-03 3.84e-02   1.4
    gen_demux.i_b_fifo (fifo_v3_0_00000008_1) 8.08e-03    0.215 5.47e-02    0.223   8.0
    gen_demux.i_w_spill_reg (spill_register_0_1) 2.53e-02    0.466 7.80e-02    0.491  17.7
      spill_register_flushable_i (spill_register_flushable_0_1) 2.53e-02    0.466 7.80e-02    0.491  17.7
    gen_demux.i_w_fifo (fifo_v3_0_00000008_2) 1.14e-02    0.218 4.92e-02    0.230   8.3
    gen_demux.i_aw_spill_reg (spill_register_0) 2.46e-02    0.493 8.11e-02    0.518  18.7
      spill_register_flushable_i (spill_register_flushable_0) 2.46e-02    0.493 8.11e-02    0.518  18.7
1
 
****************************************
Report : saif
Design : axi_demux_wrapper
Version: Q-2019.12-SP5-1
Date   : Wed Aug 20 02:05:40 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          448(32.53%)       929(67.47%)        1377
 Ports        0(0.00%)          447(32.49%)       929(67.51%)        1376
 Pins         0(0.00%)          1(100.00%)        0(0.00%)           1
--------------------------------------------------------------------------------
1
