# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Architecture_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is andyq@LAPDEANDY.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV {C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/main_decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:06:08 on May 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV" C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 12:06:08 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV {C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/tb_main_decoder.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 12:06:08 on May 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV" C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/tb_main_decoder.v 
# -- Compiling module tb_main_decoder
# 
# Top level modules:
# 	tb_main_decoder
# End time: 12:06:08 on May 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_main_decoder
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_main_decoder 
# Start time: 12:06:08 on May 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_main_decoder(fast)
# Loading work.main_decoder(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: andyq  Hostname: LAPDEANDY  ProcessID: 6076
#           Attempting to use alternate WLF file "./wlftntyh75".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftntyh75
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | Instruction  | Opcode  | RegWrite | ALUSrc | MemWrite | ResultSrc | Branch | ALUOp |
# |--------------|---------|----------|--------|----------|-----------|--------|-------|
# | 0x00500113 | 0010011 |    1     |   1    |    0     |     00      |   0    |  11   |
# | 0x00c00193 | 0010011 |    1     |   1    |    0     |     00      |   0    |  11   |
# | 0xff718393 | 0010011 |    1     |   1    |    0     |     00      |   0    |  11   |
# | 0x0023e233 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x0041f2b3 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x004282b3 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x02728863 | 1100011 |    0     |   0    |    0     |     xx      |   1    |  01   |
# | 0x0041a233 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x00020463 | 1100011 |    0     |   0    |    0     |     xx      |   1    |  01   |
# | 0x00000293 | 0010011 |    1     |   1    |    0     |     00      |   0    |  11   |
# | 0x0023a233 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x005203b3 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x402383b3 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x0471aa23 | 0100011 |    0     |   1    |    1     |     xx      |   0    |  00   |
# | 0x06002103 | 0000011 |    1     |   1    |    0     |     01      |   0    |  00   |
# | 0x005104b3 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x008001ef | 1101111 |    1     |   x    |    0     |     10      |   0    |  xx   |
# | 0x00100113 | 0010011 |    1     |   1    |    0     |     00      |   0    |  11   |
# | 0x00910133 | 0110011 |    1     |   0    |    0     |     00      |   0    |  10   |
# | 0x0221a023 | 0100011 |    0     |   1    |    1     |     xx      |   0    |  00   |
# | 0x00210063 | 1100011 |    0     |   0    |    0     |     xx      |   1    |  01   |
# ** Note: $finish    : C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/tb_main_decoder.v(88)
#    Time: 220 ns  Iteration: 0  Instance: /tb_main_decoder
# 1
# Break in Module tb_main_decoder at C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/tb_main_decoder.v line 88
add wave -divider "=== MAIN DECODER ==="
add wave -bin   /tb_main_decoder/uut/instructions
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_main_decoder/uut/instructions'.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/simulation/questa/Primer_formato.do
do C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/simulation/questa/Primer_formato.do
do C:/Users/andyq/Documents/QuartusProjects/Architecture_code/SoC/Tareas/Single_Cycle_RISCV/simulation/questa/Primer_formato.do
