verilog work "halfadder.v"
verilog work "fulladder.v"
verilog work "fulladder_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
