// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/19/2023 21:29:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_Interface (
	R_in,
	G_in,
	B_in,
	clk,
	rst,
	R,
	G,
	B,
	HS,
	VS,
	BLANK,
	VGA_SYNC,
	VGA_CLK,
	h_pos,
	v_pos,
	oAddress);
input 	[7:0] R_in;
input 	[7:0] G_in;
input 	[7:0] B_in;
input 	clk;
input 	rst;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;
output 	HS;
output 	VS;
output 	BLANK;
output 	VGA_SYNC;
output 	VGA_CLK;
output 	[9:0] h_pos;
output 	[9:0] v_pos;
output 	[15:0] oAddress;

// Design Ports Information
// R[0]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HS	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VS	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BLANK	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[2]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[7]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[8]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[9]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[0]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[5]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[8]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[6]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[7]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[9]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[10]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[11]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[13]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[14]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[15]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[0]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[2]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[3]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[6]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[7]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[2]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[4]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[6]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[0]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[1]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[4]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[7]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_v.sdo");
// synopsys translate_on

wire \R[0]~output_o ;
wire \R[1]~output_o ;
wire \R[2]~output_o ;
wire \R[3]~output_o ;
wire \R[4]~output_o ;
wire \R[5]~output_o ;
wire \R[6]~output_o ;
wire \R[7]~output_o ;
wire \G[0]~output_o ;
wire \G[1]~output_o ;
wire \G[2]~output_o ;
wire \G[3]~output_o ;
wire \G[4]~output_o ;
wire \G[5]~output_o ;
wire \G[6]~output_o ;
wire \G[7]~output_o ;
wire \B[0]~output_o ;
wire \B[1]~output_o ;
wire \B[2]~output_o ;
wire \B[3]~output_o ;
wire \B[4]~output_o ;
wire \B[5]~output_o ;
wire \B[6]~output_o ;
wire \B[7]~output_o ;
wire \HS~output_o ;
wire \VS~output_o ;
wire \BLANK~output_o ;
wire \VGA_SYNC~output_o ;
wire \VGA_CLK~output_o ;
wire \h_pos[0]~output_o ;
wire \h_pos[1]~output_o ;
wire \h_pos[2]~output_o ;
wire \h_pos[3]~output_o ;
wire \h_pos[4]~output_o ;
wire \h_pos[5]~output_o ;
wire \h_pos[6]~output_o ;
wire \h_pos[7]~output_o ;
wire \h_pos[8]~output_o ;
wire \h_pos[9]~output_o ;
wire \v_pos[0]~output_o ;
wire \v_pos[1]~output_o ;
wire \v_pos[2]~output_o ;
wire \v_pos[3]~output_o ;
wire \v_pos[4]~output_o ;
wire \v_pos[5]~output_o ;
wire \v_pos[6]~output_o ;
wire \v_pos[7]~output_o ;
wire \v_pos[8]~output_o ;
wire \v_pos[9]~output_o ;
wire \oAddress[0]~output_o ;
wire \oAddress[1]~output_o ;
wire \oAddress[2]~output_o ;
wire \oAddress[3]~output_o ;
wire \oAddress[4]~output_o ;
wire \oAddress[5]~output_o ;
wire \oAddress[6]~output_o ;
wire \oAddress[7]~output_o ;
wire \oAddress[8]~output_o ;
wire \oAddress[9]~output_o ;
wire \oAddress[10]~output_o ;
wire \oAddress[11]~output_o ;
wire \oAddress[12]~output_o ;
wire \oAddress[13]~output_o ;
wire \oAddress[14]~output_o ;
wire \oAddress[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \R_in[0]~input_o ;
wire \R[0]~reg0feeder_combout ;
wire \R[0]~reg0_q ;
wire \R_in[1]~input_o ;
wire \R[1]~reg0feeder_combout ;
wire \R[1]~reg0_q ;
wire \R_in[2]~input_o ;
wire \R[2]~reg0feeder_combout ;
wire \R[2]~reg0_q ;
wire \R_in[3]~input_o ;
wire \R[3]~reg0_q ;
wire \R_in[4]~input_o ;
wire \R[4]~reg0feeder_combout ;
wire \R[4]~reg0_q ;
wire \R_in[5]~input_o ;
wire \R[5]~reg0feeder_combout ;
wire \R[5]~reg0_q ;
wire \R_in[6]~input_o ;
wire \R[6]~reg0feeder_combout ;
wire \R[6]~reg0_q ;
wire \R_in[7]~input_o ;
wire \R[7]~reg0feeder_combout ;
wire \R[7]~reg0_q ;
wire \G_in[0]~input_o ;
wire \G[0]~reg0feeder_combout ;
wire \G[0]~reg0_q ;
wire \G_in[1]~input_o ;
wire \G[1]~reg0feeder_combout ;
wire \G[1]~reg0_q ;
wire \G_in[2]~input_o ;
wire \G[2]~reg0feeder_combout ;
wire \G[2]~reg0_q ;
wire \G_in[3]~input_o ;
wire \G[3]~reg0feeder_combout ;
wire \G[3]~reg0_q ;
wire \G_in[4]~input_o ;
wire \G[4]~reg0feeder_combout ;
wire \G[4]~reg0_q ;
wire \G_in[5]~input_o ;
wire \G[5]~reg0feeder_combout ;
wire \G[5]~reg0_q ;
wire \G_in[6]~input_o ;
wire \G[6]~reg0feeder_combout ;
wire \G[6]~reg0_q ;
wire \G_in[7]~input_o ;
wire \G[7]~reg0feeder_combout ;
wire \G[7]~reg0_q ;
wire \B_in[0]~input_o ;
wire \B[0]~reg0feeder_combout ;
wire \B[0]~reg0_q ;
wire \B_in[1]~input_o ;
wire \B[1]~reg0feeder_combout ;
wire \B[1]~reg0_q ;
wire \B_in[2]~input_o ;
wire \B[2]~reg0feeder_combout ;
wire \B[2]~reg0_q ;
wire \B_in[3]~input_o ;
wire \B[3]~reg0feeder_combout ;
wire \B[3]~reg0_q ;
wire \B_in[4]~input_o ;
wire \B[4]~reg0feeder_combout ;
wire \B[4]~reg0_q ;
wire \B_in[5]~input_o ;
wire \B[5]~reg0feeder_combout ;
wire \B[5]~reg0_q ;
wire \B_in[6]~input_o ;
wire \B[6]~reg0feeder_combout ;
wire \B[6]~reg0_q ;
wire \B_in[7]~input_o ;
wire \B[7]~reg0feeder_combout ;
wire \B[7]~reg0_q ;
wire \h_pos[0]~10_combout ;
wire \LessThan0~0_combout ;
wire \rst~input_o ;
wire \h_pos[7]~28 ;
wire \h_pos[8]~29_combout ;
wire \h_pos[8]~reg0_q ;
wire \h_pos[8]~30 ;
wire \h_pos[9]~31_combout ;
wire \h_pos[9]~reg0_q ;
wire \h_pos[0]~12_combout ;
wire \h_pos[0]~13_combout ;
wire \h_pos[0]~14_combout ;
wire \h_pos[0]~reg0_q ;
wire \h_pos[0]~11 ;
wire \h_pos[1]~15_combout ;
wire \h_pos[1]~reg0_q ;
wire \h_pos[1]~16 ;
wire \h_pos[2]~17_combout ;
wire \h_pos[2]~reg0_q ;
wire \h_pos[2]~18 ;
wire \h_pos[3]~19_combout ;
wire \h_pos[3]~reg0_q ;
wire \h_pos[3]~20 ;
wire \h_pos[4]~21_combout ;
wire \h_pos[4]~reg0_q ;
wire \h_pos[4]~22 ;
wire \h_pos[5]~23_combout ;
wire \h_pos[5]~reg0_q ;
wire \h_pos[5]~24 ;
wire \h_pos[6]~25_combout ;
wire \h_pos[6]~reg0_q ;
wire \h_pos[6]~26 ;
wire \h_pos[7]~27_combout ;
wire \h_pos[7]~reg0_q ;
wire \always1~0_combout ;
wire \always1~1_combout ;
wire \HS~reg0_q ;
wire \v_pos[0]~11_combout ;
wire \v_pos[0]~10_combout ;
wire \v_pos[0]~13_combout ;
wire \v_pos[0]~14_combout ;
wire \v_pos[0]~reg0_q ;
wire \v_pos[0]~12 ;
wire \v_pos[1]~15_combout ;
wire \v_pos[1]~reg0_q ;
wire \v_pos[1]~16 ;
wire \v_pos[2]~17_combout ;
wire \v_pos[2]~reg0_q ;
wire \v_pos[2]~18 ;
wire \v_pos[3]~19_combout ;
wire \v_pos[3]~reg0_q ;
wire \v_pos[3]~20 ;
wire \v_pos[4]~21_combout ;
wire \v_pos[4]~reg0_q ;
wire \v_pos[4]~22 ;
wire \v_pos[5]~23_combout ;
wire \v_pos[5]~reg0_q ;
wire \v_pos[5]~24 ;
wire \v_pos[6]~25_combout ;
wire \v_pos[6]~reg0_q ;
wire \v_pos[6]~26 ;
wire \v_pos[7]~27_combout ;
wire \v_pos[7]~reg0_q ;
wire \v_pos[7]~28 ;
wire \v_pos[8]~29_combout ;
wire \v_pos[8]~reg0_q ;
wire \v_pos[8]~30 ;
wire \v_pos[9]~31_combout ;
wire \v_pos[9]~reg0_q ;
wire \always2~0_combout ;
wire \always2~1_combout ;
wire \VS~reg0feeder_combout ;
wire \VS~reg0_q ;
wire \always3~5_combout ;
wire \always3~6_combout ;
wire \always3~0_combout ;
wire \always3~1_combout ;
wire \always3~2_combout ;
wire \always3~3_combout ;
wire \always3~4_combout ;
wire \always3~7_combout ;
wire \BLANK~reg0_q ;
wire \oAddress[0]~16_combout ;
wire \oAddress[15]~18_combout ;
wire \oAddress[0]~reg0_q ;
wire \oAddress[0]~17 ;
wire \oAddress[1]~19_combout ;
wire \oAddress[1]~reg0_q ;
wire \oAddress[1]~20 ;
wire \oAddress[2]~21_combout ;
wire \oAddress[2]~reg0_q ;
wire \oAddress[2]~22 ;
wire \oAddress[3]~23_combout ;
wire \oAddress[3]~reg0_q ;
wire \oAddress[3]~24 ;
wire \oAddress[4]~25_combout ;
wire \oAddress[4]~reg0_q ;
wire \oAddress[4]~26 ;
wire \oAddress[5]~27_combout ;
wire \oAddress[5]~reg0_q ;
wire \oAddress[5]~28 ;
wire \oAddress[6]~29_combout ;
wire \oAddress[6]~reg0_q ;
wire \oAddress[6]~30 ;
wire \oAddress[7]~31_combout ;
wire \oAddress[7]~reg0_q ;
wire \oAddress[7]~32 ;
wire \oAddress[8]~33_combout ;
wire \oAddress[8]~reg0_q ;
wire \oAddress[8]~34 ;
wire \oAddress[9]~35_combout ;
wire \oAddress[9]~reg0_q ;
wire \oAddress[9]~36 ;
wire \oAddress[10]~37_combout ;
wire \oAddress[10]~reg0_q ;
wire \oAddress[10]~38 ;
wire \oAddress[11]~39_combout ;
wire \oAddress[11]~reg0_q ;
wire \oAddress[11]~40 ;
wire \oAddress[12]~41_combout ;
wire \oAddress[12]~reg0_q ;
wire \oAddress[12]~42 ;
wire \oAddress[13]~43_combout ;
wire \oAddress[13]~reg0_q ;
wire \oAddress[13]~44 ;
wire \oAddress[14]~45_combout ;
wire \oAddress[14]~reg0_q ;
wire \oAddress[14]~46 ;
wire \oAddress[15]~47_combout ;
wire \oAddress[15]~reg0_q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \R[0]~output (
	.i(\R[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \R[1]~output (
	.i(\R[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \R[2]~output (
	.i(\R[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \R[3]~output (
	.i(\R[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \R[4]~output (
	.i(\R[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \R[5]~output (
	.i(\R[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \R[6]~output (
	.i(\R[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \R[7]~output (
	.i(\R[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \G[0]~output (
	.i(\G[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \G[1]~output (
	.i(\G[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \G[2]~output (
	.i(\G[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \G[3]~output (
	.i(\G[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \G[4]~output (
	.i(\G[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \G[5]~output (
	.i(\G[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \G[6]~output (
	.i(\G[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \G[7]~output (
	.i(\G[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \B[0]~output (
	.i(\B[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \B[1]~output (
	.i(\B[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \B[2]~output (
	.i(\B[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \B[3]~output (
	.i(\B[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \B[4]~output (
	.i(\B[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \B[5]~output (
	.i(\B[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \B[6]~output (
	.i(\B[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \B[7]~output (
	.i(\B[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \HS~output (
	.i(\HS~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HS~output_o ),
	.obar());
// synopsys translate_off
defparam \HS~output .bus_hold = "false";
defparam \HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \VS~output (
	.i(\VS~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VS~output .bus_hold = "false";
defparam \VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \BLANK~output (
	.i(\BLANK~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BLANK~output_o ),
	.obar());
// synopsys translate_off
defparam \BLANK~output .bus_hold = "false";
defparam \BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\clk~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \h_pos[0]~output (
	.i(\h_pos[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[0]~output .bus_hold = "false";
defparam \h_pos[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \h_pos[1]~output (
	.i(\h_pos[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[1]~output .bus_hold = "false";
defparam \h_pos[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \h_pos[2]~output (
	.i(\h_pos[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[2]~output .bus_hold = "false";
defparam \h_pos[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \h_pos[3]~output (
	.i(\h_pos[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[3]~output .bus_hold = "false";
defparam \h_pos[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \h_pos[4]~output (
	.i(\h_pos[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[4]~output .bus_hold = "false";
defparam \h_pos[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \h_pos[5]~output (
	.i(\h_pos[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[5]~output .bus_hold = "false";
defparam \h_pos[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \h_pos[6]~output (
	.i(\h_pos[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[6]~output .bus_hold = "false";
defparam \h_pos[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \h_pos[7]~output (
	.i(\h_pos[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[7]~output .bus_hold = "false";
defparam \h_pos[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \h_pos[8]~output (
	.i(\h_pos[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[8]~output .bus_hold = "false";
defparam \h_pos[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \h_pos[9]~output (
	.i(\h_pos[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[9]~output .bus_hold = "false";
defparam \h_pos[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \v_pos[0]~output (
	.i(\v_pos[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[0]~output .bus_hold = "false";
defparam \v_pos[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \v_pos[1]~output (
	.i(\v_pos[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[1]~output .bus_hold = "false";
defparam \v_pos[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \v_pos[2]~output (
	.i(\v_pos[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[2]~output .bus_hold = "false";
defparam \v_pos[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \v_pos[3]~output (
	.i(\v_pos[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[3]~output .bus_hold = "false";
defparam \v_pos[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \v_pos[4]~output (
	.i(\v_pos[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[4]~output .bus_hold = "false";
defparam \v_pos[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \v_pos[5]~output (
	.i(\v_pos[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[5]~output .bus_hold = "false";
defparam \v_pos[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \v_pos[6]~output (
	.i(\v_pos[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[6]~output .bus_hold = "false";
defparam \v_pos[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \v_pos[7]~output (
	.i(\v_pos[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[7]~output .bus_hold = "false";
defparam \v_pos[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \v_pos[8]~output (
	.i(\v_pos[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[8]~output .bus_hold = "false";
defparam \v_pos[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \v_pos[9]~output (
	.i(\v_pos[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[9]~output .bus_hold = "false";
defparam \v_pos[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \oAddress[0]~output (
	.i(\oAddress[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[0]~output .bus_hold = "false";
defparam \oAddress[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \oAddress[1]~output (
	.i(\oAddress[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[1]~output .bus_hold = "false";
defparam \oAddress[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \oAddress[2]~output (
	.i(\oAddress[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[2]~output .bus_hold = "false";
defparam \oAddress[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \oAddress[3]~output (
	.i(\oAddress[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[3]~output .bus_hold = "false";
defparam \oAddress[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \oAddress[4]~output (
	.i(\oAddress[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[4]~output .bus_hold = "false";
defparam \oAddress[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \oAddress[5]~output (
	.i(\oAddress[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[5]~output .bus_hold = "false";
defparam \oAddress[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \oAddress[6]~output (
	.i(\oAddress[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[6]~output .bus_hold = "false";
defparam \oAddress[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \oAddress[7]~output (
	.i(\oAddress[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[7]~output .bus_hold = "false";
defparam \oAddress[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \oAddress[8]~output (
	.i(\oAddress[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[8]~output .bus_hold = "false";
defparam \oAddress[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \oAddress[9]~output (
	.i(\oAddress[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[9]~output .bus_hold = "false";
defparam \oAddress[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \oAddress[10]~output (
	.i(\oAddress[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[10]~output .bus_hold = "false";
defparam \oAddress[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \oAddress[11]~output (
	.i(\oAddress[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[11]~output .bus_hold = "false";
defparam \oAddress[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \oAddress[12]~output (
	.i(\oAddress[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[12]~output .bus_hold = "false";
defparam \oAddress[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \oAddress[13]~output (
	.i(\oAddress[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[13]~output .bus_hold = "false";
defparam \oAddress[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \oAddress[14]~output (
	.i(\oAddress[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[14]~output .bus_hold = "false";
defparam \oAddress[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \oAddress[15]~output (
	.i(\oAddress[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[15]~output .bus_hold = "false";
defparam \oAddress[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \R_in[0]~input (
	.i(R_in[0]),
	.ibar(gnd),
	.o(\R_in[0]~input_o ));
// synopsys translate_off
defparam \R_in[0]~input .bus_hold = "false";
defparam \R_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N4
cycloneive_lcell_comb \R[0]~reg0feeder (
// Equation(s):
// \R[0]~reg0feeder_combout  = \R_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[0]~input_o ),
	.cin(gnd),
	.combout(\R[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N5
dffeas \R[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[0]~reg0 .is_wysiwyg = "true";
defparam \R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \R_in[1]~input (
	.i(R_in[1]),
	.ibar(gnd),
	.o(\R_in[1]~input_o ));
// synopsys translate_off
defparam \R_in[1]~input .bus_hold = "false";
defparam \R_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N28
cycloneive_lcell_comb \R[1]~reg0feeder (
// Equation(s):
// \R[1]~reg0feeder_combout  = \R_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[1]~input_o ),
	.cin(gnd),
	.combout(\R[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y2_N29
dffeas \R[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[1]~reg0 .is_wysiwyg = "true";
defparam \R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \R_in[2]~input (
	.i(R_in[2]),
	.ibar(gnd),
	.o(\R_in[2]~input_o ));
// synopsys translate_off
defparam \R_in[2]~input .bus_hold = "false";
defparam \R_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N28
cycloneive_lcell_comb \R[2]~reg0feeder (
// Equation(s):
// \R[2]~reg0feeder_combout  = \R_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[2]~input_o ),
	.cin(gnd),
	.combout(\R[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N29
dffeas \R[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[2]~reg0 .is_wysiwyg = "true";
defparam \R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \R_in[3]~input (
	.i(R_in[3]),
	.ibar(gnd),
	.o(\R_in[3]~input_o ));
// synopsys translate_off
defparam \R_in[3]~input .bus_hold = "false";
defparam \R_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y68_N17
dffeas \R[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\R_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[3]~reg0 .is_wysiwyg = "true";
defparam \R[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \R_in[4]~input (
	.i(R_in[4]),
	.ibar(gnd),
	.o(\R_in[4]~input_o ));
// synopsys translate_off
defparam \R_in[4]~input .bus_hold = "false";
defparam \R_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y72_N0
cycloneive_lcell_comb \R[4]~reg0feeder (
// Equation(s):
// \R[4]~reg0feeder_combout  = \R_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[4]~input_o ),
	.cin(gnd),
	.combout(\R[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y72_N1
dffeas \R[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[4]~reg0 .is_wysiwyg = "true";
defparam \R[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N1
cycloneive_io_ibuf \R_in[5]~input (
	.i(R_in[5]),
	.ibar(gnd),
	.o(\R_in[5]~input_o ));
// synopsys translate_off
defparam \R_in[5]~input .bus_hold = "false";
defparam \R_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X94_Y72_N0
cycloneive_lcell_comb \R[5]~reg0feeder (
// Equation(s):
// \R[5]~reg0feeder_combout  = \R_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[5]~input_o ),
	.cin(gnd),
	.combout(\R[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y72_N1
dffeas \R[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[5]~reg0 .is_wysiwyg = "true";
defparam \R[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \R_in[6]~input (
	.i(R_in[6]),
	.ibar(gnd),
	.o(\R_in[6]~input_o ));
// synopsys translate_off
defparam \R_in[6]~input .bus_hold = "false";
defparam \R_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y72_N0
cycloneive_lcell_comb \R[6]~reg0feeder (
// Equation(s):
// \R[6]~reg0feeder_combout  = \R_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[6]~input_o ),
	.cin(gnd),
	.combout(\R[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y72_N1
dffeas \R[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[6]~reg0 .is_wysiwyg = "true";
defparam \R[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \R_in[7]~input (
	.i(R_in[7]),
	.ibar(gnd),
	.o(\R_in[7]~input_o ));
// synopsys translate_off
defparam \R_in[7]~input .bus_hold = "false";
defparam \R_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y1_N28
cycloneive_lcell_comb \R[7]~reg0feeder (
// Equation(s):
// \R[7]~reg0feeder_combout  = \R_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[7]~input_o ),
	.cin(gnd),
	.combout(\R[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y1_N29
dffeas \R[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[7]~reg0 .is_wysiwyg = "true";
defparam \R[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \G_in[0]~input (
	.i(G_in[0]),
	.ibar(gnd),
	.o(\G_in[0]~input_o ));
// synopsys translate_off
defparam \G_in[0]~input .bus_hold = "false";
defparam \G_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y2_N26
cycloneive_lcell_comb \G[0]~reg0feeder (
// Equation(s):
// \G[0]~reg0feeder_combout  = \G_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[0]~input_o ),
	.cin(gnd),
	.combout(\G[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y2_N27
dffeas \G[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[0]~reg0 .is_wysiwyg = "true";
defparam \G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \G_in[1]~input (
	.i(G_in[1]),
	.ibar(gnd),
	.o(\G_in[1]~input_o ));
// synopsys translate_off
defparam \G_in[1]~input .bus_hold = "false";
defparam \G_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y45_N16
cycloneive_lcell_comb \G[1]~reg0feeder (
// Equation(s):
// \G[1]~reg0feeder_combout  = \G_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[1]~input_o ),
	.cin(gnd),
	.combout(\G[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y45_N17
dffeas \G[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[1]~reg0 .is_wysiwyg = "true";
defparam \G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N8
cycloneive_io_ibuf \G_in[2]~input (
	.i(G_in[2]),
	.ibar(gnd),
	.o(\G_in[2]~input_o ));
// synopsys translate_off
defparam \G_in[2]~input .bus_hold = "false";
defparam \G_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y72_N12
cycloneive_lcell_comb \G[2]~reg0feeder (
// Equation(s):
// \G[2]~reg0feeder_combout  = \G_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[2]~input_o ),
	.cin(gnd),
	.combout(\G[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y72_N13
dffeas \G[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[2]~reg0 .is_wysiwyg = "true";
defparam \G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \G_in[3]~input (
	.i(G_in[3]),
	.ibar(gnd),
	.o(\G_in[3]~input_o ));
// synopsys translate_off
defparam \G_in[3]~input .bus_hold = "false";
defparam \G_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N28
cycloneive_lcell_comb \G[3]~reg0feeder (
// Equation(s):
// \G[3]~reg0feeder_combout  = \G_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[3]~input_o ),
	.cin(gnd),
	.combout(\G[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N29
dffeas \G[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[3]~reg0 .is_wysiwyg = "true";
defparam \G[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \G_in[4]~input (
	.i(G_in[4]),
	.ibar(gnd),
	.o(\G_in[4]~input_o ));
// synopsys translate_off
defparam \G_in[4]~input .bus_hold = "false";
defparam \G_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N24
cycloneive_lcell_comb \G[4]~reg0feeder (
// Equation(s):
// \G[4]~reg0feeder_combout  = \G_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[4]~input_o ),
	.cin(gnd),
	.combout(\G[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N25
dffeas \G[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[4]~reg0 .is_wysiwyg = "true";
defparam \G[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \G_in[5]~input (
	.i(G_in[5]),
	.ibar(gnd),
	.o(\G_in[5]~input_o ));
// synopsys translate_off
defparam \G_in[5]~input .bus_hold = "false";
defparam \G_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N0
cycloneive_lcell_comb \G[5]~reg0feeder (
// Equation(s):
// \G[5]~reg0feeder_combout  = \G_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[5]~input_o ),
	.cin(gnd),
	.combout(\G[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y72_N1
dffeas \G[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[5]~reg0 .is_wysiwyg = "true";
defparam \G[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \G_in[6]~input (
	.i(G_in[6]),
	.ibar(gnd),
	.o(\G_in[6]~input_o ));
// synopsys translate_off
defparam \G_in[6]~input .bus_hold = "false";
defparam \G_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneive_lcell_comb \G[6]~reg0feeder (
// Equation(s):
// \G[6]~reg0feeder_combout  = \G_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[6]~input_o ),
	.cin(gnd),
	.combout(\G[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N17
dffeas \G[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[6]~reg0 .is_wysiwyg = "true";
defparam \G[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \G_in[7]~input (
	.i(G_in[7]),
	.ibar(gnd),
	.o(\G_in[7]~input_o ));
// synopsys translate_off
defparam \G_in[7]~input .bus_hold = "false";
defparam \G_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N28
cycloneive_lcell_comb \G[7]~reg0feeder (
// Equation(s):
// \G[7]~reg0feeder_combout  = \G_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[7]~input_o ),
	.cin(gnd),
	.combout(\G[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y1_N29
dffeas \G[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[7]~reg0 .is_wysiwyg = "true";
defparam \G[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \B_in[0]~input (
	.i(B_in[0]),
	.ibar(gnd),
	.o(\B_in[0]~input_o ));
// synopsys translate_off
defparam \B_in[0]~input .bus_hold = "false";
defparam \B_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N24
cycloneive_lcell_comb \B[0]~reg0feeder (
// Equation(s):
// \B[0]~reg0feeder_combout  = \B_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[0]~input_o ),
	.cin(gnd),
	.combout(\B[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N25
dffeas \B[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~reg0 .is_wysiwyg = "true";
defparam \B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \B_in[1]~input (
	.i(B_in[1]),
	.ibar(gnd),
	.o(\B_in[1]~input_o ));
// synopsys translate_off
defparam \B_in[1]~input .bus_hold = "false";
defparam \B_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y55_N16
cycloneive_lcell_comb \B[1]~reg0feeder (
// Equation(s):
// \B[1]~reg0feeder_combout  = \B_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[1]~input_o ),
	.cin(gnd),
	.combout(\B[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y55_N17
dffeas \B[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~reg0 .is_wysiwyg = "true";
defparam \B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N8
cycloneive_io_ibuf \B_in[2]~input (
	.i(B_in[2]),
	.ibar(gnd),
	.o(\B_in[2]~input_o ));
// synopsys translate_off
defparam \B_in[2]~input .bus_hold = "false";
defparam \B_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y72_N0
cycloneive_lcell_comb \B[2]~reg0feeder (
// Equation(s):
// \B[2]~reg0feeder_combout  = \B_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[2]~input_o ),
	.cin(gnd),
	.combout(\B[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y72_N1
dffeas \B[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[2]~reg0 .is_wysiwyg = "true";
defparam \B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N8
cycloneive_io_ibuf \B_in[3]~input (
	.i(B_in[3]),
	.ibar(gnd),
	.o(\B_in[3]~input_o ));
// synopsys translate_off
defparam \B_in[3]~input .bus_hold = "false";
defparam \B_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y68_N14
cycloneive_lcell_comb \B[3]~reg0feeder (
// Equation(s):
// \B[3]~reg0feeder_combout  = \B_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[3]~input_o ),
	.cin(gnd),
	.combout(\B[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y68_N15
dffeas \B[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[3]~reg0 .is_wysiwyg = "true";
defparam \B[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N22
cycloneive_io_ibuf \B_in[4]~input (
	.i(B_in[4]),
	.ibar(gnd),
	.o(\B_in[4]~input_o ));
// synopsys translate_off
defparam \B_in[4]~input .bus_hold = "false";
defparam \B_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y72_N12
cycloneive_lcell_comb \B[4]~reg0feeder (
// Equation(s):
// \B[4]~reg0feeder_combout  = \B_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[4]~input_o ),
	.cin(gnd),
	.combout(\B[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y72_N13
dffeas \B[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[4]~reg0 .is_wysiwyg = "true";
defparam \B[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N22
cycloneive_io_ibuf \B_in[5]~input (
	.i(B_in[5]),
	.ibar(gnd),
	.o(\B_in[5]~input_o ));
// synopsys translate_off
defparam \B_in[5]~input .bus_hold = "false";
defparam \B_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N0
cycloneive_lcell_comb \B[5]~reg0feeder (
// Equation(s):
// \B[5]~reg0feeder_combout  = \B_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[5]~input_o ),
	.cin(gnd),
	.combout(\B[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y72_N1
dffeas \B[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[5]~reg0 .is_wysiwyg = "true";
defparam \B[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \B_in[6]~input (
	.i(B_in[6]),
	.ibar(gnd),
	.o(\B_in[6]~input_o ));
// synopsys translate_off
defparam \B_in[6]~input .bus_hold = "false";
defparam \B_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y72_N28
cycloneive_lcell_comb \B[6]~reg0feeder (
// Equation(s):
// \B[6]~reg0feeder_combout  = \B_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[6]~input_o ),
	.cin(gnd),
	.combout(\B[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y72_N29
dffeas \B[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[6]~reg0 .is_wysiwyg = "true";
defparam \B[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \B_in[7]~input (
	.i(B_in[7]),
	.ibar(gnd),
	.o(\B_in[7]~input_o ));
// synopsys translate_off
defparam \B_in[7]~input .bus_hold = "false";
defparam \B_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y72_N0
cycloneive_lcell_comb \B[7]~reg0feeder (
// Equation(s):
// \B[7]~reg0feeder_combout  = \B_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[7]~input_o ),
	.cin(gnd),
	.combout(\B[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y72_N1
dffeas \B[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[7]~reg0 .is_wysiwyg = "true";
defparam \B[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N10
cycloneive_lcell_comb \h_pos[0]~10 (
// Equation(s):
// \h_pos[0]~10_combout  = \h_pos[0]~reg0_q  $ (VCC)
// \h_pos[0]~11  = CARRY(\h_pos[0]~reg0_q )

	.dataa(\h_pos[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\h_pos[0]~10_combout ),
	.cout(\h_pos[0]~11 ));
// synopsys translate_off
defparam \h_pos[0]~10 .lut_mask = 16'h55AA;
defparam \h_pos[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N4
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!\h_pos[1]~reg0_q ) # (!\h_pos[2]~reg0_q )) # (!\h_pos[3]~reg0_q )) # (!\h_pos[0]~reg0_q )

	.dataa(\h_pos[0]~reg0_q ),
	.datab(\h_pos[3]~reg0_q ),
	.datac(\h_pos[2]~reg0_q ),
	.datad(\h_pos[1]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h7FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N24
cycloneive_lcell_comb \h_pos[7]~27 (
// Equation(s):
// \h_pos[7]~27_combout  = (\h_pos[7]~reg0_q  & (!\h_pos[6]~26 )) # (!\h_pos[7]~reg0_q  & ((\h_pos[6]~26 ) # (GND)))
// \h_pos[7]~28  = CARRY((!\h_pos[6]~26 ) # (!\h_pos[7]~reg0_q ))

	.dataa(gnd),
	.datab(\h_pos[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[6]~26 ),
	.combout(\h_pos[7]~27_combout ),
	.cout(\h_pos[7]~28 ));
// synopsys translate_off
defparam \h_pos[7]~27 .lut_mask = 16'h3C3F;
defparam \h_pos[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N26
cycloneive_lcell_comb \h_pos[8]~29 (
// Equation(s):
// \h_pos[8]~29_combout  = (\h_pos[8]~reg0_q  & (\h_pos[7]~28  $ (GND))) # (!\h_pos[8]~reg0_q  & (!\h_pos[7]~28  & VCC))
// \h_pos[8]~30  = CARRY((\h_pos[8]~reg0_q  & !\h_pos[7]~28 ))

	.dataa(\h_pos[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[7]~28 ),
	.combout(\h_pos[8]~29_combout ),
	.cout(\h_pos[8]~30 ));
// synopsys translate_off
defparam \h_pos[8]~29 .lut_mask = 16'hA50A;
defparam \h_pos[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N27
dffeas \h_pos[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[8]~reg0 .is_wysiwyg = "true";
defparam \h_pos[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N28
cycloneive_lcell_comb \h_pos[9]~31 (
// Equation(s):
// \h_pos[9]~31_combout  = \h_pos[8]~30  $ (\h_pos[9]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\h_pos[9]~reg0_q ),
	.cin(\h_pos[8]~30 ),
	.combout(\h_pos[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \h_pos[9]~31 .lut_mask = 16'h0FF0;
defparam \h_pos[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N29
dffeas \h_pos[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[9]~reg0 .is_wysiwyg = "true";
defparam \h_pos[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N8
cycloneive_lcell_comb \h_pos[0]~12 (
// Equation(s):
// \h_pos[0]~12_combout  = (!\rst~input_o  & ((!\h_pos[9]~reg0_q ) # (!\h_pos[8]~reg0_q )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\h_pos[8]~reg0_q ),
	.datad(\h_pos[9]~reg0_q ),
	.cin(gnd),
	.combout(\h_pos[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \h_pos[0]~12 .lut_mask = 16'h0333;
defparam \h_pos[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N2
cycloneive_lcell_comb \h_pos[0]~13 (
// Equation(s):
// \h_pos[0]~13_combout  = (!\rst~input_o  & (!\h_pos[5]~reg0_q  & (!\h_pos[6]~reg0_q  & !\h_pos[7]~reg0_q )))

	.dataa(\rst~input_o ),
	.datab(\h_pos[5]~reg0_q ),
	.datac(\h_pos[6]~reg0_q ),
	.datad(\h_pos[7]~reg0_q ),
	.cin(gnd),
	.combout(\h_pos[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \h_pos[0]~13 .lut_mask = 16'h0001;
defparam \h_pos[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N30
cycloneive_lcell_comb \h_pos[0]~14 (
// Equation(s):
// \h_pos[0]~14_combout  = (!\h_pos[0]~12_combout  & (((\h_pos[4]~reg0_q  & !\LessThan0~0_combout )) # (!\h_pos[0]~13_combout )))

	.dataa(\h_pos[4]~reg0_q ),
	.datab(\LessThan0~0_combout ),
	.datac(\h_pos[0]~12_combout ),
	.datad(\h_pos[0]~13_combout ),
	.cin(gnd),
	.combout(\h_pos[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \h_pos[0]~14 .lut_mask = 16'h020F;
defparam \h_pos[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y2_N11
dffeas \h_pos[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[0]~reg0 .is_wysiwyg = "true";
defparam \h_pos[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N12
cycloneive_lcell_comb \h_pos[1]~15 (
// Equation(s):
// \h_pos[1]~15_combout  = (\h_pos[1]~reg0_q  & (!\h_pos[0]~11 )) # (!\h_pos[1]~reg0_q  & ((\h_pos[0]~11 ) # (GND)))
// \h_pos[1]~16  = CARRY((!\h_pos[0]~11 ) # (!\h_pos[1]~reg0_q ))

	.dataa(\h_pos[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[0]~11 ),
	.combout(\h_pos[1]~15_combout ),
	.cout(\h_pos[1]~16 ));
// synopsys translate_off
defparam \h_pos[1]~15 .lut_mask = 16'h5A5F;
defparam \h_pos[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N13
dffeas \h_pos[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[1]~reg0 .is_wysiwyg = "true";
defparam \h_pos[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N14
cycloneive_lcell_comb \h_pos[2]~17 (
// Equation(s):
// \h_pos[2]~17_combout  = (\h_pos[2]~reg0_q  & (\h_pos[1]~16  $ (GND))) # (!\h_pos[2]~reg0_q  & (!\h_pos[1]~16  & VCC))
// \h_pos[2]~18  = CARRY((\h_pos[2]~reg0_q  & !\h_pos[1]~16 ))

	.dataa(gnd),
	.datab(\h_pos[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[1]~16 ),
	.combout(\h_pos[2]~17_combout ),
	.cout(\h_pos[2]~18 ));
// synopsys translate_off
defparam \h_pos[2]~17 .lut_mask = 16'hC30C;
defparam \h_pos[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N15
dffeas \h_pos[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[2]~reg0 .is_wysiwyg = "true";
defparam \h_pos[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N16
cycloneive_lcell_comb \h_pos[3]~19 (
// Equation(s):
// \h_pos[3]~19_combout  = (\h_pos[3]~reg0_q  & (!\h_pos[2]~18 )) # (!\h_pos[3]~reg0_q  & ((\h_pos[2]~18 ) # (GND)))
// \h_pos[3]~20  = CARRY((!\h_pos[2]~18 ) # (!\h_pos[3]~reg0_q ))

	.dataa(gnd),
	.datab(\h_pos[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[2]~18 ),
	.combout(\h_pos[3]~19_combout ),
	.cout(\h_pos[3]~20 ));
// synopsys translate_off
defparam \h_pos[3]~19 .lut_mask = 16'h3C3F;
defparam \h_pos[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N17
dffeas \h_pos[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[3]~reg0 .is_wysiwyg = "true";
defparam \h_pos[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N18
cycloneive_lcell_comb \h_pos[4]~21 (
// Equation(s):
// \h_pos[4]~21_combout  = (\h_pos[4]~reg0_q  & (\h_pos[3]~20  $ (GND))) # (!\h_pos[4]~reg0_q  & (!\h_pos[3]~20  & VCC))
// \h_pos[4]~22  = CARRY((\h_pos[4]~reg0_q  & !\h_pos[3]~20 ))

	.dataa(gnd),
	.datab(\h_pos[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[3]~20 ),
	.combout(\h_pos[4]~21_combout ),
	.cout(\h_pos[4]~22 ));
// synopsys translate_off
defparam \h_pos[4]~21 .lut_mask = 16'hC30C;
defparam \h_pos[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N19
dffeas \h_pos[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[4]~reg0 .is_wysiwyg = "true";
defparam \h_pos[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N20
cycloneive_lcell_comb \h_pos[5]~23 (
// Equation(s):
// \h_pos[5]~23_combout  = (\h_pos[5]~reg0_q  & (!\h_pos[4]~22 )) # (!\h_pos[5]~reg0_q  & ((\h_pos[4]~22 ) # (GND)))
// \h_pos[5]~24  = CARRY((!\h_pos[4]~22 ) # (!\h_pos[5]~reg0_q ))

	.dataa(gnd),
	.datab(\h_pos[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[4]~22 ),
	.combout(\h_pos[5]~23_combout ),
	.cout(\h_pos[5]~24 ));
// synopsys translate_off
defparam \h_pos[5]~23 .lut_mask = 16'h3C3F;
defparam \h_pos[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N21
dffeas \h_pos[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[5]~reg0 .is_wysiwyg = "true";
defparam \h_pos[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N22
cycloneive_lcell_comb \h_pos[6]~25 (
// Equation(s):
// \h_pos[6]~25_combout  = (\h_pos[6]~reg0_q  & (\h_pos[5]~24  $ (GND))) # (!\h_pos[6]~reg0_q  & (!\h_pos[5]~24  & VCC))
// \h_pos[6]~26  = CARRY((\h_pos[6]~reg0_q  & !\h_pos[5]~24 ))

	.dataa(gnd),
	.datab(\h_pos[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[5]~24 ),
	.combout(\h_pos[6]~25_combout ),
	.cout(\h_pos[6]~26 ));
// synopsys translate_off
defparam \h_pos[6]~25 .lut_mask = 16'hC30C;
defparam \h_pos[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y2_N23
dffeas \h_pos[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[6]~reg0 .is_wysiwyg = "true";
defparam \h_pos[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N25
dffeas \h_pos[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[7]~reg0 .is_wysiwyg = "true";
defparam \h_pos[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N26
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\h_pos[7]~reg0_q  & ((\h_pos[8]~reg0_q ) # ((!\h_pos[6]~reg0_q )))) # (!\h_pos[7]~reg0_q  & (((\h_pos[5]~reg0_q ) # (\h_pos[6]~reg0_q )) # (!\h_pos[8]~reg0_q )))

	.dataa(\h_pos[7]~reg0_q ),
	.datab(\h_pos[8]~reg0_q ),
	.datac(\h_pos[5]~reg0_q ),
	.datad(\h_pos[6]~reg0_q ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'hDDFB;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N20
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\always1~0_combout ) # (!\h_pos[9]~reg0_q )

	.dataa(\always1~0_combout ),
	.datab(\h_pos[9]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'hBBBB;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N21
dffeas \HS~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS~reg0 .is_wysiwyg = "true";
defparam \HS~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N6
cycloneive_lcell_comb \v_pos[0]~11 (
// Equation(s):
// \v_pos[0]~11_combout  = \v_pos[0]~reg0_q  $ (VCC)
// \v_pos[0]~12  = CARRY(\v_pos[0]~reg0_q )

	.dataa(gnd),
	.datab(\v_pos[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\v_pos[0]~11_combout ),
	.cout(\v_pos[0]~12 ));
// synopsys translate_off
defparam \v_pos[0]~11 .lut_mask = 16'h33CC;
defparam \v_pos[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N2
cycloneive_lcell_comb \v_pos[0]~10 (
// Equation(s):
// \v_pos[0]~10_combout  = (!\v_pos[7]~reg0_q  & (!\v_pos[5]~reg0_q  & (!\v_pos[8]~reg0_q  & !\v_pos[6]~reg0_q )))

	.dataa(\v_pos[7]~reg0_q ),
	.datab(\v_pos[5]~reg0_q ),
	.datac(\v_pos[8]~reg0_q ),
	.datad(\v_pos[6]~reg0_q ),
	.cin(gnd),
	.combout(\v_pos[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \v_pos[0]~10 .lut_mask = 16'h0001;
defparam \v_pos[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N0
cycloneive_lcell_comb \v_pos[0]~13 (
// Equation(s):
// \v_pos[0]~13_combout  = (\v_pos[4]~reg0_q ) # ((\v_pos[2]~reg0_q  & \v_pos[3]~reg0_q ))

	.dataa(gnd),
	.datab(\v_pos[2]~reg0_q ),
	.datac(\v_pos[4]~reg0_q ),
	.datad(\v_pos[3]~reg0_q ),
	.cin(gnd),
	.combout(\v_pos[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \v_pos[0]~13 .lut_mask = 16'hFCF0;
defparam \v_pos[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N26
cycloneive_lcell_comb \v_pos[0]~14 (
// Equation(s):
// \v_pos[0]~14_combout  = (\rst~input_o ) # ((\v_pos[9]~reg0_q  & ((\v_pos[0]~13_combout ) # (!\v_pos[0]~10_combout ))))

	.dataa(\v_pos[9]~reg0_q ),
	.datab(\v_pos[0]~10_combout ),
	.datac(\rst~input_o ),
	.datad(\v_pos[0]~13_combout ),
	.cin(gnd),
	.combout(\v_pos[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \v_pos[0]~14 .lut_mask = 16'hFAF2;
defparam \v_pos[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y2_N7
dffeas \v_pos[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[0]~reg0 .is_wysiwyg = "true";
defparam \v_pos[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N8
cycloneive_lcell_comb \v_pos[1]~15 (
// Equation(s):
// \v_pos[1]~15_combout  = (\v_pos[1]~reg0_q  & (!\v_pos[0]~12 )) # (!\v_pos[1]~reg0_q  & ((\v_pos[0]~12 ) # (GND)))
// \v_pos[1]~16  = CARRY((!\v_pos[0]~12 ) # (!\v_pos[1]~reg0_q ))

	.dataa(\v_pos[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[0]~12 ),
	.combout(\v_pos[1]~15_combout ),
	.cout(\v_pos[1]~16 ));
// synopsys translate_off
defparam \v_pos[1]~15 .lut_mask = 16'h5A5F;
defparam \v_pos[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N9
dffeas \v_pos[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[1]~reg0 .is_wysiwyg = "true";
defparam \v_pos[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N10
cycloneive_lcell_comb \v_pos[2]~17 (
// Equation(s):
// \v_pos[2]~17_combout  = (\v_pos[2]~reg0_q  & (\v_pos[1]~16  $ (GND))) # (!\v_pos[2]~reg0_q  & (!\v_pos[1]~16  & VCC))
// \v_pos[2]~18  = CARRY((\v_pos[2]~reg0_q  & !\v_pos[1]~16 ))

	.dataa(gnd),
	.datab(\v_pos[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[1]~16 ),
	.combout(\v_pos[2]~17_combout ),
	.cout(\v_pos[2]~18 ));
// synopsys translate_off
defparam \v_pos[2]~17 .lut_mask = 16'hC30C;
defparam \v_pos[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N11
dffeas \v_pos[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[2]~reg0 .is_wysiwyg = "true";
defparam \v_pos[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N12
cycloneive_lcell_comb \v_pos[3]~19 (
// Equation(s):
// \v_pos[3]~19_combout  = (\v_pos[3]~reg0_q  & (!\v_pos[2]~18 )) # (!\v_pos[3]~reg0_q  & ((\v_pos[2]~18 ) # (GND)))
// \v_pos[3]~20  = CARRY((!\v_pos[2]~18 ) # (!\v_pos[3]~reg0_q ))

	.dataa(gnd),
	.datab(\v_pos[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[2]~18 ),
	.combout(\v_pos[3]~19_combout ),
	.cout(\v_pos[3]~20 ));
// synopsys translate_off
defparam \v_pos[3]~19 .lut_mask = 16'h3C3F;
defparam \v_pos[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N13
dffeas \v_pos[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[3]~reg0 .is_wysiwyg = "true";
defparam \v_pos[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N14
cycloneive_lcell_comb \v_pos[4]~21 (
// Equation(s):
// \v_pos[4]~21_combout  = (\v_pos[4]~reg0_q  & (\v_pos[3]~20  $ (GND))) # (!\v_pos[4]~reg0_q  & (!\v_pos[3]~20  & VCC))
// \v_pos[4]~22  = CARRY((\v_pos[4]~reg0_q  & !\v_pos[3]~20 ))

	.dataa(gnd),
	.datab(\v_pos[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[3]~20 ),
	.combout(\v_pos[4]~21_combout ),
	.cout(\v_pos[4]~22 ));
// synopsys translate_off
defparam \v_pos[4]~21 .lut_mask = 16'hC30C;
defparam \v_pos[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N15
dffeas \v_pos[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[4]~reg0 .is_wysiwyg = "true";
defparam \v_pos[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N16
cycloneive_lcell_comb \v_pos[5]~23 (
// Equation(s):
// \v_pos[5]~23_combout  = (\v_pos[5]~reg0_q  & (!\v_pos[4]~22 )) # (!\v_pos[5]~reg0_q  & ((\v_pos[4]~22 ) # (GND)))
// \v_pos[5]~24  = CARRY((!\v_pos[4]~22 ) # (!\v_pos[5]~reg0_q ))

	.dataa(\v_pos[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[4]~22 ),
	.combout(\v_pos[5]~23_combout ),
	.cout(\v_pos[5]~24 ));
// synopsys translate_off
defparam \v_pos[5]~23 .lut_mask = 16'h5A5F;
defparam \v_pos[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N17
dffeas \v_pos[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[5]~reg0 .is_wysiwyg = "true";
defparam \v_pos[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N18
cycloneive_lcell_comb \v_pos[6]~25 (
// Equation(s):
// \v_pos[6]~25_combout  = (\v_pos[6]~reg0_q  & (\v_pos[5]~24  $ (GND))) # (!\v_pos[6]~reg0_q  & (!\v_pos[5]~24  & VCC))
// \v_pos[6]~26  = CARRY((\v_pos[6]~reg0_q  & !\v_pos[5]~24 ))

	.dataa(\v_pos[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[5]~24 ),
	.combout(\v_pos[6]~25_combout ),
	.cout(\v_pos[6]~26 ));
// synopsys translate_off
defparam \v_pos[6]~25 .lut_mask = 16'hA50A;
defparam \v_pos[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N19
dffeas \v_pos[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[6]~reg0 .is_wysiwyg = "true";
defparam \v_pos[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N20
cycloneive_lcell_comb \v_pos[7]~27 (
// Equation(s):
// \v_pos[7]~27_combout  = (\v_pos[7]~reg0_q  & (!\v_pos[6]~26 )) # (!\v_pos[7]~reg0_q  & ((\v_pos[6]~26 ) # (GND)))
// \v_pos[7]~28  = CARRY((!\v_pos[6]~26 ) # (!\v_pos[7]~reg0_q ))

	.dataa(gnd),
	.datab(\v_pos[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[6]~26 ),
	.combout(\v_pos[7]~27_combout ),
	.cout(\v_pos[7]~28 ));
// synopsys translate_off
defparam \v_pos[7]~27 .lut_mask = 16'h3C3F;
defparam \v_pos[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N21
dffeas \v_pos[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[7]~reg0 .is_wysiwyg = "true";
defparam \v_pos[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N22
cycloneive_lcell_comb \v_pos[8]~29 (
// Equation(s):
// \v_pos[8]~29_combout  = (\v_pos[8]~reg0_q  & (\v_pos[7]~28  $ (GND))) # (!\v_pos[8]~reg0_q  & (!\v_pos[7]~28  & VCC))
// \v_pos[8]~30  = CARRY((\v_pos[8]~reg0_q  & !\v_pos[7]~28 ))

	.dataa(gnd),
	.datab(\v_pos[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[7]~28 ),
	.combout(\v_pos[8]~29_combout ),
	.cout(\v_pos[8]~30 ));
// synopsys translate_off
defparam \v_pos[8]~29 .lut_mask = 16'hC30C;
defparam \v_pos[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N23
dffeas \v_pos[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[8]~reg0 .is_wysiwyg = "true";
defparam \v_pos[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N24
cycloneive_lcell_comb \v_pos[9]~31 (
// Equation(s):
// \v_pos[9]~31_combout  = \v_pos[9]~reg0_q  $ (\v_pos[8]~30 )

	.dataa(\v_pos[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\v_pos[8]~30 ),
	.combout(\v_pos[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \v_pos[9]~31 .lut_mask = 16'h5A5A;
defparam \v_pos[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y2_N25
dffeas \v_pos[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[9]~reg0 .is_wysiwyg = "true";
defparam \v_pos[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N4
cycloneive_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\v_pos[2]~reg0_q  & ((\v_pos[0]~reg0_q ) # (\v_pos[1]~reg0_q ))) # (!\v_pos[2]~reg0_q  & ((!\v_pos[1]~reg0_q ) # (!\v_pos[0]~reg0_q )))) # (!\v_pos[3]~reg0_q )

	.dataa(\v_pos[2]~reg0_q ),
	.datab(\v_pos[3]~reg0_q ),
	.datac(\v_pos[0]~reg0_q ),
	.datad(\v_pos[1]~reg0_q ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'hBFF7;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N28
cycloneive_lcell_comb \always2~1 (
// Equation(s):
// \always2~1_combout  = ((\v_pos[4]~reg0_q ) # ((\always2~0_combout ) # (!\v_pos[0]~10_combout ))) # (!\v_pos[9]~reg0_q )

	.dataa(\v_pos[9]~reg0_q ),
	.datab(\v_pos[4]~reg0_q ),
	.datac(\always2~0_combout ),
	.datad(\v_pos[0]~10_combout ),
	.cin(gnd),
	.combout(\always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \always2~1 .lut_mask = 16'hFDFF;
defparam \always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N30
cycloneive_lcell_comb \VS~reg0feeder (
// Equation(s):
// \VS~reg0feeder_combout  = \always2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\always2~1_combout ),
	.cin(gnd),
	.combout(\VS~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VS~reg0feeder .lut_mask = 16'hFF00;
defparam \VS~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N31
dffeas \VS~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VS~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VS~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VS~reg0 .is_wysiwyg = "true";
defparam \VS~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N6
cycloneive_lcell_comb \always3~5 (
// Equation(s):
// \always3~5_combout  = (!\h_pos[6]~reg0_q  & (!\h_pos[7]~reg0_q  & ((!\h_pos[5]~reg0_q ) # (!\h_pos[4]~reg0_q ))))

	.dataa(\h_pos[6]~reg0_q ),
	.datab(\h_pos[4]~reg0_q ),
	.datac(\h_pos[5]~reg0_q ),
	.datad(\h_pos[7]~reg0_q ),
	.cin(gnd),
	.combout(\always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \always3~5 .lut_mask = 16'h0015;
defparam \always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N22
cycloneive_lcell_comb \always3~6 (
// Equation(s):
// \always3~6_combout  = (\h_pos[9]~reg0_q  & (\h_pos[8]~reg0_q )) # (!\h_pos[9]~reg0_q  & (!\h_pos[8]~reg0_q  & \always3~5_combout ))

	.dataa(gnd),
	.datab(\h_pos[9]~reg0_q ),
	.datac(\h_pos[8]~reg0_q ),
	.datad(\always3~5_combout ),
	.cin(gnd),
	.combout(\always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \always3~6 .lut_mask = 16'hC3C0;
defparam \always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N28
cycloneive_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (!\v_pos[8]~reg0_q  & (!\v_pos[6]~reg0_q  & (!\v_pos[7]~reg0_q  & !\v_pos[9]~reg0_q )))

	.dataa(\v_pos[8]~reg0_q ),
	.datab(\v_pos[6]~reg0_q ),
	.datac(\v_pos[7]~reg0_q ),
	.datad(\v_pos[9]~reg0_q ),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h0001;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N30
cycloneive_lcell_comb \always3~1 (
// Equation(s):
// \always3~1_combout  = (!\v_pos[3]~reg0_q  & (!\v_pos[2]~reg0_q  & (!\v_pos[1]~reg0_q  & !\v_pos[0]~reg0_q )))

	.dataa(\v_pos[3]~reg0_q ),
	.datab(\v_pos[2]~reg0_q ),
	.datac(\v_pos[1]~reg0_q ),
	.datad(\v_pos[0]~reg0_q ),
	.cin(gnd),
	.combout(\always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \always3~1 .lut_mask = 16'h0001;
defparam \always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N18
cycloneive_lcell_comb \always3~2 (
// Equation(s):
// \always3~2_combout  = (\v_pos[4]~reg0_q  & (((\v_pos[0]~10_combout )))) # (!\v_pos[4]~reg0_q  & ((\always3~1_combout  & (\always3~0_combout )) # (!\always3~1_combout  & ((\v_pos[0]~10_combout )))))

	.dataa(\always3~0_combout ),
	.datab(\v_pos[4]~reg0_q ),
	.datac(\v_pos[0]~10_combout ),
	.datad(\always3~1_combout ),
	.cin(gnd),
	.combout(\always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \always3~2 .lut_mask = 16'hE2F0;
defparam \always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N0
cycloneive_lcell_comb \always3~3 (
// Equation(s):
// \always3~3_combout  = (\h_pos[7]~reg0_q  & ((\h_pos[6]~reg0_q ) # ((\h_pos[4]~reg0_q  & \h_pos[5]~reg0_q ))))

	.dataa(\h_pos[6]~reg0_q ),
	.datab(\h_pos[4]~reg0_q ),
	.datac(\h_pos[5]~reg0_q ),
	.datad(\h_pos[7]~reg0_q ),
	.cin(gnd),
	.combout(\always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \always3~3 .lut_mask = 16'hEA00;
defparam \always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N8
cycloneive_lcell_comb \always3~4 (
// Equation(s):
// \always3~4_combout  = (\v_pos[9]~reg0_q  & (((\h_pos[9]~reg0_q  & \always3~3_combout )) # (!\v_pos[0]~10_combout ))) # (!\v_pos[9]~reg0_q  & (\h_pos[9]~reg0_q  & (\always3~3_combout )))

	.dataa(\v_pos[9]~reg0_q ),
	.datab(\h_pos[9]~reg0_q ),
	.datac(\always3~3_combout ),
	.datad(\v_pos[0]~10_combout ),
	.cin(gnd),
	.combout(\always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \always3~4 .lut_mask = 16'hC0EA;
defparam \always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N16
cycloneive_lcell_comb \always3~7 (
// Equation(s):
// \always3~7_combout  = (!\always3~6_combout  & (!\always3~2_combout  & !\always3~4_combout ))

	.dataa(\always3~6_combout ),
	.datab(\always3~2_combout ),
	.datac(gnd),
	.datad(\always3~4_combout ),
	.cin(gnd),
	.combout(\always3~7_combout ),
	.cout());
// synopsys translate_off
defparam \always3~7 .lut_mask = 16'h0011;
defparam \always3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N17
dffeas \BLANK~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\always3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BLANK~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BLANK~reg0 .is_wysiwyg = "true";
defparam \BLANK~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N0
cycloneive_lcell_comb \oAddress[0]~16 (
// Equation(s):
// \oAddress[0]~16_combout  = \oAddress[0]~reg0_q  $ (VCC)
// \oAddress[0]~17  = CARRY(\oAddress[0]~reg0_q )

	.dataa(gnd),
	.datab(\oAddress[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\oAddress[0]~16_combout ),
	.cout(\oAddress[0]~17 ));
// synopsys translate_off
defparam \oAddress[0]~16 .lut_mask = 16'h33CC;
defparam \oAddress[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N24
cycloneive_lcell_comb \oAddress[15]~18 (
// Equation(s):
// \oAddress[15]~18_combout  = (\rst~input_o ) # ((!\always3~6_combout  & (!\always3~4_combout  & !\always3~2_combout )))

	.dataa(\always3~6_combout ),
	.datab(\rst~input_o ),
	.datac(\always3~4_combout ),
	.datad(\always3~2_combout ),
	.cin(gnd),
	.combout(\oAddress[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \oAddress[15]~18 .lut_mask = 16'hCCCD;
defparam \oAddress[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N1
dffeas \oAddress[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[0]~reg0 .is_wysiwyg = "true";
defparam \oAddress[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N2
cycloneive_lcell_comb \oAddress[1]~19 (
// Equation(s):
// \oAddress[1]~19_combout  = (\oAddress[1]~reg0_q  & (!\oAddress[0]~17 )) # (!\oAddress[1]~reg0_q  & ((\oAddress[0]~17 ) # (GND)))
// \oAddress[1]~20  = CARRY((!\oAddress[0]~17 ) # (!\oAddress[1]~reg0_q ))

	.dataa(gnd),
	.datab(\oAddress[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[0]~17 ),
	.combout(\oAddress[1]~19_combout ),
	.cout(\oAddress[1]~20 ));
// synopsys translate_off
defparam \oAddress[1]~19 .lut_mask = 16'h3C3F;
defparam \oAddress[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N3
dffeas \oAddress[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[1]~reg0 .is_wysiwyg = "true";
defparam \oAddress[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N4
cycloneive_lcell_comb \oAddress[2]~21 (
// Equation(s):
// \oAddress[2]~21_combout  = (\oAddress[2]~reg0_q  & (\oAddress[1]~20  $ (GND))) # (!\oAddress[2]~reg0_q  & (!\oAddress[1]~20  & VCC))
// \oAddress[2]~22  = CARRY((\oAddress[2]~reg0_q  & !\oAddress[1]~20 ))

	.dataa(gnd),
	.datab(\oAddress[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[1]~20 ),
	.combout(\oAddress[2]~21_combout ),
	.cout(\oAddress[2]~22 ));
// synopsys translate_off
defparam \oAddress[2]~21 .lut_mask = 16'hC30C;
defparam \oAddress[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N5
dffeas \oAddress[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[2]~reg0 .is_wysiwyg = "true";
defparam \oAddress[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N6
cycloneive_lcell_comb \oAddress[3]~23 (
// Equation(s):
// \oAddress[3]~23_combout  = (\oAddress[3]~reg0_q  & (!\oAddress[2]~22 )) # (!\oAddress[3]~reg0_q  & ((\oAddress[2]~22 ) # (GND)))
// \oAddress[3]~24  = CARRY((!\oAddress[2]~22 ) # (!\oAddress[3]~reg0_q ))

	.dataa(\oAddress[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[2]~22 ),
	.combout(\oAddress[3]~23_combout ),
	.cout(\oAddress[3]~24 ));
// synopsys translate_off
defparam \oAddress[3]~23 .lut_mask = 16'h5A5F;
defparam \oAddress[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N7
dffeas \oAddress[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[3]~reg0 .is_wysiwyg = "true";
defparam \oAddress[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N8
cycloneive_lcell_comb \oAddress[4]~25 (
// Equation(s):
// \oAddress[4]~25_combout  = (\oAddress[4]~reg0_q  & (\oAddress[3]~24  $ (GND))) # (!\oAddress[4]~reg0_q  & (!\oAddress[3]~24  & VCC))
// \oAddress[4]~26  = CARRY((\oAddress[4]~reg0_q  & !\oAddress[3]~24 ))

	.dataa(gnd),
	.datab(\oAddress[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[3]~24 ),
	.combout(\oAddress[4]~25_combout ),
	.cout(\oAddress[4]~26 ));
// synopsys translate_off
defparam \oAddress[4]~25 .lut_mask = 16'hC30C;
defparam \oAddress[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N9
dffeas \oAddress[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[4]~reg0 .is_wysiwyg = "true";
defparam \oAddress[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N10
cycloneive_lcell_comb \oAddress[5]~27 (
// Equation(s):
// \oAddress[5]~27_combout  = (\oAddress[5]~reg0_q  & (!\oAddress[4]~26 )) # (!\oAddress[5]~reg0_q  & ((\oAddress[4]~26 ) # (GND)))
// \oAddress[5]~28  = CARRY((!\oAddress[4]~26 ) # (!\oAddress[5]~reg0_q ))

	.dataa(\oAddress[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[4]~26 ),
	.combout(\oAddress[5]~27_combout ),
	.cout(\oAddress[5]~28 ));
// synopsys translate_off
defparam \oAddress[5]~27 .lut_mask = 16'h5A5F;
defparam \oAddress[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N11
dffeas \oAddress[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[5]~reg0 .is_wysiwyg = "true";
defparam \oAddress[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N12
cycloneive_lcell_comb \oAddress[6]~29 (
// Equation(s):
// \oAddress[6]~29_combout  = (\oAddress[6]~reg0_q  & (\oAddress[5]~28  $ (GND))) # (!\oAddress[6]~reg0_q  & (!\oAddress[5]~28  & VCC))
// \oAddress[6]~30  = CARRY((\oAddress[6]~reg0_q  & !\oAddress[5]~28 ))

	.dataa(\oAddress[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[5]~28 ),
	.combout(\oAddress[6]~29_combout ),
	.cout(\oAddress[6]~30 ));
// synopsys translate_off
defparam \oAddress[6]~29 .lut_mask = 16'hA50A;
defparam \oAddress[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N13
dffeas \oAddress[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[6]~reg0 .is_wysiwyg = "true";
defparam \oAddress[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N14
cycloneive_lcell_comb \oAddress[7]~31 (
// Equation(s):
// \oAddress[7]~31_combout  = (\oAddress[7]~reg0_q  & (!\oAddress[6]~30 )) # (!\oAddress[7]~reg0_q  & ((\oAddress[6]~30 ) # (GND)))
// \oAddress[7]~32  = CARRY((!\oAddress[6]~30 ) # (!\oAddress[7]~reg0_q ))

	.dataa(gnd),
	.datab(\oAddress[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[6]~30 ),
	.combout(\oAddress[7]~31_combout ),
	.cout(\oAddress[7]~32 ));
// synopsys translate_off
defparam \oAddress[7]~31 .lut_mask = 16'h3C3F;
defparam \oAddress[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N15
dffeas \oAddress[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[7]~reg0 .is_wysiwyg = "true";
defparam \oAddress[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N16
cycloneive_lcell_comb \oAddress[8]~33 (
// Equation(s):
// \oAddress[8]~33_combout  = (\oAddress[8]~reg0_q  & (\oAddress[7]~32  $ (GND))) # (!\oAddress[8]~reg0_q  & (!\oAddress[7]~32  & VCC))
// \oAddress[8]~34  = CARRY((\oAddress[8]~reg0_q  & !\oAddress[7]~32 ))

	.dataa(gnd),
	.datab(\oAddress[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[7]~32 ),
	.combout(\oAddress[8]~33_combout ),
	.cout(\oAddress[8]~34 ));
// synopsys translate_off
defparam \oAddress[8]~33 .lut_mask = 16'hC30C;
defparam \oAddress[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N17
dffeas \oAddress[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[8]~reg0 .is_wysiwyg = "true";
defparam \oAddress[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N18
cycloneive_lcell_comb \oAddress[9]~35 (
// Equation(s):
// \oAddress[9]~35_combout  = (\oAddress[9]~reg0_q  & (!\oAddress[8]~34 )) # (!\oAddress[9]~reg0_q  & ((\oAddress[8]~34 ) # (GND)))
// \oAddress[9]~36  = CARRY((!\oAddress[8]~34 ) # (!\oAddress[9]~reg0_q ))

	.dataa(gnd),
	.datab(\oAddress[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[8]~34 ),
	.combout(\oAddress[9]~35_combout ),
	.cout(\oAddress[9]~36 ));
// synopsys translate_off
defparam \oAddress[9]~35 .lut_mask = 16'h3C3F;
defparam \oAddress[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N19
dffeas \oAddress[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[9]~reg0 .is_wysiwyg = "true";
defparam \oAddress[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N20
cycloneive_lcell_comb \oAddress[10]~37 (
// Equation(s):
// \oAddress[10]~37_combout  = (\oAddress[10]~reg0_q  & (\oAddress[9]~36  $ (GND))) # (!\oAddress[10]~reg0_q  & (!\oAddress[9]~36  & VCC))
// \oAddress[10]~38  = CARRY((\oAddress[10]~reg0_q  & !\oAddress[9]~36 ))

	.dataa(gnd),
	.datab(\oAddress[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[9]~36 ),
	.combout(\oAddress[10]~37_combout ),
	.cout(\oAddress[10]~38 ));
// synopsys translate_off
defparam \oAddress[10]~37 .lut_mask = 16'hC30C;
defparam \oAddress[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N21
dffeas \oAddress[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[10]~reg0 .is_wysiwyg = "true";
defparam \oAddress[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N22
cycloneive_lcell_comb \oAddress[11]~39 (
// Equation(s):
// \oAddress[11]~39_combout  = (\oAddress[11]~reg0_q  & (!\oAddress[10]~38 )) # (!\oAddress[11]~reg0_q  & ((\oAddress[10]~38 ) # (GND)))
// \oAddress[11]~40  = CARRY((!\oAddress[10]~38 ) # (!\oAddress[11]~reg0_q ))

	.dataa(\oAddress[11]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[10]~38 ),
	.combout(\oAddress[11]~39_combout ),
	.cout(\oAddress[11]~40 ));
// synopsys translate_off
defparam \oAddress[11]~39 .lut_mask = 16'h5A5F;
defparam \oAddress[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N23
dffeas \oAddress[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[11]~reg0 .is_wysiwyg = "true";
defparam \oAddress[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N24
cycloneive_lcell_comb \oAddress[12]~41 (
// Equation(s):
// \oAddress[12]~41_combout  = (\oAddress[12]~reg0_q  & (\oAddress[11]~40  $ (GND))) # (!\oAddress[12]~reg0_q  & (!\oAddress[11]~40  & VCC))
// \oAddress[12]~42  = CARRY((\oAddress[12]~reg0_q  & !\oAddress[11]~40 ))

	.dataa(gnd),
	.datab(\oAddress[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[11]~40 ),
	.combout(\oAddress[12]~41_combout ),
	.cout(\oAddress[12]~42 ));
// synopsys translate_off
defparam \oAddress[12]~41 .lut_mask = 16'hC30C;
defparam \oAddress[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N25
dffeas \oAddress[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[12]~reg0 .is_wysiwyg = "true";
defparam \oAddress[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N26
cycloneive_lcell_comb \oAddress[13]~43 (
// Equation(s):
// \oAddress[13]~43_combout  = (\oAddress[13]~reg0_q  & (!\oAddress[12]~42 )) # (!\oAddress[13]~reg0_q  & ((\oAddress[12]~42 ) # (GND)))
// \oAddress[13]~44  = CARRY((!\oAddress[12]~42 ) # (!\oAddress[13]~reg0_q ))

	.dataa(\oAddress[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[12]~42 ),
	.combout(\oAddress[13]~43_combout ),
	.cout(\oAddress[13]~44 ));
// synopsys translate_off
defparam \oAddress[13]~43 .lut_mask = 16'h5A5F;
defparam \oAddress[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N27
dffeas \oAddress[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[13]~reg0 .is_wysiwyg = "true";
defparam \oAddress[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N28
cycloneive_lcell_comb \oAddress[14]~45 (
// Equation(s):
// \oAddress[14]~45_combout  = (\oAddress[14]~reg0_q  & (\oAddress[13]~44  $ (GND))) # (!\oAddress[14]~reg0_q  & (!\oAddress[13]~44  & VCC))
// \oAddress[14]~46  = CARRY((\oAddress[14]~reg0_q  & !\oAddress[13]~44 ))

	.dataa(gnd),
	.datab(\oAddress[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[13]~44 ),
	.combout(\oAddress[14]~45_combout ),
	.cout(\oAddress[14]~46 ));
// synopsys translate_off
defparam \oAddress[14]~45 .lut_mask = 16'hC30C;
defparam \oAddress[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N29
dffeas \oAddress[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[14]~reg0 .is_wysiwyg = "true";
defparam \oAddress[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N30
cycloneive_lcell_comb \oAddress[15]~47 (
// Equation(s):
// \oAddress[15]~47_combout  = \oAddress[15]~reg0_q  $ (\oAddress[14]~46 )

	.dataa(\oAddress[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\oAddress[14]~46 ),
	.combout(\oAddress[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \oAddress[15]~47 .lut_mask = 16'h5A5A;
defparam \oAddress[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y2_N31
dffeas \oAddress[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\oAddress[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[15]~reg0 .is_wysiwyg = "true";
defparam \oAddress[15]~reg0 .power_up = "low";
// synopsys translate_on

assign R[0] = \R[0]~output_o ;

assign R[1] = \R[1]~output_o ;

assign R[2] = \R[2]~output_o ;

assign R[3] = \R[3]~output_o ;

assign R[4] = \R[4]~output_o ;

assign R[5] = \R[5]~output_o ;

assign R[6] = \R[6]~output_o ;

assign R[7] = \R[7]~output_o ;

assign G[0] = \G[0]~output_o ;

assign G[1] = \G[1]~output_o ;

assign G[2] = \G[2]~output_o ;

assign G[3] = \G[3]~output_o ;

assign G[4] = \G[4]~output_o ;

assign G[5] = \G[5]~output_o ;

assign G[6] = \G[6]~output_o ;

assign G[7] = \G[7]~output_o ;

assign B[0] = \B[0]~output_o ;

assign B[1] = \B[1]~output_o ;

assign B[2] = \B[2]~output_o ;

assign B[3] = \B[3]~output_o ;

assign B[4] = \B[4]~output_o ;

assign B[5] = \B[5]~output_o ;

assign B[6] = \B[6]~output_o ;

assign B[7] = \B[7]~output_o ;

assign HS = \HS~output_o ;

assign VS = \VS~output_o ;

assign BLANK = \BLANK~output_o ;

assign VGA_SYNC = \VGA_SYNC~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign h_pos[0] = \h_pos[0]~output_o ;

assign h_pos[1] = \h_pos[1]~output_o ;

assign h_pos[2] = \h_pos[2]~output_o ;

assign h_pos[3] = \h_pos[3]~output_o ;

assign h_pos[4] = \h_pos[4]~output_o ;

assign h_pos[5] = \h_pos[5]~output_o ;

assign h_pos[6] = \h_pos[6]~output_o ;

assign h_pos[7] = \h_pos[7]~output_o ;

assign h_pos[8] = \h_pos[8]~output_o ;

assign h_pos[9] = \h_pos[9]~output_o ;

assign v_pos[0] = \v_pos[0]~output_o ;

assign v_pos[1] = \v_pos[1]~output_o ;

assign v_pos[2] = \v_pos[2]~output_o ;

assign v_pos[3] = \v_pos[3]~output_o ;

assign v_pos[4] = \v_pos[4]~output_o ;

assign v_pos[5] = \v_pos[5]~output_o ;

assign v_pos[6] = \v_pos[6]~output_o ;

assign v_pos[7] = \v_pos[7]~output_o ;

assign v_pos[8] = \v_pos[8]~output_o ;

assign v_pos[9] = \v_pos[9]~output_o ;

assign oAddress[0] = \oAddress[0]~output_o ;

assign oAddress[1] = \oAddress[1]~output_o ;

assign oAddress[2] = \oAddress[2]~output_o ;

assign oAddress[3] = \oAddress[3]~output_o ;

assign oAddress[4] = \oAddress[4]~output_o ;

assign oAddress[5] = \oAddress[5]~output_o ;

assign oAddress[6] = \oAddress[6]~output_o ;

assign oAddress[7] = \oAddress[7]~output_o ;

assign oAddress[8] = \oAddress[8]~output_o ;

assign oAddress[9] = \oAddress[9]~output_o ;

assign oAddress[10] = \oAddress[10]~output_o ;

assign oAddress[11] = \oAddress[11]~output_o ;

assign oAddress[12] = \oAddress[12]~output_o ;

assign oAddress[13] = \oAddress[13]~output_o ;

assign oAddress[14] = \oAddress[14]~output_o ;

assign oAddress[15] = \oAddress[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
