{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701135200320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701135200320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 19:33:20 2023 " "Processing started: Mon Nov 27 19:33:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701135200320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701135200320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off Cartridge_FPGA -c Cartridge_FPGA --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off Cartridge_FPGA -c Cartridge_FPGA --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701135200321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701135200372 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1701135200376 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200441 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1701135200468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701135200479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200479 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1701135200527 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m2 " "No output dependent on input pin \"m2\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200539 "|Cartridge_FPGA|m2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "romsel " "No output dependent on input pin \"romsel\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200539 "|Cartridge_FPGA|romsel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_adr_in\[9\] " "No output dependent on input pin \"cpu_adr_in\[9\]\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200539 "|Cartridge_FPGA|cpu_adr_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_adr_in\[10\] " "No output dependent on input pin \"cpu_adr_in\[10\]\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200539 "|Cartridge_FPGA|cpu_adr_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_adr_in\[11\] " "No output dependent on input pin \"cpu_adr_in\[11\]\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200539 "|Cartridge_FPGA|cpu_adr_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_adr_in\[12\] " "No output dependent on input pin \"cpu_adr_in\[12\]\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200539 "|Cartridge_FPGA|cpu_adr_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_adr_in\[13\] " "No output dependent on input pin \"cpu_adr_in\[13\]\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200539 "|Cartridge_FPGA|cpu_adr_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cpu_adr_in\[14\] " "No output dependent on input pin \"cpu_adr_in\[14\]\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701135200539 "|Cartridge_FPGA|cpu_adr_in[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1701135200539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701135200540 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701135200540 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701135200540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701135200540 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701135200540 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701135200540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1701135200540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 12 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701135200569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 19:33:20 2023 " "Processing ended: Mon Nov 27 19:33:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701135200569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701135200569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701135200569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701135200569 ""}
