# write_bitstream.tcl
# A Vivado script that demonstrates a very simple RTL-to-bitstream non-project batch flow
# from https://docs.amd.com/r/en-US/ug892-vivado-design-flows-overview/Non-Project-Mode-Tcl-Script-Example

# STEP 0: define output directory area.
set outputDir ./output             
file mkdir $outputDir

# STEP 1: setup design sources and constraints
read_verilog [ glob ./sources/*.v ]         
read_xdc ./sources/basys3_main.xdc

# STEP 2: run synthesis, report utilization and timing estimates, write checkpoint design
synth_design -top ztop -part xc7a35tcpg236-1
write_checkpoint -force $outputDir/post_synth
report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
report_power -file $outputDir/post_synth_power.rpt

# STEP 3: run placement and logic optimzation, report utilization and timing estimates, write checkpoint design
opt_design
report_drc -file $outputDir/drc.rpt
place_design
phys_opt_design
write_checkpoint -force $outputDir/post_place
report_timing_summary -file $outputDir/post_place_timing_summary.rpt

# STEP 4: run router, report actual utilization and timing, write checkpoint design, run drc, write verilog and xdc out
route_design
write_checkpoint -force $outputDir/post_route
report_timing_summary -file $outputDir/post_route_timing_summary.rpt
report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
report_clock_utilization -file $outputDir/clock_util.rpt
report_utilization -file $outputDir/post_route_util.rpt
report_power -file $outputDir/post_route_power.rpt
report_drc -file $outputDir/post_imp_drc.rpt
write_verilog -force $outputDir/design_impl_netlist.v
write_xdc -no_fixed_only -force $outputDir/design_impl.xdc

# STEP 5: generate a bitstream
write_bitstream -force $outputDir/design.bit

