Analysis & Synthesis report for UARTProject
Wed Dec 04 20:53:09 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:divby41
 13. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:divby256_0
 14. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:1:divby256_k
 15. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:2:divby256_k
 16. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:3:divby256_k
 17. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:4:divby256_k
 18. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:5:divby256_k
 19. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:6:divby256_k
 20. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:7:divby256_k
 21. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux
 22. Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:divby8
 23. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitreg:RDR
 24. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR
 25. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:mux0
 26. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:muxn_1
 27. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:6:muxi
 28. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:5:muxi
 29. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:4:muxi
 30. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:3:muxi
 31. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:2:muxi
 32. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:1:muxi
 33. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg
 34. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|threebitcounter:shiftCounter|nbitreg:reg
 35. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitcomparator:clkComparator
 36. Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitcomparator:shiftComparator
 37. Parameter Settings for User Entity Instance: UART:uart_block|nbit2to1mux:transmit_data_mux
 38. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitreg:TDR
 39. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR
 40. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:mux0
 41. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:muxn_1
 42. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:6:muxi
 43. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:5:muxi
 44. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:4:muxi
 45. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:3:muxi
 46. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:2:muxi
 47. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:1:muxi
 48. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbit2to1mux:boundmux
 49. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbit2to1mux:output_mux
 50. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|threebitcounter:counter|nbitreg:reg
 51. Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitcomparator:comparator
 52. Parameter Settings for User Entity Instance: UART:uart_block|threebitcounter:counter|nbitreg:reg
 53. Parameter Settings for User Entity Instance: nbit8to1mux:mux
 54. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitaddersubtractor:adder
 55. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg
 56. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST|nbitaddersubtractor:adder
 57. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST|nbitreg:reg
 58. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|fourbitcounter:msc_counter|nbitaddersubtractor:adder
 59. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|fourbitcounter:msc_counter|nbitreg:reg
 60. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitaddersubtractor:adder
 61. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg
 62. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|nbit2to1mux:counter_mux
 63. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|nbit2to1mux:max_mux
 64. Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|nbit2to1mux:timer_mux
 65. Port Connectivity Checks: "trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:reset_counter"
 66. Port Connectivity Checks: "trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:reset_timer"
 67. Port Connectivity Checks: "trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:dFFy0"
 68. Port Connectivity Checks: "trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:dFFy1"
 69. Port Connectivity Checks: "trafficlightcontroller:lab3|fourbitcomparator:compare"
 70. Port Connectivity Checks: "trafficlightcontroller:lab3|fourbitcounter:ssc_counter"
 71. Port Connectivity Checks: "trafficlightcontroller:lab3|fourbitcounter:msc_counter"
 72. Port Connectivity Checks: "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST"
 73. Port Connectivity Checks: "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg"
 74. Port Connectivity Checks: "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitaddersubtractor:adder"
 75. Port Connectivity Checks: "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST"
 76. Port Connectivity Checks: "trafficlightcontroller:lab3"
 77. Port Connectivity Checks: "clk_div:clockDiv"
 78. Port Connectivity Checks: "nbit8to1mux:mux"
 79. Port Connectivity Checks: "UART:uart_block|transmitter:T|transmitter_control:controller|enARdFF_2:DFF_0"
 80. Port Connectivity Checks: "UART:uart_block|transmitter:T|transmitter_control:controller|enARdFF_2:DFF_1"
 81. Port Connectivity Checks: "UART:uart_block|transmitter:T|nbitcomparator:comparator"
 82. Port Connectivity Checks: "UART:uart_block|transmitter:T|nbit2to1mux:boundmux"
 83. Port Connectivity Checks: "UART:uart_block|transmitter:T|nbitshiftreg:TSR"
 84. Port Connectivity Checks: "UART:uart_block|transmitter:T|nbitreg:TDR"
 85. Port Connectivity Checks: "UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_0"
 86. Port Connectivity Checks: "UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_1"
 87. Port Connectivity Checks: "UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_2"
 88. Port Connectivity Checks: "UART:uart_block|receiver:R|receiver_controller:controller"
 89. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitcomparator:shiftComparator"
 90. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitcomparator:clkComparator|oneBitComparator:comparatorMSB"
 91. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitcomparator:clkComparator"
 92. Port Connectivity Checks: "UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg"
 93. Port Connectivity Checks: "UART:uart_block|receiver:R|threebitcounter:clkCounter|threeBitAdder:adder|oneBitAdder:add0"
 94. Port Connectivity Checks: "UART:uart_block|receiver:R|threebitcounter:clkCounter|threeBitAdder:adder"
 95. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:0:biti"
 96. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:1:biti"
 97. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:2:biti"
 98. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:3:biti"
 99. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:4:biti"
100. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:5:biti"
101. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:6:biti"
102. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:7:biti"
103. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:1:muxi"
104. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:2:muxi"
105. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:3:muxi"
106. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:4:muxi"
107. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:5:muxi"
108. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:6:muxi"
109. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:muxn_1"
110. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:mux0"
111. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR"
112. Port Connectivity Checks: "UART:uart_block|receiver:R|nbitreg:RDR"
113. Port Connectivity Checks: "UART:uart_block|receiver:R"
114. Port Connectivity Checks: "UART:uart_block|enARdFF_resetToOne:enable_tx"
115. Elapsed Time Per Partition
116. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 04 20:53:09 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; UARTProject                                ;
; Top-level Entity Name              ; top_level                                  ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 169                                        ;
;     Total combinational functions  ; 152                                        ;
;     Dedicated logic registers      ; 119                                        ;
; Total registers                    ; 119                                        ;
; Total pins                         ; 23                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top_level          ; UARTProject        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                      ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path               ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+
; clk_div.vhd                      ; yes             ; User VHDL File  ; C:/UART-Project/clk_div.vhd                ;         ;
; debouncer.vhd                    ; yes             ; User VHDL File  ; C:/UART-Project/debouncer.vhd              ;         ;
; trafficlightcontroller.vhd       ; yes             ; User VHDL File  ; C:/UART-Project/trafficlightcontroller.vhd ;         ;
; timer.vhd                        ; yes             ; User VHDL File  ; C:/UART-Project/timer.vhd                  ;         ;
; nbitaddersubtractor.vhd          ; yes             ; User VHDL File  ; C:/UART-Project/nbitaddersubtractor.vhd    ;         ;
; fulladder.vhd                    ; yes             ; User VHDL File  ; C:/UART-Project/fulladder.vhd              ;         ;
; fsmController.vhd                ; yes             ; User VHDL File  ; C:/UART-Project/fsmController.vhd          ;         ;
; fourbitcounter.vhd               ; yes             ; User VHDL File  ; C:/UART-Project/fourbitcounter.vhd         ;         ;
; fourbitcomparator.vhd            ; yes             ; User VHDL File  ; C:/UART-Project/fourbitcomparator.vhd      ;         ;
; transmitter_control.vhd          ; yes             ; User VHDL File  ; C:/UART-Project/transmitter_control.vhd    ;         ;
; transmitter.vhd                  ; yes             ; User VHDL File  ; C:/UART-Project/transmitter.vhd            ;         ;
; threebitcounter.vhd              ; yes             ; User VHDL File  ; C:/UART-Project/threebitcounter.vhd        ;         ;
; threebitadder.vhd                ; yes             ; User VHDL File  ; C:/UART-Project/threebitadder.vhd          ;         ;
; onebitcomparator.vhd             ; yes             ; User VHDL File  ; C:/UART-Project/onebitcomparator.vhd       ;         ;
; onebitadder.vhd                  ; yes             ; User VHDL File  ; C:/UART-Project/onebitadder.vhd            ;         ;
; onebit4to1mux.vhd                ; yes             ; User VHDL File  ; C:/UART-Project/onebit4to1mux.vhd          ;         ;
; nbitshiftreg.vhd                 ; yes             ; User VHDL File  ; C:/UART-Project/nbitshiftreg.vhd           ;         ;
; nbitreg.vhd                      ; yes             ; User VHDL File  ; C:/UART-Project/nbitreg.vhd                ;         ;
; nbitcomparator.vhd               ; yes             ; User VHDL File  ; C:/UART-Project/nbitcomparator.vhd         ;         ;
; nbit8to1mux.vhd                  ; yes             ; User VHDL File  ; C:/UART-Project/nbit8to1mux.vhd            ;         ;
; nbit2to1mux.vhd                  ; yes             ; User VHDL File  ; C:/UART-Project/nbit2to1mux.vhd            ;         ;
; enardFF_2.vhd                    ; yes             ; User VHDL File  ; C:/UART-Project/enardFF_2.vhd              ;         ;
; DividebyN.vhd                    ; yes             ; User VHDL File  ; C:/UART-Project/DividebyN.vhd              ;         ;
; baudrategenerator.vhd            ; yes             ; User VHDL File  ; C:/UART-Project/baudrategenerator.vhd      ;         ;
; UART.vhd                         ; yes             ; User VHDL File  ; C:/UART-Project/UART.vhd                   ;         ;
; top_level.vhd                    ; yes             ; User VHDL File  ; C:/UART-Project/top_level.vhd              ;         ;
; onebit8to1mux.vhd                ; yes             ; User VHDL File  ; C:/UART-Project/onebit8to1mux.vhd          ;         ;
; edge_detect.vhd                  ; yes             ; User VHDL File  ; C:/UART-Project/edge_detect.vhd            ;         ;
; enardFF_resetToOne.vhd           ; yes             ; User VHDL File  ; C:/UART-Project/enardFF_resetToOne.vhd     ;         ;
; receiver.vhd                     ; yes             ; User VHDL File  ; C:/UART-Project/receiver.vhd               ;         ;
; receiver_controller.vhd          ; yes             ; User VHDL File  ; C:/UART-Project/receiver_controller.vhd    ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 169          ;
;                                             ;              ;
; Total combinational functions               ; 152          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 45           ;
;     -- 3 input functions                    ; 52           ;
;     -- <=2 input functions                  ; 55           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 143          ;
;     -- arithmetic mode                      ; 9            ;
;                                             ;              ;
; Total registers                             ; 119          ;
;     -- Dedicated logic registers            ; 119          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 23           ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; GReset~input ;
; Maximum fan-out                             ; 44           ;
; Total fan-out                               ; 802          ;
; Average fan-out                             ; 2.53         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |top_level                                       ; 152 (0)           ; 119 (0)      ; 0           ; 0            ; 0       ; 0         ; 23   ; 0            ; |top_level                                                                                           ; work         ;
;    |UART:uart_block|                             ; 99 (1)            ; 79 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block                                                                           ; work         ;
;       |baudrategenerator:baudrate|               ; 45 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate                                                ; work         ;
;          |DividebyN:\ripple_divby2:1:divby256_k| ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:1:divby256_k          ; work         ;
;          |DividebyN:\ripple_divby2:2:divby256_k| ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:2:divby256_k          ; work         ;
;          |DividebyN:\ripple_divby2:3:divby256_k| ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:3:divby256_k          ; work         ;
;          |DividebyN:\ripple_divby2:4:divby256_k| ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:4:divby256_k          ; work         ;
;          |DividebyN:\ripple_divby2:5:divby256_k| ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:5:divby256_k          ; work         ;
;          |DividebyN:\ripple_divby2:6:divby256_k| ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:6:divby256_k          ; work         ;
;          |DividebyN:\ripple_divby2:7:divby256_k| ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:7:divby256_k          ; work         ;
;          |DividebyN:divby256_0|                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:divby256_0                           ; work         ;
;          |DividebyN:divby41|                     ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:divby41                              ; work         ;
;          |DividebyN:divby8|                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|DividebyN:divby8                               ; work         ;
;          |onebit8to1mux:mux|                     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux                              ; work         ;
;       |edge_detect:detect_inc|                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|edge_detect:detect_inc                                                    ; work         ;
;       |enARdFF_resetToOne:enable_tx|             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|enARdFF_resetToOne:enable_tx                                              ; work         ;
;       |nbit2to1mux:transmit_data_mux|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|nbit2to1mux:transmit_data_mux                                             ; work         ;
;       |receiver:R|                               ; 17 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R                                                                ; work         ;
;          |nbitreg:RDR|                           ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR                                                    ; work         ;
;             |enARdFF_2:\reg:0:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:0:biti                              ; work         ;
;             |enARdFF_2:\reg:1:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:1:biti                              ; work         ;
;             |enARdFF_2:\reg:2:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:2:biti                              ; work         ;
;             |enARdFF_2:\reg:3:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:3:biti                              ; work         ;
;             |enARdFF_2:\reg:4:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:4:biti                              ; work         ;
;             |enARdFF_2:\reg:5:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:5:biti                              ; work         ;
;             |enARdFF_2:\reg:6:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:6:biti                              ; work         ;
;             |enARdFF_2:\reg:7:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:7:biti                              ; work         ;
;          |nbitshiftreg:RSR|                      ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR                                               ; work         ;
;             |enARdFF_2:\dffs:0:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:0:biti                        ; work         ;
;             |enARdFF_2:\dffs:1:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:1:biti                        ; work         ;
;             |enARdFF_2:\dffs:2:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:2:biti                        ; work         ;
;             |enARdFF_2:\dffs:3:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:3:biti                        ; work         ;
;             |enARdFF_2:\dffs:4:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:4:biti                        ; work         ;
;             |enARdFF_2:\dffs:5:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:5:biti                        ; work         ;
;             |enARdFF_2:\dffs:6:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:6:biti                        ; work         ;
;             |enARdFF_2:\dffs:7:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:7:biti                        ; work         ;
;          |receiver_controller:controller|        ; 11 (11)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|receiver_controller:controller                                 ; work         ;
;             |enARdFF_2:DFF_0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_0                 ; work         ;
;             |enARdFF_2:DFF_1|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_1                 ; work         ;
;             |enARdFF_2:DFF_2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_2                 ; work         ;
;          |threebitcounter:clkCounter|            ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:clkCounter                                     ; work         ;
;             |nbitreg:reg|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg                         ; work         ;
;                |enARdFF_2:\reg:0:biti|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg|enARdFF_2:\reg:0:biti   ; work         ;
;                |enARdFF_2:\reg:1:biti|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg|enARdFF_2:\reg:1:biti   ; work         ;
;                |enARdFF_2:\reg:2:biti|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg|enARdFF_2:\reg:2:biti   ; work         ;
;          |threebitcounter:shiftCounter|          ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:shiftCounter                                   ; work         ;
;             |nbitreg:reg|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:shiftCounter|nbitreg:reg                       ; work         ;
;                |enARdFF_2:\reg:0:biti|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:shiftCounter|nbitreg:reg|enARdFF_2:\reg:0:biti ; work         ;
;                |enARdFF_2:\reg:1:biti|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:shiftCounter|nbitreg:reg|enARdFF_2:\reg:1:biti ; work         ;
;                |enARdFF_2:\reg:2:biti|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|receiver:R|threebitcounter:shiftCounter|nbitreg:reg|enARdFF_2:\reg:2:biti ; work         ;
;       |threebitcounter:counter|                  ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|threebitcounter:counter                                                   ; work         ;
;          |nbitreg:reg|                           ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|threebitcounter:counter|nbitreg:reg                                       ; work         ;
;             |enARdFF_2:\reg:0:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti                 ; work         ;
;             |enARdFF_2:\reg:1:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti                 ; work         ;
;             |enARdFF_2:\reg:2:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti                 ; work         ;
;       |transmitter:T|                            ; 21 (0)            ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T                                                             ; work         ;
;          |nbit2to1mux:output_mux|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbit2to1mux:output_mux                                      ; work         ;
;          |nbitreg:TDR|                           ; 3 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR                                                 ; work         ;
;             |enARdFF_2:\reg:0:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:0:biti                           ; work         ;
;             |enARdFF_2:\reg:1:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:1:biti                           ; work         ;
;             |enARdFF_2:\reg:2:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:2:biti                           ; work         ;
;             |enARdFF_2:\reg:3:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:3:biti                           ; work         ;
;             |enARdFF_2:\reg:4:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:4:biti                           ; work         ;
;             |enARdFF_2:\reg:5:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:5:biti                           ; work         ;
;             |enARdFF_2:\reg:6:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:6:biti                           ; work         ;
;             |enARdFF_2:\reg:7:biti|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:7:biti                           ; work         ;
;          |nbitshiftreg:TSR|                      ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR                                            ; work         ;
;             |enARdFF_2:\dffs:0:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|enARdFF_2:\dffs:0:biti                     ; work         ;
;             |enARdFF_2:\dffs:1:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|enARdFF_2:\dffs:1:biti                     ; work         ;
;             |enARdFF_2:\dffs:2:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|enARdFF_2:\dffs:2:biti                     ; work         ;
;             |enARdFF_2:\dffs:3:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|enARdFF_2:\dffs:3:biti                     ; work         ;
;             |enARdFF_2:\dffs:4:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|enARdFF_2:\dffs:4:biti                     ; work         ;
;             |enARdFF_2:\dffs:5:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|enARdFF_2:\dffs:5:biti                     ; work         ;
;             |enARdFF_2:\dffs:6:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|enARdFF_2:\dffs:6:biti                     ; work         ;
;             |enARdFF_2:\dffs:7:biti|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|enARdFF_2:\dffs:7:biti                     ; work         ;
;             |onebit4to1mux:\muxes:1:muxi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:1:muxi                ; work         ;
;             |onebit4to1mux:\muxes:2:muxi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:2:muxi                ; work         ;
;             |onebit4to1mux:\muxes:3:muxi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:3:muxi                ; work         ;
;             |onebit4to1mux:\muxes:4:muxi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:4:muxi                ; work         ;
;             |onebit4to1mux:\muxes:5:muxi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:5:muxi                ; work         ;
;             |onebit4to1mux:\muxes:6:muxi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:6:muxi                ; work         ;
;             |onebit4to1mux:mux0|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:mux0                         ; work         ;
;             |onebit4to1mux:muxn_1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:muxn_1                       ; work         ;
;          |threebitcounter:counter|               ; 4 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|threebitcounter:counter                                     ; work         ;
;             |nbitreg:reg|                        ; 4 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|threebitcounter:counter|nbitreg:reg                         ; work         ;
;                |enARdFF_2:\reg:0:biti|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:0:biti   ; work         ;
;                |enARdFF_2:\reg:1:biti|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:1:biti   ; work         ;
;                |enARdFF_2:\reg:2:biti|           ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|threebitcounter:counter|nbitreg:reg|enARdFF_2:\reg:2:biti   ; work         ;
;          |transmitter_control:controller|        ; 5 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|transmitter_control:controller                              ; work         ;
;             |enARdFF_2:DFF_0|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|transmitter_control:controller|enARdFF_2:DFF_0              ; work         ;
;             |enARdFF_2:DFF_1|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|UART:uart_block|transmitter:T|transmitter_control:controller|enARdFF_2:DFF_1              ; work         ;
;    |clk_div:clockDiv|                            ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|clk_div:clockDiv                                                                          ; work         ;
;    |nbit8to1mux:mux|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|nbit8to1mux:mux                                                                           ; work         ;
;    |trafficlightcontroller:lab3|                 ; 15 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3                                                               ; work         ;
;       |debouncer:sscs_debounce|                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|debouncer:sscs_debounce                                       ; work         ;
;       |fourbitcounter:ssc_counter|               ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fourbitcounter:ssc_counter                                    ; work         ;
;          |nbitreg:reg|                           ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg                        ; work         ;
;             |enARdFF_2:\reg:0:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg|enARdFF_2:\reg:0:biti  ; work         ;
;             |enARdFF_2:\reg:1:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg|enARdFF_2:\reg:1:biti  ; work         ;
;             |enARdFF_2:\reg:2:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg|enARdFF_2:\reg:2:biti  ; work         ;
;             |enARdFF_2:\reg:3:biti|              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg|enARdFF_2:\reg:3:biti  ; work         ;
;       |fsmController:controller|                 ; 9 (8)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fsmController:controller                                      ; work         ;
;          |enARdFF_2:dFFy0|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:dFFy0                      ; work         ;
;          |enARdFF_2:dFFy1|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:dFFy1                      ; work         ;
;          |enARdFF_2:reset_counter|               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:reset_counter              ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; trafficlightcontroller:lab3|fourbitcounter:msc_counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q                    ; Lost fanout                                                                                                ;
; trafficlightcontroller:lab3|fourbitcounter:msc_counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q                    ; Lost fanout                                                                                                ;
; trafficlightcontroller:lab3|fourbitcounter:msc_counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q                    ; Lost fanout                                                                                                ;
; trafficlightcontroller:lab3|fourbitcounter:msc_counter|nbitreg:reg|enARdFF_2:\reg:3:biti|int_q                    ; Lost fanout                                                                                                ;
; trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; Lost fanout                                                                                                ;
; trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; Lost fanout                                                                                                ;
; trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; Lost fanout                                                                                                ;
; trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg|enARdFF_2:\reg:3:biti|int_q ; Lost fanout                                                                                                ;
; trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST|nbitreg:reg|enARdFF_2:\reg:3:biti|int_q ; Merged with trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg|enARdFF_2:\reg:3:biti|int_q ;
; trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ; Merged with trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg|enARdFF_2:\reg:1:biti|int_q ;
; trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ; Merged with trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg|enARdFF_2:\reg:2:biti|int_q ;
; trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ; Merged with trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg|enARdFF_2:\reg:0:biti|int_q ;
; trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:reset_timer|int_q                                  ; Merged with trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:reset_counter|int_q             ;
; Total Number of Removed Registers = 13                                                                            ;                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 119   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; UART:uart_block|enARdFF_resetToOne:enable_tx|int_q ; 1       ;
; Total number of inverted registers = 1             ;         ;
+----------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|UART:uart_block|transmitter:T|nbitreg:TDR|enARdFF_2:\reg:0:biti|int_q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:divby41 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:divby256_0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:1:divby256_k ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:2:divby256_k ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:3:divby256_k ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:4:divby256_k ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:5:divby256_k ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:6:divby256_k ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:\ripple_divby2:7:divby256_k ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|baudrategenerator:baudrate|DividebyN:divby8 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitreg:RDR ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:mux0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:muxn_1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:6:muxi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:5:muxi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:4:muxi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:3:muxi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:2:muxi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:1:muxi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|threebitcounter:shiftCounter|nbitreg:reg ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitcomparator:clkComparator ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|receiver:R|nbitcomparator:shiftComparator ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|nbit2to1mux:transmit_data_mux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitreg:TDR ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:mux0 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:muxn_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:6:muxi ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:5:muxi ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:4:muxi ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:3:muxi ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:2:muxi ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitshiftreg:TSR|onebit4to1mux:\muxes:1:muxi ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbit2to1mux:boundmux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbit2to1mux:output_mux ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|threebitcounter:counter|nbitreg:reg ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|transmitter:T|nbitcomparator:comparator ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart_block|threebitcounter:counter|nbitreg:reg ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbit8to1mux:mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitaddersubtractor:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST|nbitaddersubtractor:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST|nbitreg:reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|fourbitcounter:msc_counter|nbitaddersubtractor:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|fourbitcounter:msc_counter|nbitreg:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitaddersubtractor:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|fourbitcounter:ssc_counter|nbitreg:reg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|nbit2to1mux:counter_mux ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|nbit2to1mux:max_mux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trafficlightcontroller:lab3|nbit2to1mux:timer_mux ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:reset_counter"           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:reset_timer"             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:dFFy0" ;
+----------+-------+----------+--------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                            ;
+----------+-------+----------+--------------------------------------------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                                                       ;
+----------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|fsmController:controller|enARdFF_2:dFFy1" ;
+----------+-------+----------+--------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                            ;
+----------+-------+----------+--------------------------------------------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                                                       ;
+----------+-------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|fourbitcomparator:compare"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; a_gt_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_lt_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|fourbitcounter:ssc_counter" ;
+-----------+-------+----------+-----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                             ;
+-----------+-------+----------+-----------------------------------------------------+
; increment ; Input ; Info     ; Stuck at VCC                                        ;
+-----------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|fourbitcounter:msc_counter" ;
+-----------+-------+----------+-----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                             ;
+-----------+-------+----------+-----------------------------------------------------+
; increment ; Input ; Info     ; Stuck at VCC                                        ;
+-----------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterSST" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; increment ; Input ; Info     ; Stuck at VCC                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg" ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                              ;
+--------+--------+----------+--------------------------------------------------------------------------------------+
; dout_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitaddersubtractor:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; y[3..1] ; Input  ; Info     ; Stuck at GND                                                                                      ;
; y[0]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; cin     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST" ;
+-----------+-------+----------+------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                ;
+-----------+-------+----------+------------------------------------------------------------------------+
; increment ; Input ; Info     ; Stuck at VCC                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "trafficlightcontroller:lab3" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; msc[1..0] ; Input ; Info     ; Stuck at GND             ;
; msc[3]    ; Input ; Info     ; Stuck at GND             ;
; msc[2]    ; Input ; Info     ; Stuck at VCC             ;
; ssc[1..0] ; Input ; Info     ; Stuck at GND             ;
; ssc[3]    ; Input ; Info     ; Stuck at GND             ;
; ssc[2]    ; Input ; Info     ; Stuck at VCC             ;
+-----------+-------+----------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_div:clockDiv"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_1mhz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_100khz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1khz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_100hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "nbit8to1mux:mux" ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; i_0[3..2] ; Input ; Info     ; Stuck at VCC ;
; i_0[5..4] ; Input ; Info     ; Stuck at GND ;
; i_0[7]    ; Input ; Info     ; Stuck at GND ;
; i_0[6]    ; Input ; Info     ; Stuck at VCC ;
; i_0[1]    ; Input ; Info     ; Stuck at GND ;
; i_0[0]    ; Input ; Info     ; Stuck at VCC ;
; i_2[4..0] ; Input ; Info     ; Stuck at VCC ;
; i_2[7]    ; Input ; Info     ; Stuck at GND ;
; i_2[6]    ; Input ; Info     ; Stuck at VCC ;
; i_2[5]    ; Input ; Info     ; Stuck at GND ;
; i_3[1..0] ; Input ; Info     ; Stuck at VCC ;
; i_3[3..2] ; Input ; Info     ; Stuck at GND ;
; i_3[7]    ; Input ; Info     ; Stuck at GND ;
; i_3[6]    ; Input ; Info     ; Stuck at VCC ;
; i_3[5]    ; Input ; Info     ; Stuck at GND ;
; i_3[4]    ; Input ; Info     ; Stuck at VCC ;
; i_5[3..2] ; Input ; Info     ; Stuck at VCC ;
; i_5[7..4] ; Input ; Info     ; Stuck at GND ;
; i_5[1]    ; Input ; Info     ; Stuck at GND ;
; i_5[0]    ; Input ; Info     ; Stuck at VCC ;
; i_6       ; Input ; Info     ; Stuck at GND ;
; i_7       ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|transmitter:T|transmitter_control:controller|enARdFF_2:DFF_0" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|transmitter:T|transmitter_control:controller|enARdFF_2:DFF_1" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|transmitter:T|nbitcomparator:comparator"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; agtb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; altb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|transmitter:T|nbit2to1mux:boundmux" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; i_0  ; Input ; Info     ; Stuck at GND                                         ;
; i_1  ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|transmitter:T|nbitshiftreg:TSR"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; shift_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; shiftl   ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|transmitter:T|nbitreg:TDR"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dout_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_0" ;
+----------+-------+----------+-------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_1" ;
+----------+-------+----------+-------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|receiver_controller:controller|enARdFF_2:DFF_2" ;
+----------+-------+----------+-------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|receiver_controller:controller"                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; loadrsr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitcomparator:shiftComparator"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; agtb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; altb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitcomparator:clkComparator|oneBitComparator:comparatorMSB" ;
+--------------+-------+----------+----------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------+
; i_gtprevious ; Input ; Info     ; Stuck at GND                                                                     ;
; i_ltprevious ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitcomparator:clkComparator"                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; agtb    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; altb    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dout_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|threebitcounter:clkCounter|threeBitAdder:adder|oneBitAdder:add0" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                 ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------+
; i_carryin ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|threebitcounter:clkCounter|threeBitAdder:adder"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_ai[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_ai[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_carryout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:0:biti"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:1:biti"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:2:biti"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:3:biti"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:4:biti"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:5:biti"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:6:biti"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|enARdFF_2:\dffs:7:biti"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:1:muxi" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:2:muxi" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:3:muxi" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:4:muxi" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:5:muxi" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:\muxes:6:muxi" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:muxn_1" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:mux0" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; i_3  ; Input ; Info     ; Stuck at GND                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitshiftreg:RSR"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; d_in   ; Input  ; Info     ; Stuck at GND                                                                        ;
; shiftl ; Input  ; Info     ; Stuck at GND                                                                        ;
; s_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R|nbitreg:RDR"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; dout_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|receiver:R"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rdrf ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart_block|enARdFF_resetToOne:enable_tx"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Dec 04 20:53:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UARTProject -c UARTProject
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-fsm
    Info (12023): Found entity 1: debouncer
Info (12021): Found 2 design units, including 1 entities, in source file trafficlightcontroller.vhd
    Info (12022): Found design unit 1: trafficlightcontroller-struc
    Info (12023): Found entity 1: trafficlightcontroller
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-struc
    Info (12023): Found entity 1: timer
Info (12021): Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd
    Info (12022): Found design unit 1: nbitaddersubtractor-struc
    Info (12023): Found entity 1: nbitaddersubtractor
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fulladder-behav
    Info (12023): Found entity 1: fulladder
Info (12021): Found 2 design units, including 1 entities, in source file fsmcontroller.vhd
    Info (12022): Found design unit 1: fsmController-rtl
    Info (12023): Found entity 1: fsmController
Info (12021): Found 2 design units, including 1 entities, in source file fourbitcounter.vhd
    Info (12022): Found design unit 1: fourbitcounter-rtl
    Info (12023): Found entity 1: fourbitcounter
Info (12021): Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd
    Info (12022): Found design unit 1: fourbitcomparator-RTL
    Info (12023): Found entity 1: fourbitcomparator
Info (12021): Found 2 design units, including 1 entities, in source file transmitter_control.vhd
    Info (12022): Found design unit 1: transmitter_control-rtl
    Info (12023): Found entity 1: transmitter_control
Info (12021): Found 2 design units, including 1 entities, in source file transmitter.vhd
    Info (12022): Found design unit 1: transmitter-rtl
    Info (12023): Found entity 1: transmitter
Info (12021): Found 2 design units, including 1 entities, in source file threebitcounter.vhd
    Info (12022): Found design unit 1: threebitcounter-struc
    Info (12023): Found entity 1: threebitcounter
Info (12021): Found 2 design units, including 1 entities, in source file threebitadder.vhd
    Info (12022): Found design unit 1: threeBitAdder-rtl
    Info (12023): Found entity 1: threeBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file onebit4to1mux.vhd
    Info (12022): Found design unit 1: onebit4to1mux-behav
    Info (12023): Found entity 1: onebit4to1mux
Info (12021): Found 2 design units, including 1 entities, in source file nbitshiftreg.vhd
    Info (12022): Found design unit 1: nbitshiftreg-struc
    Info (12023): Found entity 1: nbitshiftreg
Info (12021): Found 2 design units, including 1 entities, in source file nbitreg.vhd
    Info (12022): Found design unit 1: nbitreg-struc
    Info (12023): Found entity 1: nbitreg
Info (12021): Found 2 design units, including 1 entities, in source file nbitcomparator.vhd
    Info (12022): Found design unit 1: nbitcomparator-rtl
    Info (12023): Found entity 1: nbitcomparator
Info (12021): Found 2 design units, including 1 entities, in source file nbit8to1mux.vhd
    Info (12022): Found design unit 1: nbit8to1mux-behav
    Info (12023): Found entity 1: nbit8to1mux
Info (12021): Found 2 design units, including 1 entities, in source file nbit2to1mux.vhd
    Info (12022): Found design unit 1: nbit2to1mux-behav
    Info (12023): Found entity 1: nbit2to1mux
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file dividebyn.vhd
    Info (12022): Found design unit 1: DividebyN-behav
    Info (12023): Found entity 1: DividebyN
Info (12021): Found 2 design units, including 1 entities, in source file baudrategenerator.vhd
    Info (12022): Found design unit 1: baudrategenerator-rtl
    Info (12023): Found entity 1: baudrategenerator
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: UART-rtl
    Info (12023): Found entity 1: UART
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-rtl
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file onebit8to1mux.vhd
    Info (12022): Found design unit 1: onebit8to1mux-behav
    Info (12023): Found entity 1: onebit8to1mux
Info (12021): Found 2 design units, including 1 entities, in source file edge_detect.vhd
    Info (12022): Found design unit 1: edge_detect-behav
    Info (12023): Found entity 1: edge_detect
Info (12021): Found 2 design units, including 1 entities, in source file enardff_resettoone.vhd
    Info (12022): Found design unit 1: enARdFF_resetToOne-rtl
    Info (12023): Found entity 1: enARdFF_resetToOne
Info (12021): Found 2 design units, including 1 entities, in source file receiver.vhd
    Info (12022): Found design unit 1: receiver-rtl
    Info (12023): Found entity 1: receiver
Info (12021): Found 2 design units, including 1 entities, in source file receiver_controller.vhd
    Info (12022): Found design unit 1: receiver_controller-rtl
    Info (12023): Found entity 1: receiver_controller
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart_block"
Info (12128): Elaborating entity "baudrategenerator" for hierarchy "UART:uart_block|baudrategenerator:baudrate"
Info (12128): Elaborating entity "DividebyN" for hierarchy "UART:uart_block|baudrategenerator:baudrate|DividebyN:divby41"
Info (12128): Elaborating entity "DividebyN" for hierarchy "UART:uart_block|baudrategenerator:baudrate|DividebyN:divby256_0"
Info (12128): Elaborating entity "onebit8to1mux" for hierarchy "UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux"
Info (12128): Elaborating entity "DividebyN" for hierarchy "UART:uart_block|baudrategenerator:baudrate|DividebyN:divby8"
Info (12128): Elaborating entity "edge_detect" for hierarchy "UART:uart_block|edge_detect:detect_inc"
Info (12128): Elaborating entity "enARdFF_resetToOne" for hierarchy "UART:uart_block|enARdFF_resetToOne:enable_tx"
Info (12128): Elaborating entity "receiver" for hierarchy "UART:uart_block|receiver:R"
Info (12128): Elaborating entity "nbitreg" for hierarchy "UART:uart_block|receiver:R|nbitreg:RDR"
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "UART:uart_block|receiver:R|nbitreg:RDR|enARdFF_2:\reg:7:biti"
Info (12128): Elaborating entity "nbitshiftreg" for hierarchy "UART:uart_block|receiver:R|nbitshiftreg:RSR"
Info (12128): Elaborating entity "onebit4to1mux" for hierarchy "UART:uart_block|receiver:R|nbitshiftreg:RSR|onebit4to1mux:mux0"
Info (12128): Elaborating entity "threebitcounter" for hierarchy "UART:uart_block|receiver:R|threebitcounter:clkCounter"
Info (12128): Elaborating entity "threeBitAdder" for hierarchy "UART:uart_block|receiver:R|threebitcounter:clkCounter|threeBitAdder:adder"
Info (12128): Elaborating entity "oneBitAdder" for hierarchy "UART:uart_block|receiver:R|threebitcounter:clkCounter|threeBitAdder:adder|oneBitAdder:add2"
Info (12128): Elaborating entity "nbitreg" for hierarchy "UART:uart_block|receiver:R|threebitcounter:clkCounter|nbitreg:reg"
Info (12128): Elaborating entity "nbitcomparator" for hierarchy "UART:uart_block|receiver:R|nbitcomparator:clkComparator"
Info (12128): Elaborating entity "oneBitComparator" for hierarchy "UART:uart_block|receiver:R|nbitcomparator:clkComparator|oneBitComparator:comparatorMSB"
Info (12128): Elaborating entity "receiver_controller" for hierarchy "UART:uart_block|receiver:R|receiver_controller:controller"
Warning (10541): VHDL Signal Declaration warning at receiver_controller.vhd(6): used implicit default value for signal "loadRSR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at receiver_controller.vhd(11): object "state_E" assigned a value but never read
Info (12128): Elaborating entity "nbit2to1mux" for hierarchy "UART:uart_block|nbit2to1mux:transmit_data_mux"
Info (12128): Elaborating entity "transmitter" for hierarchy "UART:uart_block|transmitter:T"
Info (12128): Elaborating entity "nbit2to1mux" for hierarchy "UART:uart_block|transmitter:T|nbit2to1mux:boundmux"
Info (12128): Elaborating entity "transmitter_control" for hierarchy "UART:uart_block|transmitter:T|transmitter_control:controller"
Info (12128): Elaborating entity "nbit8to1mux" for hierarchy "nbit8to1mux:mux"
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clockDiv"
Info (12128): Elaborating entity "trafficlightcontroller" for hierarchy "trafficlightcontroller:lab3"
Info (12128): Elaborating entity "timer" for hierarchy "trafficlightcontroller:lab3|timer:traffic_timer"
Info (12128): Elaborating entity "fourbitcounter" for hierarchy "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST"
Info (12128): Elaborating entity "nbitaddersubtractor" for hierarchy "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitaddersubtractor:adder"
Info (12128): Elaborating entity "fulladder" for hierarchy "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitaddersubtractor:adder|fulladder:FA0"
Info (12128): Elaborating entity "nbitreg" for hierarchy "trafficlightcontroller:lab3|timer:traffic_timer|fourbitcounter:counterMST|nbitreg:reg"
Info (12128): Elaborating entity "nbit2to1mux" for hierarchy "trafficlightcontroller:lab3|nbit2to1mux:counter_mux"
Info (12128): Elaborating entity "fourbitcomparator" for hierarchy "trafficlightcontroller:lab3|fourbitcomparator:compare"
Info (12128): Elaborating entity "fsmController" for hierarchy "trafficlightcontroller:lab3|fsmController:controller"
Info (10041): Inferred latch for "SS_colour[0]" at fsmController.vhd(107)
Info (10041): Inferred latch for "SS_colour[1]" at fsmController.vhd(107)
Info (10041): Inferred latch for "SS_colour[2]" at fsmController.vhd(107)
Info (10041): Inferred latch for "SS_colour[3]" at fsmController.vhd(107)
Info (10041): Inferred latch for "SS_colour[4]" at fsmController.vhd(107)
Info (10041): Inferred latch for "SS_colour[5]" at fsmController.vhd(107)
Info (10041): Inferred latch for "SS_colour[6]" at fsmController.vhd(107)
Info (10041): Inferred latch for "SS_colour[7]" at fsmController.vhd(107)
Info (10041): Inferred latch for "MS_colour[0]" at fsmController.vhd(103)
Info (10041): Inferred latch for "MS_colour[1]" at fsmController.vhd(103)
Info (10041): Inferred latch for "MS_colour[2]" at fsmController.vhd(103)
Info (10041): Inferred latch for "MS_colour[3]" at fsmController.vhd(103)
Info (10041): Inferred latch for "MS_colour[4]" at fsmController.vhd(103)
Info (10041): Inferred latch for "MS_colour[5]" at fsmController.vhd(103)
Info (10041): Inferred latch for "MS_colour[6]" at fsmController.vhd(103)
Info (10041): Inferred latch for "MS_colour[7]" at fsmController.vhd(103)
Info (10041): Inferred latch for "sel1" at fsmController.vhd(101)
Info (10041): Inferred latch for "sel2" at fsmController.vhd(100)
Info (12128): Elaborating entity "debouncer" for hierarchy "trafficlightcontroller:lab3|debouncer:sscs_debounce"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o
    Warning (19017): Found clock multiplexer UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~0
    Warning (19017): Found clock multiplexer UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~1
    Warning (19017): Found clock multiplexer UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~2
    Warning (19017): Found clock multiplexer UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~3
    Warning (19017): Found clock multiplexer UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~4
    Warning (19017): Found clock multiplexer UART:uart_block|baudrategenerator:baudrate|onebit8to1mux:mux|o~5
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[0]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[1]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[2]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[3]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[4]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[0]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[1]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[2]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[3]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|MS_colour[4]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|SS_colour[0]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|SS_colour[1]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|SS_colour[2]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|SS_colour[3]" is permanently enabled
Warning (14026): LATCH primitive "trafficlightcontroller:lab3|fsmController:controller|SS_colour[4]" is permanently enabled
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MSC[0]"
    Warning (15610): No output dependent on input pin "MSC[1]"
    Warning (15610): No output dependent on input pin "MSC[2]"
    Warning (15610): No output dependent on input pin "MSC[3]"
    Warning (15610): No output dependent on input pin "SSC[0]"
    Warning (15610): No output dependent on input pin "SSC[1]"
    Warning (15610): No output dependent on input pin "SSC[2]"
    Warning (15610): No output dependent on input pin "SSC[3]"
Info (21057): Implemented 193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 170 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4769 megabytes
    Info: Processing ended: Wed Dec 04 20:53:09 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


