"D:\mahmoud\Study\2nd Year\2nd Term\Hardware Design\Project\Single-Cycle-Processor\Design0\design0\src\AND.vhd" design0 1 0 0
. . 0 0 0