(S (NP (NP (JJ Convolutional) (NML (NML (JJ neural) (NN network)) (-LRB- -LRB-) (NML (NP (NNP CNN))) (-RRB- -RRB-)) (NN dataflow) (NN inference) (NNS accelerators)) (VP (VBN implemented) (PP (IN in) (NP (NML (NNP Field) (NNP Programmable) (NNP Gate)) (NNS Arrays))) (PRN (-LRB- -LRB-) (NP (NNS FPGAs)) (-RRB- -RRB-)))) (VP (VBP have) (VP (VBN demonstrated) (NP (NP (VBN increased) (NN energy) (NN efficiency)) (CC and) (NP (NP (JJR lower) (NN latency)) (PP (VBN compared) (PP (IN to) (NP (NP (NNP CNN) (NN execution)) (PP (IN on) (NP (NNS CPUs) (CC or) (NNS GPUs)))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NP (DT the) (JJ complex) (NNS shapes)) (PP (IN of) (NP (NNP CNN) (NN parameter) (NNS memories)))) (VP (VBP do) (RB not) (VP (ADVP (RB typically)) (VBP map) (ADVP (RB well)) (PP (IN to) (NP (NNP FPGA) (NML (IN on) (HYPH -) (NN chip)) (NNS memories) (PRN (-LRB- -LRB-) (NP (NN OCM)) (-RRB- -RRB-)))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ results) (PP (IN in) (NP (JJ poor) (NN OCM) (NN utilization)))) (CC and) (VP (ADVP (RB ultimately)) (VBZ limits) (NP (NP (DT the) (NN size) (CC and) (NNS types)) (PP (IN of) (NP (NP (NNS CNNs)) (SBAR (WHNP (WDT which)) (S (VP (MD can) (VP (VB be) (ADVP (RB effectively)) (VP (VBN accelerated) (PP (IN on) (NP (NNS FPGAs))))))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT a) (NN design) (NN methodology)) (SBAR (WHNP (WDT that)) (S (VP (VBZ improves) (NP (NP (DT the) (NN mapping) (NN efficiency)) (PP (IN of) (NP (NNP CNN) (NNS parameters)))) (PP (IN to) (NP (NNP FPGA) (NNP OCM)))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP frame) (NP (DT the) (NN mapping)) (PP (IN as) (NP (DT a) (NN bin) (NN packing) (NN problem)))) (CC and) (VP (VB determine) (SBAR (IN that) (S (NP (NP (JJ traditional) (NN bin)) (VP (VBG packing) (NP (NNS algorithms)))) (VP (VBP are) (RB not) (ADJP (RB well) (JJ suited) (S (VP (TO to) (VP (VB solve) (NP (DT the) (NN problem)) (PP (IN within) (NP (ADJP (NP (NP (NN FPGA)) (HYPH -) (CC and) (NP (NNP CNN))) (HYPH -) (JJ specific)) (NNS constraints)))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP hybridize) (NP (NP (JJ genetic) (NNS algorithms)) (CC and) (NP (JJ simulated) (VBG annealing))) (PP (IN with) (NP (NP (JJ traditional) (NN bin)) (VP (VBG packing) (NP (NNS heuristics)) (S (VP (TO to) (VP (VB create) (NP (JJ flexible) (NNS mappers)) (S (ADJP (JJ capable) (PP (IN of) (NP (NN grouping) (NN parameter) (NNS memories))))) (SBAR (JJ such) (IN that) (S (NP (DT each) (NN group)) (ADVP (RB optimally)) (VP (VBZ fits) (NP (NP (NNP FPGA)) (PP (IN on) (HYPH -) (NP (NN chip) (NNS memories)))))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (DT these) (NNS algorithms)) (PP (IN on) (NP (NP (DT a) (NN variety)) (PP (IN of) (NP (NNP FPGA) (NN inference) (NNS accelerators)))))) (. .))
