{"vcs1":{"timestamp_begin":1678599644.688603373, "rt":0.31, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1678599645.033424511, "rt":0.25, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1678599645.305776535, "rt":0.20, "ut":0.09, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678599644.479622619}
{"VCS_COMP_START_TIME": 1678599644.479622619}
{"VCS_COMP_END_TIME": 1678599645.545247471}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv"}
{"vcs1": {"peak_mem": 336148}}
{"stitch_vcselab": {"peak_mem": 222568}}
