{
  "cve": "CVE-2024-30212",
  "mitre": {
    "cpes": [],
    "created": "2024-05-28T16:07:52.946000+00:00",
    "description": "If a SCSI READ(10) command is initiated via USB using the largest LBA \n(0xFFFFFFFF) with it's default block size of 512 and a count of 1,\n\nthe first 512 byte of the 0x80000000 memory area is returned to the \nuser. If the block count is increased, the full RAM can be exposed.\n\nThe same method works to write to this memory area. If RAM contains \npointers, those can be - depending on the application - overwritten to\n\nreturn data from any other offset including Progam and Boot Flash.",
    "metrics": {
      "cvssV2_0": {},
      "cvssV3_0": {},
      "cvssV3_1": {},
      "cvssV4_0": {
        "score": 7,
        "vector": "CVSS:4.0/AV:P/AC:L/AT:N/PR:N/UI:N/VC:H/VI:H/VA:H/SC:N/SI:N/SA:N"
      }
    },
    "mitre_repo_path": "cves/2024/30xxx/CVE-2024-30212.json",
    "references": [
      "https://github.com/Fehr-GmbH/blackleak",
      "https://github.com/Microchip-MPLAB-Harmony/core/blob/master/release_notes.md",
      "https://github.com/Microchip-MPLAB-Harmony/core/commit/d4608a4f1a140bd899cd4337cdbfb343a4339216"
    ],
    "title": "Microchip Harmony 3 Core library allows read and write access to RAM via a SCSI READ or WRITE command",
    "updated": "2024-09-06T17:46:22.690000+00:00",
    "vendors": [],
    "weaknesses": [
      "CWE-190"
    ]
  },
  "nvd": {
    "cpes": [],
    "created": "2024-05-28T16:15:15.673000+00:00",
    "description": "If a SCSI READ(10) command is initiated via USB using the largest LBA \n(0xFFFFFFFF) with it's default block size of 512 and a count of 1,\n\nthe first 512 byte of the 0x80000000 memory area is returned to the \nuser. If the block count is increased, the full RAM can be exposed.\n\nThe same method works to write to this memory area. If RAM contains \npointers, those can be - depending on the application - overwritten to\n\nreturn data from any other offset including Progam and Boot Flash.",
    "metrics": {
      "cvssV2_0": {},
      "cvssV3_0": {},
      "cvssV3_1": {},
      "cvssV4_0": {
        "score": 7.0,
        "vector": "CVSS:4.0/AV:P/AC:L/AT:N/PR:N/UI:N/VC:H/VI:H/VA:H/SC:N/SI:N/SA:N/E:X/CR:X/IR:X/AR:X/MAV:X/MAC:X/MAT:X/MPR:X/MUI:X/MVC:X/MVI:X/MVA:X/MSC:X/MSI:X/MSA:X/S:X/AU:X/R:X/V:X/RE:X/U:X"
      }
    },
    "nvd_repo_path": "2024/CVE-2024-30212.json",
    "references": [
      "https://github.com/Fehr-GmbH/blackleak",
      "https://github.com/Microchip-MPLAB-Harmony/core/blob/master/release_notes.md",
      "https://github.com/Microchip-MPLAB-Harmony/core/commit/d4608a4f1a140bd899cd4337cdbfb343a4339216"
    ],
    "title": null,
    "updated": "2024-06-11T12:15:14.847000+00:00",
    "vendors": [],
    "weaknesses": [
      "CWE-190"
    ]
  },
  "opencve": {
    "changes": [],
    "cpes": {
      "data": [],
      "providers": []
    },
    "created": {
      "data": "2024-05-28T16:07:52.946000+00:00",
      "provider": "mitre"
    },
    "description": {
      "data": "If a SCSI READ(10) command is initiated via USB using the largest LBA \n(0xFFFFFFFF) with it's default block size of 512 and a count of 1,\n\nthe first 512 byte of the 0x80000000 memory area is returned to the \nuser. If the block count is increased, the full RAM can be exposed.\n\nThe same method works to write to this memory area. If RAM contains \npointers, those can be - depending on the application - overwritten to\n\nreturn data from any other offset including Progam and Boot Flash.",
      "provider": "mitre"
    },
    "metrics": {
      "cvssV2_0": {
        "data": {},
        "provider": null
      },
      "cvssV3_0": {
        "data": {},
        "provider": null
      },
      "cvssV3_1": {
        "data": {},
        "provider": null
      },
      "cvssV4_0": {
        "data": {
          "score": 7,
          "vector": "CVSS:4.0/AV:P/AC:L/AT:N/PR:N/UI:N/VC:H/VI:H/VA:H/SC:N/SI:N/SA:N"
        },
        "provider": "mitre"
      },
      "kev": {
        "data": {},
        "provider": null
      },
      "ssvc": {
        "data": {},
        "provider": null
      },
      "threat_severity": {
        "data": null,
        "provider": null
      }
    },
    "references": {
      "data": [
        "https://github.com/Fehr-GmbH/blackleak",
        "https://github.com/Microchip-MPLAB-Harmony/core/blob/master/release_notes.md",
        "https://github.com/Microchip-MPLAB-Harmony/core/commit/d4608a4f1a140bd899cd4337cdbfb343a4339216"
      ],
      "providers": [
        "mitre",
        "nvd"
      ]
    },
    "title": {
      "data": "Microchip Harmony 3 Core library allows read and write access to RAM via a SCSI READ or WRITE command",
      "provider": "mitre"
    },
    "updated": {
      "data": "2024-09-06T17:46:22.690000+00:00",
      "provider": "mitre"
    },
    "vendors": {
      "data": [],
      "providers": []
    },
    "weaknesses": {
      "data": [
        "CWE-190"
      ],
      "providers": [
        "mitre",
        "nvd"
      ]
    }
  }
}