Sram.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/ip/Sram/sim/Sram.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
bus_addr_decoder.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/bus_addr_decoder.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
bus_slave_mux.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/bus_slave_mux.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
bus_top.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/bus_top.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
data_init.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/data_init.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
data_mux.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/data_mux.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
gpio.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/gpio.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
memory_slot.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/memory_slot.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
spi.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/spi.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
timer.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/timer.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
uart_rx.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/uart_rx.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
uart_top.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/uart_top.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
uart_tx.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/uart_tx.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
soc_core.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/soc_core.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
bus4LZU_0.v,verilog,xil_defaultlib,../../../../Soc.gen/sources_1/ip/bus4LZU_0/sim/bus4LZU_0.v,incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"incdir="../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header"
glbl.v,Verilog,xil_defaultlib,glbl.v
