

================================================================
== Vitis HLS Report for 'calc_C'
================================================================
* Date:           Fri Jun  9 10:19:59 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        kernel_acc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1    |       48|       48|         6|          -|          -|     8|        no|
        | + VITIS_LOOP_67_2   |        4|        4|         2|          -|          -|     2|        no|
        |- loop_repeat_iter   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + loop_diff_window  |        ?|        ?|        30|          -|          -|     ?|        no|
        |  ++ loop_diff_pe    |       28|       28|        14|          -|          -|     2|        no|
        |   +++ loop_for_col  |       12|       12|         6|          -|          -|     2|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     302|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     128|     135|    -|
|Memory           |        0|     -|      64|       8|    0|
|Multiplexer      |        -|     -|       -|     268|    -|
|Register         |        -|     -|     411|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     603|     713|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_3_max_dsp_1_U23  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  128|  135|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |matrixB_buffer_U  |calc_C_matrixB_buffer  |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                       |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_454_p2             |         +|   0|  0|  12|           4|           4|
    |add_ln66_fu_301_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln67_fu_350_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln69_fu_334_p2             |         +|   0|  0|  12|           4|           4|
    |add_ln79_fu_307_p2             |         +|   0|  0|  39|          32|           2|
    |add_ln96_fu_470_p2             |         +|   0|  0|   9|           2|           1|
    |i_16_fu_436_p2                 |         +|   0|  0|  39|          32|           1|
    |iter_4_fu_379_p2               |         +|   0|  0|  38|          31|           1|
    |n_2_fu_404_p2                  |         +|   0|  0|   9|           2|           1|
    |ap_block_state3                |       and|   0|  0|   2|           1|           1|
    |ap_condition_453               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op59_read_state3  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_156_p3        |       and|   0|  0|   2|           1|           0|
    |icmp_ln66_fu_295_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln67_fu_344_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln79_fu_374_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln85_fu_385_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln88_fu_398_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln96_fu_464_p2            |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    |ap_block_state13               |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                |        or|   0|  0|   2|           1|           1|
    |ap_block_state7                |        or|   0|  0|   2|           1|           1|
    |empty_83_fu_476_p3             |    select|   0|  0|  32|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 302|         197|         103|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  65|         14|    1|         14|
    |ap_done                          |   9|          2|    1|          2|
    |fifoCalcMatrixC_o_02_blk_n       |   9|          2|    1|          2|
    |fifoCalcMatrixC_o_0_blk_n        |   9|          2|    1|          2|
    |fifoEdgeListPtr11_blk_n          |   9|          2|    1|          2|
    |fifoEdgeListPtr_calC15_blk_n     |   9|          2|    1|          2|
    |fifoMatrixA13_blk_n              |   9|          2|    1|          2|
    |fifoMatrixAIdx12_blk_n           |   9|          2|    1|          2|
    |fifoMatrixB14_blk_n              |   9|          2|    1|          2|
    |fifoMatrixCIdx_o_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |fifoMatrixCIdx_o_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |i_13_fu_124                      |   9|          2|   32|         64|
    |i_6_reg_251                      |   9|          2|   32|         64|
    |i_fu_112                         |   9|          2|    4|          8|
    |iter_fu_120                      |   9|          2|   31|         62|
    |j_3_reg_272                      |   9|          2|    2|          4|
    |j_reg_228                        |   9|          2|    2|          4|
    |lenEdgeListPtr_blk_n             |   9|          2|    1|          2|
    |lenEdgeListPtr_c_blk_n           |   9|          2|    1|          2|
    |matrixB_buffer_address0          |  14|          3|    4|         12|
    |n_reg_261                        |   9|          2|    2|          4|
    |real_start                       |   9|          2|    1|          2|
    |storemerge_reg_239               |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 268|         59|  155|        326|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln66_reg_502             |   4|   0|    4|          0|
    |add_ln67_reg_534             |   2|   0|    2|          0|
    |add_ln79_reg_521             |  32|   0|   32|          0|
    |add_ln96_reg_613             |   2|   0|    2|          0|
    |ap_CS_fsm                    |  13|   0|   13|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |i_13_fu_124                  |  32|   0|   32|          0|
    |i_6_reg_251                  |  32|   0|   32|          0|
    |i_fu_112                     |   4|   0|    4|          0|
    |iter_4_reg_553               |  31|   0|   31|          0|
    |iter_fu_120                  |  31|   0|   31|          0|
    |j_3_reg_272                  |   2|   0|    2|          0|
    |j_reg_228                    |   2|   0|    2|          0|
    |lenEdgeListPtr_read_reg_491  |  32|   0|   32|          0|
    |matrixB_buffer_addr_reg_526  |   4|   0|    4|          0|
    |matrixB_buffer_load_reg_618  |  32|   0|   32|          0|
    |n_2_reg_570                  |   2|   0|    2|          0|
    |n_reg_261                    |   2|   0|    2|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |storemerge_reg_239           |  32|   0|   32|          0|
    |tempA_col_V_cast_reg_591     |   4|   0|    4|          0|
    |tempA_row_V_reg_580          |  16|   0|   16|          0|
    |temp_res_reg_623             |  32|   0|   32|          0|
    |tmp_19_reg_586               |   1|   0|    1|          0|
    |tmp_21_reg_558               |  32|   0|   32|          0|
    |tmp_22_reg_575               |  32|   0|   32|          0|
    |trunc_ln48_reg_601           |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 411|   0|  411|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|                     calc_C|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|                     calc_C|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|                     calc_C|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|                     calc_C|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|                     calc_C|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|                     calc_C|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|                     calc_C|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|                     calc_C|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|                     calc_C|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|                     calc_C|  return value|
|lenEdgeListPtr_dout               |   in|   32|     ap_fifo|             lenEdgeListPtr|       pointer|
|lenEdgeListPtr_empty_n            |   in|    1|     ap_fifo|             lenEdgeListPtr|       pointer|
|lenEdgeListPtr_read               |  out|    1|     ap_fifo|             lenEdgeListPtr|       pointer|
|fifoEdgeListPtr11_dout            |   in|   32|     ap_fifo|          fifoEdgeListPtr11|       pointer|
|fifoEdgeListPtr11_empty_n         |   in|    1|     ap_fifo|          fifoEdgeListPtr11|       pointer|
|fifoEdgeListPtr11_read            |  out|    1|     ap_fifo|          fifoEdgeListPtr11|       pointer|
|fifoMatrixAIdx12_dout             |   in|   32|     ap_fifo|           fifoMatrixAIdx12|       pointer|
|fifoMatrixAIdx12_empty_n          |   in|    1|     ap_fifo|           fifoMatrixAIdx12|       pointer|
|fifoMatrixAIdx12_read             |  out|    1|     ap_fifo|           fifoMatrixAIdx12|       pointer|
|fifoMatrixA13_dout                |   in|   32|     ap_fifo|              fifoMatrixA13|       pointer|
|fifoMatrixA13_empty_n             |   in|    1|     ap_fifo|              fifoMatrixA13|       pointer|
|fifoMatrixA13_read                |  out|    1|     ap_fifo|              fifoMatrixA13|       pointer|
|fifoMatrixB14_dout                |   in|   32|     ap_fifo|              fifoMatrixB14|       pointer|
|fifoMatrixB14_empty_n             |   in|    1|     ap_fifo|              fifoMatrixB14|       pointer|
|fifoMatrixB14_read                |  out|    1|     ap_fifo|              fifoMatrixB14|       pointer|
|fifoEdgeListPtr_calC15_din        |  out|   32|     ap_fifo|     fifoEdgeListPtr_calC15|       pointer|
|fifoEdgeListPtr_calC15_full_n     |   in|    1|     ap_fifo|     fifoEdgeListPtr_calC15|       pointer|
|fifoEdgeListPtr_calC15_write      |  out|    1|     ap_fifo|     fifoEdgeListPtr_calC15|       pointer|
|fifoMatrixCIdx_o_0_0_0_0_din      |  out|   16|     ap_fifo|   fifoMatrixCIdx_o_0_0_0_0|       pointer|
|fifoMatrixCIdx_o_0_0_0_0_full_n   |   in|    1|     ap_fifo|   fifoMatrixCIdx_o_0_0_0_0|       pointer|
|fifoMatrixCIdx_o_0_0_0_0_write    |  out|    1|     ap_fifo|   fifoMatrixCIdx_o_0_0_0_0|       pointer|
|fifoMatrixCIdx_o_0_0_0_01_din     |  out|   16|     ap_fifo|  fifoMatrixCIdx_o_0_0_0_01|       pointer|
|fifoMatrixCIdx_o_0_0_0_01_full_n  |   in|    1|     ap_fifo|  fifoMatrixCIdx_o_0_0_0_01|       pointer|
|fifoMatrixCIdx_o_0_0_0_01_write   |  out|    1|     ap_fifo|  fifoMatrixCIdx_o_0_0_0_01|       pointer|
|fifoCalcMatrixC_o_0_din           |  out|   32|     ap_fifo|        fifoCalcMatrixC_o_0|       pointer|
|fifoCalcMatrixC_o_0_full_n        |   in|    1|     ap_fifo|        fifoCalcMatrixC_o_0|       pointer|
|fifoCalcMatrixC_o_0_write         |  out|    1|     ap_fifo|        fifoCalcMatrixC_o_0|       pointer|
|fifoCalcMatrixC_o_02_din          |  out|   32|     ap_fifo|       fifoCalcMatrixC_o_02|       pointer|
|fifoCalcMatrixC_o_02_full_n       |   in|    1|     ap_fifo|       fifoCalcMatrixC_o_02|       pointer|
|fifoCalcMatrixC_o_02_write        |  out|    1|     ap_fifo|       fifoCalcMatrixC_o_02|       pointer|
|lenEdgeListPtr_c_din              |  out|   32|     ap_fifo|           lenEdgeListPtr_c|       pointer|
|lenEdgeListPtr_c_full_n           |   in|    1|     ap_fifo|           lenEdgeListPtr_c|       pointer|
|lenEdgeListPtr_c_write            |  out|    1|     ap_fifo|           lenEdgeListPtr_c|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%lenEdgeListPtr_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %lenEdgeListPtr"   --->   Operation 16 'read' 'lenEdgeListPtr_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %lenEdgeListPtr_c, i32 %lenEdgeListPtr_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_o_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoCalcMatrixC_o_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_o_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifoMatrixCIdx_o_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr_calC15, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixB14, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixA13, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoMatrixAIdx12, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr11, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%matrixB_buffer = alloca i64 1" [kernel.cpp:64]   --->   Operation 28 'alloca' 'matrixB_buffer' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln66 = store i4 0, i4 %i" [kernel.cpp:66]   --->   Operation 29 'store' 'store_ln66' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln66 = br void" [kernel.cpp:66]   --->   Operation 30 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.27>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i" [kernel.cpp:69]   --->   Operation 31 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.72ns)   --->   "%icmp_ln66 = icmp_eq  i4 %i_14, i4 8" [kernel.cpp:66]   --->   Operation 32 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln66 = add i4 %i_14, i4 1" [kernel.cpp:66]   --->   Operation 34 'add' 'add_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split11, void %.lr.ph66" [kernel.cpp:66]   --->   Operation 35 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [kernel.cpp:66]   --->   Operation 36 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%br_ln67 = br void" [kernel.cpp:67]   --->   Operation 37 'br' 'br_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%iter = alloca i32 1"   --->   Operation 38 'alloca' 'iter' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1"   --->   Operation 39 'alloca' 'i_13' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%tmp_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr11" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'tmp_20' <Predicate = (icmp_ln66)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 41 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr_calC15, i32 %tmp_20" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'write' 'write_ln174' <Predicate = (icmp_ln66)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 42 [1/1] (1.01ns)   --->   "%add_ln79 = add i32 %lenEdgeListPtr_read, i32 4294967295" [kernel.cpp:79]   --->   Operation 42 'add' 'add_ln79' <Predicate = (icmp_ln66)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln79 = store i32 %tmp_20, i32 %i_13" [kernel.cpp:79]   --->   Operation 43 'store' 'store_ln79' <Predicate = (icmp_ln66)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln79 = store i31 0, i31 %iter" [kernel.cpp:79]   --->   Operation 44 'store' 'store_ln79' <Predicate = (icmp_ln66)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [kernel.cpp:79]   --->   Operation 45 'br' 'br_ln79' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %.split11, i2 %add_ln67, void" [kernel.cpp:67]   --->   Operation 46 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i2 %j" [kernel.cpp:69]   --->   Operation 47 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln69, i3 0" [kernel.cpp:69]   --->   Operation 48 'bitconcatenate' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "%add_ln69 = add i4 %tmp_11_cast, i4 %i_14" [kernel.cpp:69]   --->   Operation 49 'add' 'add_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %add_ln69" [kernel.cpp:69]   --->   Operation 50 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%matrixB_buffer_addr = getelementptr i32 %matrixB_buffer, i64 0, i64 %zext_ln69" [kernel.cpp:69]   --->   Operation 51 'getelementptr' 'matrixB_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.44ns)   --->   "%icmp_ln67 = icmp_eq  i2 %j, i2 2" [kernel.cpp:67]   --->   Operation 52 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 53 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.54ns)   --->   "%add_ln67 = add i2 %j, i2 1" [kernel.cpp:67]   --->   Operation 54 'add' 'add_ln67' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %.split9, void" [kernel.cpp:67]   --->   Operation 55 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %fifoMatrixB14, i32 1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 57 'nbreadreq' 'tmp' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 58 [1/1] (0.42ns)   --->   "%br_ln68 = br i1 %tmp, void, void" [kernel.cpp:68]   --->   Operation 58 'br' 'br_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_3 : Operation 59 [1/1] (1.63ns)   --->   "%fifoMatrixB14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoMatrixB14" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'read' 'fifoMatrixB14_read' <Predicate = (!icmp_ln67 & tmp)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_16 = bitcast i32 %fifoMatrixB14_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'bitcast' 'tmp_16' <Predicate = (!icmp_ln67 & tmp)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln70 = br void" [kernel.cpp:70]   --->   Operation 61 'br' 'br_ln70' <Predicate = (!icmp_ln67 & tmp)> <Delay = 0.42>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln66 = store i4 %add_ln66, i4 %i" [kernel.cpp:66]   --->   Operation 62 'store' 'store_ln66' <Predicate = (icmp_ln67)> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %tmp_16, void, i32 0, void %.split9"   --->   Operation 64 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln69 = store i32 %storemerge, i4 %matrixB_buffer_addr" [kernel.cpp:69]   --->   Operation 65 'store' 'store_ln69' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.27>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%iter_3 = load i31 %iter" [kernel.cpp:79]   --->   Operation 67 'load' 'iter_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%start_addr = load i32 %i_13"   --->   Operation 68 'load' 'start_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %iter_3" [kernel.cpp:79]   --->   Operation 69 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.99ns)   --->   "%icmp_ln79 = icmp_slt  i32 %zext_ln79, i32 %add_ln79" [kernel.cpp:79]   --->   Operation 70 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.00ns)   --->   "%iter_4 = add i31 %iter_3, i31 1" [kernel.cpp:79]   --->   Operation 71 'add' 'iter_4' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %._crit_edge67.loopexit, void %.split7" [kernel.cpp:79]   --->   Operation 72 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [kernel.cpp:76]   --->   Operation 73 'specloopname' 'specloopname_ln76' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.63ns)   --->   "%tmp_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr11" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'read' 'tmp_21' <Predicate = (icmp_ln79)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_5 : Operation 75 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr_calC15, i32 %tmp_21" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (icmp_ln79)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_5 : Operation 76 [1/1] (0.42ns)   --->   "%br_ln85 = br void" [kernel.cpp:85]   --->   Operation 76 'br' 'br_ln85' <Predicate = (icmp_ln79)> <Delay = 0.42>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [kernel.cpp:113]   --->   Operation 77 'ret' 'ret_ln113' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.41>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%i_6 = phi i32 %start_addr, void %.split7, i32 %i_16, void"   --->   Operation 78 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.99ns)   --->   "%icmp_ln85 = icmp_slt  i32 %i_6, i32 %tmp_21" [kernel.cpp:85]   --->   Operation 79 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %._crit_edge.loopexit, void %.split5" [kernel.cpp:85]   --->   Operation 80 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [kernel.cpp:85]   --->   Operation 81 'specloopname' 'specloopname_ln85' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln88 = br void" [kernel.cpp:88]   --->   Operation 82 'br' 'br_ln88' <Predicate = (icmp_ln85)> <Delay = 0.42>
ST_6 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln145 = store i32 %tmp_21, i32 %i_13" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'store' 'store_ln145' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_6 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln79 = store i31 %iter_4, i31 %iter" [kernel.cpp:79]   --->   Operation 84 'store' 'store_ln79' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.08>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%n = phi i2 0, void %.split5, i2 %n_2, void"   --->   Operation 86 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.44ns)   --->   "%icmp_ln88 = icmp_eq  i2 %n, i2 2" [kernel.cpp:88]   --->   Operation 87 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 88 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.54ns)   --->   "%n_2 = add i2 %n, i2 1" [kernel.cpp:88]   --->   Operation 89 'add' 'n_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split3, void" [kernel.cpp:88]   --->   Operation 90 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.63ns)   --->   "%fifoMatrixA13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoMatrixA13" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'fifoMatrixA13_read' <Predicate = (!icmp_ln88)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_22 = bitcast i32 %fifoMatrixA13_read" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'bitcast' 'tmp_22' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.63ns)   --->   "%tmp_23 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifoMatrixAIdx12" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'read' 'tmp_23' <Predicate = (!icmp_ln88)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tempA_row_V = trunc i32 %tmp_23"   --->   Operation 95 'trunc' 'tempA_row_V' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_23, i32 15" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'bitselect' 'tmp_19' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tempA_col_V_cast = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %tmp_23, i32 16, i32 19" [kernel.cpp:96]   --->   Operation 97 'partselect' 'tempA_col_V_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln96 = br void" [kernel.cpp:96]   --->   Operation 98 'br' 'br_ln96' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_7 : Operation 99 [1/1] (1.01ns)   --->   "%i_16 = add i32 %i_6, i32 1" [kernel.cpp:85]   --->   Operation 99 'add' 'i_16' <Predicate = (icmp_ln88)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.47>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%j_3 = phi i2 0, void %.split3, i2 %add_ln96, void %.split._crit_edge4" [kernel.cpp:96]   --->   Operation 101 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i2 %j_3" [kernel.cpp:48]   --->   Operation 102 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln48, i3 0" [kernel.cpp:48]   --->   Operation 103 'bitconcatenate' 'tmp_16_cast' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.79ns)   --->   "%add_ln48 = add i4 %tmp_16_cast, i4 %tempA_col_V_cast" [kernel.cpp:48]   --->   Operation 104 'add' 'add_ln48' <Predicate = (!tmp_19)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %add_ln48" [kernel.cpp:48]   --->   Operation 105 'zext' 'zext_ln48' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%matrixB_buffer_addr_1 = getelementptr i32 %matrixB_buffer, i64 0, i64 %zext_ln48" [kernel.cpp:48]   --->   Operation 106 'getelementptr' 'matrixB_buffer_addr_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.44ns)   --->   "%icmp_ln96 = icmp_eq  i2 %j_3, i2 2" [kernel.cpp:96]   --->   Operation 107 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 108 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.54ns)   --->   "%add_ln96 = add i2 %j_3, i2 1" [kernel.cpp:96]   --->   Operation 109 'add' 'add_ln96' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %.split_ifconv, void" [kernel.cpp:96]   --->   Operation 110 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (0.67ns)   --->   "%matrixB_buffer_load = load i4 %matrixB_buffer_addr_1" [kernel.cpp:48]   --->   Operation 111 'load' 'matrixB_buffer_load' <Predicate = (!icmp_ln96 & !tmp_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.67>
ST_9 : Operation 113 [1/2] (0.67ns)   --->   "%matrixB_buffer_load = load i4 %matrixB_buffer_addr_1" [kernel.cpp:48]   --->   Operation 113 'load' 'matrixB_buffer_load' <Predicate = (!tmp_19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 7> <Delay = 7.01>
ST_10 : Operation 114 [3/3] (7.01ns)   --->   "%temp_res = fmul i32 %tmp_22, i32 %matrixB_buffer_load" [kernel.cpp:48]   --->   Operation 114 'fmul' 'temp_res' <Predicate = (!tmp_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.01>
ST_11 : Operation 115 [2/3] (7.01ns)   --->   "%temp_res = fmul i32 %tmp_22, i32 %matrixB_buffer_load" [kernel.cpp:48]   --->   Operation 115 'fmul' 'temp_res' <Predicate = (!tmp_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.01>
ST_12 : Operation 116 [1/3] (7.01ns)   --->   "%temp_res = fmul i32 %tmp_22, i32 %matrixB_buffer_load" [kernel.cpp:48]   --->   Operation 116 'fmul' 'temp_res' <Predicate = (!tmp_19)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.08>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:96]   --->   Operation 117 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.44ns)   --->   "%empty_83 = select i1 %tmp_19, i32 0, i32 %temp_res" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'select' 'empty_83' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln48, void %branch2, void %branch3" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %fifoCalcMatrixC_o_0, i32 %empty_83" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (!trunc_ln48)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge8" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'br' 'br_ln174' <Predicate = (!trunc_ln48)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %fifoCalcMatrixC_o_02, i32 %empty_83" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (trunc_ln48)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge8" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'br' 'br_ln174' <Predicate = (trunc_ln48)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %trunc_ln48, void %branch0, void %branch1" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_o_0_0_0_0, i16 %tempA_row_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'write' 'write_ln174' <Predicate = (!trunc_ln48)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge4" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'br' 'br_ln174' <Predicate = (!trunc_ln48)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifoMatrixCIdx_o_0_0_0_01, i16 %tempA_row_V" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'write' 'write_ln174' <Predicate = (trunc_ln48)> <Delay = 1.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 32> <FIFO>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln174 = br void %.split._crit_edge4" [D:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'br' 'br_ln174' <Predicate = (trunc_ln48)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lenEdgeListPtr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoEdgeListPtr11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixAIdx12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixA13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixB14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoEdgeListPtr_calC15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_o_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoMatrixCIdx_o_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifoCalcMatrixC_o_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lenEdgeListPtr_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01111000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
lenEdgeListPtr_read   (read             ) [ 00111000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
write_ln0             (write            ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
matrixB_buffer        (alloca           ) [ 00111111111111]
store_ln66            (store            ) [ 00000000000000]
br_ln66               (br               ) [ 00000000000000]
i_14                  (load             ) [ 00011000000000]
icmp_ln66             (icmp             ) [ 00111000000000]
empty                 (speclooptripcount) [ 00000000000000]
add_ln66              (add              ) [ 00011000000000]
br_ln66               (br               ) [ 00000000000000]
specloopname_ln66     (specloopname     ) [ 00000000000000]
br_ln67               (br               ) [ 00111000000000]
iter                  (alloca           ) [ 00111111111111]
i_13                  (alloca           ) [ 00111111111111]
tmp_20                (read             ) [ 00000000000000]
write_ln174           (write            ) [ 00000000000000]
add_ln79              (add              ) [ 00000111111111]
store_ln79            (store            ) [ 00000000000000]
store_ln79            (store            ) [ 00000000000000]
br_ln79               (br               ) [ 00000000000000]
j                     (phi              ) [ 00010000000000]
trunc_ln69            (trunc            ) [ 00000000000000]
tmp_11_cast           (bitconcatenate   ) [ 00000000000000]
add_ln69              (add              ) [ 00000000000000]
zext_ln69             (zext             ) [ 00000000000000]
matrixB_buffer_addr   (getelementptr    ) [ 00001000000000]
icmp_ln67             (icmp             ) [ 00111000000000]
empty_80              (speclooptripcount) [ 00000000000000]
add_ln67              (add              ) [ 00111000000000]
br_ln67               (br               ) [ 00000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000]
tmp                   (nbreadreq        ) [ 00111000000000]
br_ln68               (br               ) [ 00111000000000]
fifoMatrixB14_read    (read             ) [ 00000000000000]
tmp_16                (bitcast          ) [ 00111000000000]
br_ln70               (br               ) [ 00111000000000]
store_ln66            (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
storemerge            (phi              ) [ 00001000000000]
store_ln69            (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00111000000000]
iter_3                (load             ) [ 00000000000000]
start_addr            (load             ) [ 00000111111111]
zext_ln79             (zext             ) [ 00000000000000]
icmp_ln79             (icmp             ) [ 00000111111111]
iter_4                (add              ) [ 00000011111111]
br_ln79               (br               ) [ 00000000000000]
specloopname_ln76     (specloopname     ) [ 00000000000000]
tmp_21                (read             ) [ 00000011111111]
write_ln174           (write            ) [ 00000000000000]
br_ln85               (br               ) [ 00000111111111]
ret_ln113             (ret              ) [ 00000000000000]
i_6                   (phi              ) [ 00000011111111]
icmp_ln85             (icmp             ) [ 00000111111111]
br_ln85               (br               ) [ 00000000000000]
specloopname_ln85     (specloopname     ) [ 00000000000000]
br_ln88               (br               ) [ 00000111111111]
store_ln145           (store            ) [ 00000000000000]
store_ln79            (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
n                     (phi              ) [ 00000001000000]
icmp_ln88             (icmp             ) [ 00000111111111]
empty_81              (speclooptripcount) [ 00000000000000]
n_2                   (add              ) [ 00000111111111]
br_ln88               (br               ) [ 00000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000]
fifoMatrixA13_read    (read             ) [ 00000000000000]
tmp_22                (bitcast          ) [ 00000000111111]
tmp_23                (read             ) [ 00000000000000]
tempA_row_V           (trunc            ) [ 00000000111111]
tmp_19                (bitselect        ) [ 00000000111111]
tempA_col_V_cast      (partselect       ) [ 00000000111111]
br_ln96               (br               ) [ 00000111111111]
i_16                  (add              ) [ 00000111111111]
br_ln0                (br               ) [ 00000111111111]
j_3                   (phi              ) [ 00000000100000]
trunc_ln48            (trunc            ) [ 00000000011111]
tmp_16_cast           (bitconcatenate   ) [ 00000000000000]
add_ln48              (add              ) [ 00000000000000]
zext_ln48             (zext             ) [ 00000000000000]
matrixB_buffer_addr_1 (getelementptr    ) [ 00000000010000]
icmp_ln96             (icmp             ) [ 00000111111111]
empty_82              (speclooptripcount) [ 00000000000000]
add_ln96              (add              ) [ 00000111111111]
br_ln96               (br               ) [ 00000000000000]
br_ln0                (br               ) [ 00000111111111]
matrixB_buffer_load   (load             ) [ 00000000001110]
temp_res              (fmul             ) [ 00000000000001]
specloopname_ln96     (specloopname     ) [ 00000000000000]
empty_83              (select           ) [ 00000000000000]
br_ln174              (br               ) [ 00000000000000]
write_ln174           (write            ) [ 00000000000000]
br_ln174              (br               ) [ 00000000000000]
write_ln174           (write            ) [ 00000000000000]
br_ln174              (br               ) [ 00000000000000]
br_ln174              (br               ) [ 00000000000000]
write_ln174           (write            ) [ 00000000000000]
br_ln174              (br               ) [ 00000000000000]
write_ln174           (write            ) [ 00000000000000]
br_ln174              (br               ) [ 00000000000000]
br_ln0                (br               ) [ 00000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lenEdgeListPtr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenEdgeListPtr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifoEdgeListPtr11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoEdgeListPtr11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifoMatrixAIdx12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixAIdx12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifoMatrixA13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixA13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifoMatrixB14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixB14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifoEdgeListPtr_calC15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoEdgeListPtr_calC15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifoMatrixCIdx_o_0_0_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_o_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifoMatrixCIdx_o_0_0_0_01">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoMatrixCIdx_o_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifoCalcMatrixC_o_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_o_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifoCalcMatrixC_o_02">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoCalcMatrixC_o_02"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="lenEdgeListPtr_c">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenEdgeListPtr_c"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="matrixB_buffer_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matrixB_buffer/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="iter_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_13_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_13/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="lenEdgeListPtr_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lenEdgeListPtr_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_20/2 tmp_21/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_nbreadreq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="fifoMatrixB14_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifoMatrixB14_read/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="fifoMatrixA13_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifoMatrixA13_read/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_23_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln174_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln174_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln174_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="6"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln174_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="6"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="210" class="1004" name="matrixB_buffer_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixB_buffer_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln69/4 matrixB_buffer_load/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="matrixB_buffer_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrixB_buffer_addr_1/8 "/>
</bind>
</comp>

<comp id="228" class="1005" name="j_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="1"/>
<pin id="230" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="2" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="storemerge_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="storemerge_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_6_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_6_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/6 "/>
</bind>
</comp>

<comp id="261" class="1005" name="n_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="n_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="2" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="272" class="1005" name="j_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="1"/>
<pin id="274" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="j_3_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="2" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="3"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="temp_res/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln66_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_14_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln66_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln66_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln79_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln79_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln79_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="31" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln69_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_11_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln69_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="337" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln69_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln67_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln67_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_16_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln66_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="0" index="1" bw="4" slack="2"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="iter_3_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="1"/>
<pin id="366" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_3/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="start_addr_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_addr/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln79_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln79_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="1"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="iter_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="31" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_4/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln85_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln145_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="0" index="1" bw="32" slack="2"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln79_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="1"/>
<pin id="396" dir="0" index="1" bw="31" slack="2"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln88_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="n_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_22_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tempA_row_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tempA_row_V/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_19_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tempA_col_V_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tempA_col_V_cast/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="i_16_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln48_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_16_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_cast/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln48_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="1"/>
<pin id="457" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln48_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln96_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln96_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="empty_83_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="6"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="32" slack="1"/>
<pin id="480" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_83/13 "/>
</bind>
</comp>

<comp id="484" class="1005" name="i_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="491" class="1005" name="lenEdgeListPtr_read_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lenEdgeListPtr_read "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln66_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="1"/>
<pin id="504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="507" class="1005" name="iter_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="31" slack="0"/>
<pin id="509" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_13_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="521" class="1005" name="add_ln79_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="526" class="1005" name="matrixB_buffer_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="1"/>
<pin id="528" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="matrixB_buffer_addr "/>
</bind>
</comp>

<comp id="534" class="1005" name="add_ln67_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_16_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="553" class="1005" name="iter_4_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="31" slack="1"/>
<pin id="555" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="iter_4 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_21_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="570" class="1005" name="n_2_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_22_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="3"/>
<pin id="577" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tempA_row_V_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="6"/>
<pin id="582" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tempA_row_V "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_19_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="591" class="1005" name="tempA_col_V_cast_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="1"/>
<pin id="593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tempA_col_V_cast "/>
</bind>
</comp>

<comp id="596" class="1005" name="i_16_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="601" class="1005" name="trunc_ln48_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="5"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="605" class="1005" name="matrixB_buffer_addr_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="matrixB_buffer_addr_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="add_ln96_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="0"/>
<pin id="615" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="618" class="1005" name="matrixB_buffer_load_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrixB_buffer_load "/>
</bind>
</comp>

<comp id="623" class="1005" name="temp_res_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="62" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="86" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="108" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="108" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="110" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="110" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="76" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="76" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="88" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="260"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="292" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="142" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="68" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="232" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="72" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="348"><net_src comp="232" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="232" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="82" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="164" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="364" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="90" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="254" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="402"><net_src comp="265" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="78" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="265" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="82" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="170" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="176" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="98" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="176" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="100" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="432"><net_src comp="102" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="176" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="104" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="440"><net_src comp="251" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="276" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="468"><net_src comp="276" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="276" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="88" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="476" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="483"><net_src comp="476" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="487"><net_src comp="112" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="494"><net_src comp="128" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="505"><net_src comp="301" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="510"><net_src comp="120" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="517"><net_src comp="124" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="524"><net_src comp="307" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="529"><net_src comp="210" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="537"><net_src comp="350" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="545"><net_src comp="356" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="556"><net_src comp="379" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="561"><net_src comp="142" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="573"><net_src comp="404" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="578"><net_src comp="410" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="583"><net_src comp="414" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="589"><net_src comp="418" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="594"><net_src comp="426" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="599"><net_src comp="436" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="604"><net_src comp="442" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="221" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="616"><net_src comp="470" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="621"><net_src comp="216" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="626"><net_src comp="283" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="476" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifoEdgeListPtr_calC15 | {2 5 }
	Port: fifoMatrixCIdx_o_0_0_0_0 | {13 }
	Port: fifoMatrixCIdx_o_0_0_0_01 | {13 }
	Port: fifoCalcMatrixC_o_0 | {13 }
	Port: fifoCalcMatrixC_o_02 | {13 }
	Port: lenEdgeListPtr_c | {1 }
 - Input state : 
	Port: calc_C : lenEdgeListPtr | {1 }
	Port: calc_C : fifoEdgeListPtr11 | {2 5 }
	Port: calc_C : fifoMatrixAIdx12 | {7 }
	Port: calc_C : fifoMatrixA13 | {7 }
	Port: calc_C : fifoMatrixB14 | {3 }
  - Chain level:
	State 1
		store_ln66 : 1
	State 2
		icmp_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		store_ln79 : 1
	State 3
		trunc_ln69 : 1
		tmp_11_cast : 2
		add_ln69 : 3
		zext_ln69 : 4
		matrixB_buffer_addr : 5
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
	State 4
		store_ln69 : 1
	State 5
		zext_ln79 : 1
		icmp_ln79 : 2
		iter_4 : 1
		br_ln79 : 3
	State 6
		icmp_ln85 : 1
		br_ln85 : 2
	State 7
		icmp_ln88 : 1
		n_2 : 1
		br_ln88 : 2
	State 8
		trunc_ln48 : 1
		tmp_16_cast : 2
		add_ln48 : 3
		zext_ln48 : 4
		matrixB_buffer_addr_1 : 5
		icmp_ln96 : 1
		add_ln96 : 1
		br_ln96 : 2
		matrixB_buffer_load : 6
	State 9
	State 10
	State 11
	State 12
	State 13
		write_ln174 : 1
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_283           |    3    |   128   |   135   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln66_fu_301         |    0    |    0    |    12   |
|          |         add_ln79_fu_307         |    0    |    0    |    39   |
|          |         add_ln69_fu_334         |    0    |    0    |    12   |
|          |         add_ln67_fu_350         |    0    |    0    |    9    |
|    add   |          iter_4_fu_379          |    0    |    0    |    38   |
|          |            n_2_fu_404           |    0    |    0    |    9    |
|          |           i_16_fu_436           |    0    |    0    |    39   |
|          |         add_ln48_fu_454         |    0    |    0    |    12   |
|          |         add_ln96_fu_470         |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln66_fu_295        |    0    |    0    |    9    |
|          |         icmp_ln67_fu_344        |    0    |    0    |    8    |
|   icmp   |         icmp_ln79_fu_374        |    0    |    0    |    20   |
|          |         icmp_ln85_fu_385        |    0    |    0    |    20   |
|          |         icmp_ln88_fu_398        |    0    |    0    |    8    |
|          |         icmp_ln96_fu_464        |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|  select  |         empty_83_fu_476         |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          | lenEdgeListPtr_read_read_fu_128 |    0    |    0    |    0    |
|          |         grp_read_fu_142         |    0    |    0    |    0    |
|   read   |  fifoMatrixB14_read_read_fu_164 |    0    |    0    |    0    |
|          |  fifoMatrixA13_read_read_fu_170 |    0    |    0    |    0    |
|          |        tmp_23_read_fu_176       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_134     |    0    |    0    |    0    |
|          |         grp_write_fu_148        |    0    |    0    |    0    |
|   write  |     write_ln174_write_fu_182    |    0    |    0    |    0    |
|          |     write_ln174_write_fu_189    |    0    |    0    |    0    |
|          |     write_ln174_write_fu_196    |    0    |    0    |    0    |
|          |     write_ln174_write_fu_203    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| nbreadreq|       tmp_nbreadreq_fu_156      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln69_fu_322        |    0    |    0    |    0    |
|   trunc  |        tempA_row_V_fu_414       |    0    |    0    |    0    |
|          |        trunc_ln48_fu_442        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|        tmp_11_cast_fu_326       |    0    |    0    |    0    |
|          |        tmp_16_cast_fu_446       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         zext_ln69_fu_339        |    0    |    0    |    0    |
|   zext   |         zext_ln79_fu_370        |    0    |    0    |    0    |
|          |         zext_ln48_fu_459        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|          tmp_19_fu_418          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|     tempA_col_V_cast_fu_426     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |   128   |   419   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|matrixB_buffer|    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln66_reg_502      |    4   |
|       add_ln67_reg_534      |    2   |
|       add_ln79_reg_521      |   32   |
|       add_ln96_reg_613      |    2   |
|         i_13_reg_514        |   32   |
|         i_16_reg_596        |   32   |
|         i_6_reg_251         |   32   |
|          i_reg_484          |    4   |
|        iter_4_reg_553       |   31   |
|         iter_reg_507        |   31   |
|         j_3_reg_272         |    2   |
|          j_reg_228          |    2   |
| lenEdgeListPtr_read_reg_491 |   32   |
|matrixB_buffer_addr_1_reg_605|    4   |
| matrixB_buffer_addr_reg_526 |    4   |
| matrixB_buffer_load_reg_618 |   32   |
|         n_2_reg_570         |    2   |
|          n_reg_261          |    2   |
|      storemerge_reg_239     |   32   |
|   tempA_col_V_cast_reg_591  |    4   |
|     tempA_row_V_reg_580     |   16   |
|       temp_res_reg_623      |   32   |
|        tmp_16_reg_542       |   32   |
|        tmp_19_reg_586       |    1   |
|        tmp_21_reg_558       |   32   |
|        tmp_22_reg_575       |   32   |
|      trunc_ln48_reg_601     |    1   |
+-----------------------------+--------+
|            Total            |   464  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_216 |  p0  |   3  |   4  |   12   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  0.476  ||    14   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   128  |   419  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   14   |    -   |
|  Register |    -   |    -   |    -   |   464  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |    0   |   656  |   441  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
