
Insole_data_acquisition_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009120  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08009358  08009358  0000a358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009428  08009428  0000a428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800942c  0800942c  0000a42c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  08009430  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000374  2000000c  08009439  0000b00c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000380  08009439  0000b380  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000b009  2**0
                  CONTENTS, READONLY
  9 .debug_info   00021b52  00000000  00000000  0000b03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003c2d  00000000  00000000  0002cb91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001cc0  00000000  00000000  000307c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001630  00000000  00000000  00032480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037036  00000000  00000000  00033ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00022edb  00000000  00000000  0006aae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001645b2  00000000  00000000  0008d9c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001f1f73  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007c9c  00000000  00000000  001f1fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000077  00000000  00000000  001f9c54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	08009340 	.word	0x08009340

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	08009340 	.word	0x08009340

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f001 f88a 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f848 	bl	8000314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f000 fb64 	bl	8000950 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000288:	f000 fa9e 	bl	80007c8 <MX_GPDMA1_Init>
  MX_FDCAN1_Init();
 800028c:	f000 fa56 	bl	800073c <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8000290:	f000 f8a2 	bl	80003d8 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000294:	f000 f9f8 	bl	8000688 <MX_DAC1_Init>
  MX_SPI2_Init();
 8000298:	f000 fac2 	bl	8000820 <MX_SPI2_Init>
  MX_ICACHE_Init();
 800029c:	f000 fab4 	bl	8000808 <MX_ICACHE_Init>
  MX_TIM17_Init();
 80002a0:	f000 fb2e 	bl	8000900 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  	  /*Peripheral initialization*/
  P_Charger_Init();
 80002a4:	f000 fc9c 	bl	8000be0 <P_Charger_Init>
  CAN_Transceiver_Init();
 80002a8:	f000 fcba 	bl	8000c20 <CAN_Transceiver_Init>

  	  /*DAC Initialization and setup*/
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80002ac:	2100      	movs	r1, #0
 80002ae:	4814      	ldr	r0, [pc, #80]	@ (8000300 <main+0x88>)
 80002b0:	f003 fea6 	bl	8004000 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 80002b4:	2110      	movs	r1, #16
 80002b6:	4812      	ldr	r0, [pc, #72]	@ (8000300 <main+0x88>)
 80002b8:	f003 fea2 	bl	8004000 <HAL_DAC_Start>

  //DAC output value calculation. Mapping 0 - 3.3V to 0 - 2^12 bits
  DAC_Value1 = (Voff1*10/33)*4095;
 80002bc:	4b11      	ldr	r3, [pc, #68]	@ (8000304 <main+0x8c>)
 80002be:	227c      	movs	r2, #124	@ 0x7c
 80002c0:	801a      	strh	r2, [r3, #0]
  DAC_Value2 = (Voff2*10/33)*4095;
 80002c2:	4b11      	ldr	r3, [pc, #68]	@ (8000308 <main+0x90>)
 80002c4:	227c      	movs	r2, #124	@ 0x7c
 80002c6:	801a      	strh	r2, [r3, #0]

  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_Value1);
 80002c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000304 <main+0x8c>)
 80002ca:	881b      	ldrh	r3, [r3, #0]
 80002cc:	2200      	movs	r2, #0
 80002ce:	2100      	movs	r1, #0
 80002d0:	480b      	ldr	r0, [pc, #44]	@ (8000300 <main+0x88>)
 80002d2:	f003 ff01 	bl	80040d8 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, DAC_Value2);
 80002d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000308 <main+0x90>)
 80002d8:	881b      	ldrh	r3, [r3, #0]
 80002da:	2200      	movs	r2, #0
 80002dc:	2110      	movs	r1, #16
 80002de:	4808      	ldr	r0, [pc, #32]	@ (8000300 <main+0x88>)
 80002e0:	f003 fefa 	bl	80040d8 <HAL_DAC_SetValue>

  	  /*ADC Initialization, calibration and setup*/
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED);
 80002e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80002ec:	4807      	ldr	r0, [pc, #28]	@ (800030c <main+0x94>)
 80002ee:	f003 fb53 	bl	8003998 <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Values, 15);
 80002f2:	220f      	movs	r2, #15
 80002f4:	4906      	ldr	r1, [pc, #24]	@ (8000310 <main+0x98>)
 80002f6:	4805      	ldr	r0, [pc, #20]	@ (800030c <main+0x94>)
 80002f8:	f001 ff5c 	bl	80021b4 <HAL_ADC_Start_DMA>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  if(ADC_eoc_Flag)
 80002fc:	bf00      	nop
 80002fe:	e7fd      	b.n	80002fc <main+0x84>
 8000300:	200001c8 	.word	0x200001c8
 8000304:	2000031c 	.word	0x2000031c
 8000308:	2000031e 	.word	0x2000031e
 800030c:	200000c4 	.word	0x200000c4
 8000310:	20000320 	.word	0x20000320

08000314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b09e      	sub	sp, #120	@ 0x78
 8000318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	2260      	movs	r2, #96	@ 0x60
 8000320:	2100      	movs	r1, #0
 8000322:	4618      	mov	r0, r3
 8000324:	f008 ffe0 	bl	80092e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000328:	463b      	mov	r3, r7
 800032a:	2200      	movs	r2, #0
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	605a      	str	r2, [r3, #4]
 8000330:	609a      	str	r2, [r3, #8]
 8000332:	60da      	str	r2, [r3, #12]
 8000334:	611a      	str	r2, [r3, #16]
 8000336:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8000338:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800033c:	f005 fea0 	bl	8006080 <HAL_PWREx_ControlVoltageScaling>
 8000340:	4603      	mov	r3, r0
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000346:	f000 fc9d 	bl	8000c84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 800034a:	230b      	movs	r3, #11
 800034c:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800034e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000352:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000354:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000358:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800035a:	2310      	movs	r3, #16
 800035c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800035e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8000364:	2300      	movs	r3, #0
 8000366:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000368:	2302      	movs	r3, #2
 800036a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800036c:	2303      	movs	r3, #3
 800036e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8000370:	2300      	movs	r3, #0
 8000372:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000374:	2303      	movs	r3, #3
 8000376:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000378:	2320      	movs	r3, #32
 800037a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800037c:	2302      	movs	r3, #2
 800037e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000380:	2302      	movs	r3, #2
 8000382:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000384:	2302      	movs	r3, #2
 8000386:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8000388:	2300      	movs	r3, #0
 800038a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800038c:	2300      	movs	r3, #0
 800038e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000390:	f107 0318 	add.w	r3, r7, #24
 8000394:	4618      	mov	r0, r3
 8000396:	f005 ff0f 	bl	80061b8 <HAL_RCC_OscConfig>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d001      	beq.n	80003a4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80003a0:	f000 fc70 	bl	8000c84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003a4:	231f      	movs	r3, #31
 80003a6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003a8:	2303      	movs	r3, #3
 80003aa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ac:	2300      	movs	r3, #0
 80003ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003b0:	2300      	movs	r3, #0
 80003b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003b4:	2300      	movs	r3, #0
 80003b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80003b8:	2300      	movs	r3, #0
 80003ba:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003bc:	463b      	mov	r3, r7
 80003be:	2102      	movs	r1, #2
 80003c0:	4618      	mov	r0, r3
 80003c2:	f006 fdd5 	bl	8006f70 <HAL_RCC_ClockConfig>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d001      	beq.n	80003d0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80003cc:	f000 fc5a 	bl	8000c84 <Error_Handler>
  }
}
 80003d0:	bf00      	nop
 80003d2:	3778      	adds	r7, #120	@ 0x78
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}

080003d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b088      	sub	sp, #32
 80003dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003de:	463b      	mov	r3, r7
 80003e0:	2220      	movs	r2, #32
 80003e2:	2100      	movs	r1, #0
 80003e4:	4618      	mov	r0, r3
 80003e6:	f008 ff7f 	bl	80092e8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80003ea:	4b96      	ldr	r3, [pc, #600]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80003ec:	4a96      	ldr	r2, [pc, #600]	@ (8000648 <MX_ADC1_Init+0x270>)
 80003ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80003f0:	4b94      	ldr	r3, [pc, #592]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80003f2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80003f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 80003f8:	4b92      	ldr	r3, [pc, #584]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 80003fe:	4b91      	ldr	r3, [pc, #580]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000400:	2200      	movs	r2, #0
 8000402:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000404:	4b8f      	ldr	r3, [pc, #572]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000406:	2201      	movs	r2, #1
 8000408:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800040a:	4b8e      	ldr	r3, [pc, #568]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800040c:	2208      	movs	r2, #8
 800040e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 8000410:	4b8c      	ldr	r3, [pc, #560]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000412:	2201      	movs	r2, #1
 8000414:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000416:	4b8b      	ldr	r3, [pc, #556]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000418:	2200      	movs	r2, #0
 800041a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 15;
 800041e:	4b89      	ldr	r3, [pc, #548]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000420:	220f      	movs	r2, #15
 8000422:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000424:	4b87      	ldr	r3, [pc, #540]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000426:	2200      	movs	r2, #0
 8000428:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800042c:	4b85      	ldr	r3, [pc, #532]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800042e:	2200      	movs	r2, #0
 8000430:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000432:	4b84      	ldr	r3, [pc, #528]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000434:	2200      	movs	r2, #0
 8000436:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000438:	4b82      	ldr	r3, [pc, #520]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800043a:	2200      	movs	r2, #0
 800043c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000440:	4b80      	ldr	r3, [pc, #512]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000442:	2200      	movs	r2, #0
 8000444:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000446:	4b7f      	ldr	r3, [pc, #508]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000448:	2200      	movs	r2, #0
 800044a:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800044c:	4b7d      	ldr	r3, [pc, #500]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800044e:	2200      	movs	r2, #0
 8000450:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 8000452:	4b7c      	ldr	r3, [pc, #496]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000454:	2201      	movs	r2, #1
 8000456:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000458:	4b7a      	ldr	r3, [pc, #488]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800045a:	2200      	movs	r2, #0
 800045c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000460:	4878      	ldr	r0, [pc, #480]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000462:	f001 fbdd 	bl	8001c20 <HAL_ADC_Init>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800046c:	f000 fc0a 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000470:	4b76      	ldr	r3, [pc, #472]	@ (800064c <MX_ADC1_Init+0x274>)
 8000472:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000474:	2306      	movs	r3, #6
 8000476:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_5CYCLE;
 8000478:	2300      	movs	r3, #0
 800047a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800047c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000480:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000482:	2304      	movs	r3, #4
 8000484:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800048a:	463b      	mov	r3, r7
 800048c:	4619      	mov	r1, r3
 800048e:	486d      	ldr	r0, [pc, #436]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000490:	f002 fa08 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800049a:	f000 fbf3 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800049e:	4b6c      	ldr	r3, [pc, #432]	@ (8000650 <MX_ADC1_Init+0x278>)
 80004a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004a2:	230c      	movs	r3, #12
 80004a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004a6:	463b      	mov	r3, r7
 80004a8:	4619      	mov	r1, r3
 80004aa:	4866      	ldr	r0, [pc, #408]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80004ac:	f002 f9fa 	bl	80028a4 <HAL_ADC_ConfigChannel>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80004b6:	f000 fbe5 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80004ba:	4b66      	ldr	r3, [pc, #408]	@ (8000654 <MX_ADC1_Init+0x27c>)
 80004bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80004be:	2312      	movs	r3, #18
 80004c0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004c2:	463b      	mov	r3, r7
 80004c4:	4619      	mov	r1, r3
 80004c6:	485f      	ldr	r0, [pc, #380]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80004c8:	f002 f9ec 	bl	80028a4 <HAL_ADC_ConfigChannel>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80004d2:	f000 fbd7 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80004d6:	4b60      	ldr	r3, [pc, #384]	@ (8000658 <MX_ADC1_Init+0x280>)
 80004d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80004da:	2318      	movs	r3, #24
 80004dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004de:	463b      	mov	r3, r7
 80004e0:	4619      	mov	r1, r3
 80004e2:	4858      	ldr	r0, [pc, #352]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80004e4:	f002 f9de 	bl	80028a4 <HAL_ADC_ConfigChannel>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 80004ee:	f000 fbc9 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80004f2:	4b5a      	ldr	r3, [pc, #360]	@ (800065c <MX_ADC1_Init+0x284>)
 80004f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80004f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80004fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004fc:	463b      	mov	r3, r7
 80004fe:	4619      	mov	r1, r3
 8000500:	4850      	ldr	r0, [pc, #320]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000502:	f002 f9cf 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 800050c:	f000 fbba 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000510:	4b53      	ldr	r3, [pc, #332]	@ (8000660 <MX_ADC1_Init+0x288>)
 8000512:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000514:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000518:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800051a:	463b      	mov	r3, r7
 800051c:	4619      	mov	r1, r3
 800051e:	4849      	ldr	r0, [pc, #292]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000520:	f002 f9c0 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 800052a:	f000 fbab 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800052e:	4b4d      	ldr	r3, [pc, #308]	@ (8000664 <MX_ADC1_Init+0x28c>)
 8000530:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000532:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000536:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000538:	463b      	mov	r3, r7
 800053a:	4619      	mov	r1, r3
 800053c:	4841      	ldr	r0, [pc, #260]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800053e:	f002 f9b1 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <MX_ADC1_Init+0x174>
  {
    Error_Handler();
 8000548:	f000 fb9c 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800054c:	4b46      	ldr	r3, [pc, #280]	@ (8000668 <MX_ADC1_Init+0x290>)
 800054e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000550:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8000554:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000556:	463b      	mov	r3, r7
 8000558:	4619      	mov	r1, r3
 800055a:	483a      	ldr	r0, [pc, #232]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800055c:	f002 f9a2 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <MX_ADC1_Init+0x192>
  {
    Error_Handler();
 8000566:	f000 fb8d 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800056a:	4b40      	ldr	r3, [pc, #256]	@ (800066c <MX_ADC1_Init+0x294>)
 800056c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800056e:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8000572:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000574:	463b      	mov	r3, r7
 8000576:	4619      	mov	r1, r3
 8000578:	4832      	ldr	r0, [pc, #200]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800057a:	f002 f993 	bl	80028a4 <HAL_ADC_ConfigChannel>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <MX_ADC1_Init+0x1b0>
  {
    Error_Handler();
 8000584:	f000 fb7e 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000588:	4b39      	ldr	r3, [pc, #228]	@ (8000670 <MX_ADC1_Init+0x298>)
 800058a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800058c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000590:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000592:	463b      	mov	r3, r7
 8000594:	4619      	mov	r1, r3
 8000596:	482b      	ldr	r0, [pc, #172]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000598:	f002 f984 	bl	80028a4 <HAL_ADC_ConfigChannel>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <MX_ADC1_Init+0x1ce>
  {
    Error_Handler();
 80005a2:	f000 fb6f 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80005a6:	4b33      	ldr	r3, [pc, #204]	@ (8000674 <MX_ADC1_Init+0x29c>)
 80005a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 80005aa:	f240 2306 	movw	r3, #518	@ 0x206
 80005ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005b0:	463b      	mov	r3, r7
 80005b2:	4619      	mov	r1, r3
 80005b4:	4823      	ldr	r0, [pc, #140]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80005b6:	f002 f975 	bl	80028a4 <HAL_ADC_ConfigChannel>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <MX_ADC1_Init+0x1ec>
  {
    Error_Handler();
 80005c0:	f000 fb60 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80005c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000678 <MX_ADC1_Init+0x2a0>)
 80005c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_12;
 80005c8:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 80005cc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ce:	463b      	mov	r3, r7
 80005d0:	4619      	mov	r1, r3
 80005d2:	481c      	ldr	r0, [pc, #112]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80005d4:	f002 f966 	bl	80028a4 <HAL_ADC_ConfigChannel>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_ADC1_Init+0x20a>
  {
    Error_Handler();
 80005de:	f000 fb51 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80005e2:	4b26      	ldr	r3, [pc, #152]	@ (800067c <MX_ADC1_Init+0x2a4>)
 80005e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_13;
 80005e6:	f240 2312 	movw	r3, #530	@ 0x212
 80005ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ec:	463b      	mov	r3, r7
 80005ee:	4619      	mov	r1, r3
 80005f0:	4814      	ldr	r0, [pc, #80]	@ (8000644 <MX_ADC1_Init+0x26c>)
 80005f2:	f002 f957 	bl	80028a4 <HAL_ADC_ConfigChannel>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <MX_ADC1_Init+0x228>
  {
    Error_Handler();
 80005fc:	f000 fb42 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000600:	4b1f      	ldr	r3, [pc, #124]	@ (8000680 <MX_ADC1_Init+0x2a8>)
 8000602:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_14;
 8000604:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8000608:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800060a:	463b      	mov	r3, r7
 800060c:	4619      	mov	r1, r3
 800060e:	480d      	ldr	r0, [pc, #52]	@ (8000644 <MX_ADC1_Init+0x26c>)
 8000610:	f002 f948 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <MX_ADC1_Init+0x246>
  {
    Error_Handler();
 800061a:	f000 fb33 	bl	8000c84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800061e:	4b19      	ldr	r3, [pc, #100]	@ (8000684 <MX_ADC1_Init+0x2ac>)
 8000620:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_15;
 8000622:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000626:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000628:	463b      	mov	r3, r7
 800062a:	4619      	mov	r1, r3
 800062c:	4805      	ldr	r0, [pc, #20]	@ (8000644 <MX_ADC1_Init+0x26c>)
 800062e:	f002 f939 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_ADC1_Init+0x264>
  {
    Error_Handler();
 8000638:	f000 fb24 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800063c:	bf00      	nop
 800063e:	3720      	adds	r7, #32
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200000c4 	.word	0x200000c4
 8000648:	42028000 	.word	0x42028000
 800064c:	04000002 	.word	0x04000002
 8000650:	08000004 	.word	0x08000004
 8000654:	0c000008 	.word	0x0c000008
 8000658:	10000010 	.word	0x10000010
 800065c:	14000020 	.word	0x14000020
 8000660:	18000040 	.word	0x18000040
 8000664:	1c000080 	.word	0x1c000080
 8000668:	20000100 	.word	0x20000100
 800066c:	2e000800 	.word	0x2e000800
 8000670:	32001000 	.word	0x32001000
 8000674:	36002000 	.word	0x36002000
 8000678:	3a004000 	.word	0x3a004000
 800067c:	3e008000 	.word	0x3e008000
 8000680:	42010000 	.word	0x42010000
 8000684:	46020000 	.word	0x46020000

08000688 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08e      	sub	sp, #56	@ 0x38
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800068e:	f107 0308 	add.w	r3, r7, #8
 8000692:	2230      	movs	r2, #48	@ 0x30
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f008 fe26 	bl	80092e8 <memset>
  DAC_AutonomousModeConfTypeDef sAutonomousMode = {0};
 800069c:	2300      	movs	r3, #0
 800069e:	607b      	str	r3, [r7, #4]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80006a0:	4b24      	ldr	r3, [pc, #144]	@ (8000734 <MX_DAC1_Init+0xac>)
 80006a2:	4a25      	ldr	r2, [pc, #148]	@ (8000738 <MX_DAC1_Init+0xb0>)
 80006a4:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80006a6:	4823      	ldr	r0, [pc, #140]	@ (8000734 <MX_DAC1_Init+0xac>)
 80006a8:	f003 fc88 	bl	8003fbc <HAL_DAC_Init>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_DAC1_Init+0x2e>
  {
    Error_Handler();
 80006b2:	f000 fae7 	bl	8000c84 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80006b6:	2300      	movs	r3, #0
 80006b8:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80006ba:	2300      	movs	r3, #0
 80006bc:	743b      	strb	r3, [r7, #16]
  sConfig.DAC_SignedFormat = DISABLE;
 80006be:	2300      	movs	r3, #0
 80006c0:	747b      	strb	r3, [r7, #17]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_ENABLE;
 80006c2:	2304      	movs	r3, #4
 80006c4:	617b      	str	r3, [r7, #20]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80006ce:	2301      	movs	r3, #1
 80006d0:	623b      	str	r3, [r7, #32]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80006d2:	2300      	movs	r3, #0
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.DAC_SampleAndHoldConfig.DAC_SampleTime = 11;
 80006d6:	230b      	movs	r3, #11
 80006d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.DAC_SampleAndHoldConfig.DAC_HoldTime = 62;
 80006da:	233e      	movs	r3, #62	@ 0x3e
 80006dc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.DAC_SampleAndHoldConfig.DAC_RefreshTime = 4;
 80006de:	2304      	movs	r3, #4
 80006e0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80006e2:	f107 0308 	add.w	r3, r7, #8
 80006e6:	2200      	movs	r2, #0
 80006e8:	4619      	mov	r1, r3
 80006ea:	4812      	ldr	r0, [pc, #72]	@ (8000734 <MX_DAC1_Init+0xac>)
 80006ec:	f003 fd22 	bl	8004134 <HAL_DAC_ConfigChannel>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 80006f6:	f000 fac5 	bl	8000c84 <Error_Handler>
  }

  /** Configure Autonomous Mode
  */
  sAutonomousMode.AutonomousModeState = DAC_AUTONOMOUS_MODE_DISABLE;
 80006fa:	2300      	movs	r3, #0
 80006fc:	607b      	str	r3, [r7, #4]
  if (HAL_DACEx_SetConfigAutonomousMode(&hdac1, &sAutonomousMode) != HAL_OK)
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	4619      	mov	r1, r3
 8000702:	480c      	ldr	r0, [pc, #48]	@ (8000734 <MX_DAC1_Init+0xac>)
 8000704:	f003 feb6 	bl	8004474 <HAL_DACEx_SetConfigAutonomousMode>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_DAC1_Init+0x8a>
  {
    Error_Handler();
 800070e:	f000 fab9 	bl	8000c84 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000712:	f107 0308 	add.w	r3, r7, #8
 8000716:	2210      	movs	r2, #16
 8000718:	4619      	mov	r1, r3
 800071a:	4806      	ldr	r0, [pc, #24]	@ (8000734 <MX_DAC1_Init+0xac>)
 800071c:	f003 fd0a 	bl	8004134 <HAL_DAC_ConfigChannel>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_DAC1_Init+0xa2>
  {
    Error_Handler();
 8000726:	f000 faad 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	3738      	adds	r7, #56	@ 0x38
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	200001c8 	.word	0x200001c8
 8000738:	46021800 	.word	0x46021800

0800073c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000740:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000742:	4a20      	ldr	r2, [pc, #128]	@ (80007c4 <MX_FDCAN1_Init+0x88>)
 8000744:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000746:	4b1e      	ldr	r3, [pc, #120]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000748:	2200      	movs	r2, #0
 800074a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800074c:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000752:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000754:	2200      	movs	r2, #0
 8000756:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000758:	4b19      	ldr	r3, [pc, #100]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 800075a:	2200      	movs	r2, #0
 800075c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800075e:	4b18      	ldr	r3, [pc, #96]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000760:	2200      	movs	r2, #0
 8000762:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000764:	4b16      	ldr	r3, [pc, #88]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000766:	2200      	movs	r2, #0
 8000768:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 800076a:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 800076c:	2204      	movs	r2, #4
 800076e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000770:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000772:	2201      	movs	r2, #1
 8000774:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8000776:	4b12      	ldr	r3, [pc, #72]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000778:	220d      	movs	r2, #13
 800077a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800077c:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 800077e:	2202      	movs	r2, #2
 8000780:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000782:	4b0f      	ldr	r3, [pc, #60]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000784:	2201      	movs	r2, #1
 8000786:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000788:	4b0d      	ldr	r3, [pc, #52]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 800078a:	2201      	movs	r2, #1
 800078c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800078e:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000790:	2201      	movs	r2, #1
 8000792:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000794:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 8000796:	2201      	movs	r2, #1
 8000798:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800079a:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 800079c:	2200      	movs	r2, #0
 800079e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80007a0:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007a6:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007ac:	4804      	ldr	r0, [pc, #16]	@ (80007c0 <MX_FDCAN1_Init+0x84>)
 80007ae:	f004 fed3 	bl	8005558 <HAL_FDCAN_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80007b8:	f000 fa64 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200001dc 	.word	0x200001dc
 80007c4:	4000a400 	.word	0x4000a400

080007c8 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80007ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <MX_GPDMA1_Init+0x3c>)
 80007d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007d4:	4a0b      	ldr	r2, [pc, #44]	@ (8000804 <MX_GPDMA1_Init+0x3c>)
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80007de:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_GPDMA1_Init+0x3c>)
 80007e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007e4:	f003 0301 	and.w	r3, r3, #1
 80007e8:	607b      	str	r3, [r7, #4]
 80007ea:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 80007ec:	2200      	movs	r2, #0
 80007ee:	2100      	movs	r1, #0
 80007f0:	201d      	movs	r0, #29
 80007f2:	f003 fb07 	bl	8003e04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 80007f6:	201d      	movs	r0, #29
 80007f8:	f003 fb1e 	bl	8003e38 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	46020c00 	.word	0x46020c00

08000808 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 800080c:	f005 fc28 	bl	8006060 <HAL_ICACHE_Enable>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 8000816:	f000 fa35 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
	...

08000820 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000830:	4b31      	ldr	r3, [pc, #196]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000832:	4a32      	ldr	r2, [pc, #200]	@ (80008fc <MX_SPI2_Init+0xdc>)
 8000834:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000836:	4b30      	ldr	r3, [pc, #192]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000838:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800083c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800083e:	4b2e      	ldr	r3, [pc, #184]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000844:	4b2c      	ldr	r3, [pc, #176]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000846:	2207      	movs	r2, #7
 8000848:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800084a:	4b2b      	ldr	r3, [pc, #172]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 800084c:	2200      	movs	r2, #0
 800084e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000850:	4b29      	ldr	r3, [pc, #164]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000852:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000856:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000858:	4b27      	ldr	r3, [pc, #156]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 800085a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800085e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000860:	4b25      	ldr	r3, [pc, #148]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000862:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000866:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000868:	4b23      	ldr	r3, [pc, #140]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 800086a:	2200      	movs	r2, #0
 800086c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800086e:	4b22      	ldr	r3, [pc, #136]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000870:	2200      	movs	r2, #0
 8000872:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000874:	4b20      	ldr	r3, [pc, #128]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000876:	2200      	movs	r2, #0
 8000878:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 800087a:	4b1f      	ldr	r3, [pc, #124]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 800087c:	2207      	movs	r2, #7
 800087e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000880:	4b1d      	ldr	r3, [pc, #116]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000882:	2200      	movs	r2, #0
 8000884:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000886:	4b1c      	ldr	r3, [pc, #112]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000888:	2200      	movs	r2, #0
 800088a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800088c:	4b1a      	ldr	r3, [pc, #104]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 800088e:	2200      	movs	r2, #0
 8000890:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000892:	4b19      	ldr	r3, [pc, #100]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 8000894:	2200      	movs	r2, #0
 8000896:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000898:	4b17      	ldr	r3, [pc, #92]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 800089a:	2200      	movs	r2, #0
 800089c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800089e:	4b16      	ldr	r3, [pc, #88]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80008a4:	4b14      	ldr	r3, [pc, #80]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80008aa:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 80008b0:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80008b6:	4b10      	ldr	r3, [pc, #64]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008bc:	480e      	ldr	r0, [pc, #56]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 80008be:	f007 fdc3 	bl	8008448 <HAL_SPI_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 80008c8:	f000 f9dc 	bl	8000c84 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80008cc:	2300      	movs	r3, #0
 80008ce:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80008d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008d4:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80008d6:	2300      	movs	r3, #0
 80008d8:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	4619      	mov	r1, r3
 80008de:	4806      	ldr	r0, [pc, #24]	@ (80008f8 <MX_SPI2_Init+0xd8>)
 80008e0:	f008 f9a3 	bl	8008c2a <HAL_SPIEx_SetConfigAutonomousMode>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 80008ea:	f000 f9cb 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008ee:	bf00      	nop
 80008f0:	3710      	adds	r7, #16
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000240 	.word	0x20000240
 80008fc:	40003800 	.word	0x40003800

08000900 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000904:	4b10      	ldr	r3, [pc, #64]	@ (8000948 <MX_TIM17_Init+0x48>)
 8000906:	4a11      	ldr	r2, [pc, #68]	@ (800094c <MX_TIM17_Init+0x4c>)
 8000908:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 6400-1;
 800090a:	4b0f      	ldr	r3, [pc, #60]	@ (8000948 <MX_TIM17_Init+0x48>)
 800090c:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8000910:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000912:	4b0d      	ldr	r3, [pc, #52]	@ (8000948 <MX_TIM17_Init+0x48>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 8000918:	4b0b      	ldr	r3, [pc, #44]	@ (8000948 <MX_TIM17_Init+0x48>)
 800091a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800091e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000920:	4b09      	ldr	r3, [pc, #36]	@ (8000948 <MX_TIM17_Init+0x48>)
 8000922:	2200      	movs	r2, #0
 8000924:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000926:	4b08      	ldr	r3, [pc, #32]	@ (8000948 <MX_TIM17_Init+0x48>)
 8000928:	2200      	movs	r2, #0
 800092a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800092c:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <MX_TIM17_Init+0x48>)
 800092e:	2200      	movs	r2, #0
 8000930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000932:	4805      	ldr	r0, [pc, #20]	@ (8000948 <MX_TIM17_Init+0x48>)
 8000934:	f008 f9ba 	bl	8008cac <HAL_TIM_Base_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 800093e:	f000 f9a1 	bl	8000c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	200002d0 	.word	0x200002d0
 800094c:	40014800 	.word	0x40014800

08000950 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	@ 0x28
 8000954:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000966:	4b97      	ldr	r3, [pc, #604]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 8000968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800096c:	4a95      	ldr	r2, [pc, #596]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 800096e:	f043 0304 	orr.w	r3, r3, #4
 8000972:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000976:	4b93      	ldr	r3, [pc, #588]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 8000978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800097c:	f003 0304 	and.w	r3, r3, #4
 8000980:	613b      	str	r3, [r7, #16]
 8000982:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000984:	4b8f      	ldr	r3, [pc, #572]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 8000986:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800098a:	4a8e      	ldr	r2, [pc, #568]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 800098c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000990:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000994:	4b8b      	ldr	r3, [pc, #556]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 8000996:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800099a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a2:	4b88      	ldr	r3, [pc, #544]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009a8:	4a86      	ldr	r2, [pc, #536]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009b2:	4b84      	ldr	r3, [pc, #528]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009b8:	f003 0301 	and.w	r3, r3, #1
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c0:	4b80      	ldr	r3, [pc, #512]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009c6:	4a7f      	ldr	r2, [pc, #508]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009c8:	f043 0302 	orr.w	r3, r3, #2
 80009cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009d0:	4b7c      	ldr	r3, [pc, #496]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009d6:	f003 0302 	and.w	r3, r3, #2
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009de:	4b79      	ldr	r3, [pc, #484]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009e4:	4a77      	ldr	r2, [pc, #476]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009e6:	f043 0308 	orr.w	r3, r3, #8
 80009ea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009ee:	4b75      	ldr	r3, [pc, #468]	@ (8000bc4 <MX_GPIO_Init+0x274>)
 80009f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009f4:	f003 0308 	and.w	r3, r3, #8
 80009f8:	603b      	str	r3, [r7, #0]
 80009fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_CE_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 80009fc:	2201      	movs	r2, #1
 80009fe:	f44f 5127 	mov.w	r1, #10688	@ 0x29c0
 8000a02:	4871      	ldr	r0, [pc, #452]	@ (8000bc8 <MX_GPIO_Init+0x278>)
 8000a04:	f005 fad8 	bl	8005fb8 <HAL_GPIO_WritePin>
                          |LED_Ind_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_TE_Pin|Unused1_Pin|Unused4_Pin|Unused5_Pin
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f44f 4156 	mov.w	r1, #54784	@ 0xd600
 8000a0e:	486e      	ldr	r0, [pc, #440]	@ (8000bc8 <MX_GPIO_Init+0x278>)
 8000a10:	f005 fad2 	bl	8005fb8 <HAL_GPIO_WritePin>
                          |Unused6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Unused2_Pin|Unused3_Pin|P_SEL_Pin|P_PROG2_Pin, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	f44f 51b8 	mov.w	r1, #5888	@ 0x1700
 8000a1a:	486c      	ldr	r0, [pc, #432]	@ (8000bcc <MX_GPIO_Init+0x27c>)
 8000a1c:	f005 facc 	bl	8005fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 8000a20:	2201      	movs	r2, #1
 8000a22:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a26:	486a      	ldr	r0, [pc, #424]	@ (8000bd0 <MX_GPIO_Init+0x280>)
 8000a28:	f005 fac6 	bl	8005fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	2104      	movs	r1, #4
 8000a30:	4868      	ldr	r0, [pc, #416]	@ (8000bd4 <MX_GPIO_Init+0x284>)
 8000a32:	f005 fac1 	bl	8005fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_SET);
 8000a36:	2201      	movs	r2, #1
 8000a38:	2180      	movs	r1, #128	@ 0x80
 8000a3a:	4864      	ldr	r0, [pc, #400]	@ (8000bcc <MX_GPIO_Init+0x27c>)
 8000a3c:	f005 fabc 	bl	8005fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P_CE_Pin */
  GPIO_InitStruct.Pin = P_CE_Pin;
 8000a40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_CE_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	4619      	mov	r1, r3
 8000a58:	485b      	ldr	r0, [pc, #364]	@ (8000bc8 <MX_GPIO_Init+0x278>)
 8000a5a:	f005 f8cd 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : P_TE_Pin */
  GPIO_InitStruct.Pin = P_TE_Pin;
 8000a5e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a64:	2301      	movs	r3, #1
 8000a66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_TE_GPIO_Port, &GPIO_InitStruct);
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	4619      	mov	r1, r3
 8000a76:	4854      	ldr	r0, [pc, #336]	@ (8000bc8 <MX_GPIO_Init+0x278>)
 8000a78:	f005 f8be 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused1_Pin SPI2_CS1_Pin SPI2_CS2_Pin SPI2_CS3_Pin
                           Unused4_Pin Unused5_Pin Unused6_Pin */
  GPIO_InitStruct.Pin = Unused1_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8000a7c:	f249 73c0 	movw	r3, #38848	@ 0x97c0
 8000a80:	617b      	str	r3, [r7, #20]
                          |Unused4_Pin|Unused5_Pin|Unused6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a82:	2301      	movs	r3, #1
 8000a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	4619      	mov	r1, r3
 8000a94:	484c      	ldr	r0, [pc, #304]	@ (8000bc8 <MX_GPIO_Init+0x278>)
 8000a96:	f005 f8af 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused2_Pin Unused3_Pin */
  GPIO_InitStruct.Pin = Unused2_Pin|Unused3_Pin;
 8000a9a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4846      	ldr	r0, [pc, #280]	@ (8000bcc <MX_GPIO_Init+0x27c>)
 8000ab4:	f005 f8a0 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_INTN_Pin C2_INTN_Pin C3_INTN_Pin */
  GPIO_InitStruct.Pin = C1_INTN_Pin|C2_INTN_Pin|C3_INTN_Pin;
 8000ab8:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000abc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000abe:	4b46      	ldr	r3, [pc, #280]	@ (8000bd8 <MX_GPIO_Init+0x288>)
 8000ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	4619      	mov	r1, r3
 8000acc:	4840      	ldr	r0, [pc, #256]	@ (8000bd0 <MX_GPIO_Init+0x280>)
 8000ace:	f005 f893 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_STB_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin;
 8000ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ad6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_STB_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4839      	ldr	r0, [pc, #228]	@ (8000bd0 <MX_GPIO_Init+0x280>)
 8000aec:	f005 f884 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Ind_Pin */
  GPIO_InitStruct.Pin = LED_Ind_Pin;
 8000af0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000af4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000af6:	2311      	movs	r3, #17
 8000af8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afa:	2300      	movs	r3, #0
 8000afc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afe:	2300      	movs	r3, #0
 8000b00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Ind_GPIO_Port, &GPIO_InitStruct);
 8000b02:	f107 0314 	add.w	r3, r7, #20
 8000b06:	4619      	mov	r1, r3
 8000b08:	482f      	ldr	r0, [pc, #188]	@ (8000bc8 <MX_GPIO_Init+0x278>)
 8000b0a:	f005 f875 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8000b0e:	2304      	movs	r3, #4
 8000b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b12:	2301      	movs	r3, #1
 8000b14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	4619      	mov	r1, r3
 8000b24:	482b      	ldr	r0, [pc, #172]	@ (8000bd4 <MX_GPIO_Init+0x284>)
 8000b26:	f005 f867 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_EXTI_Pin */
  GPIO_InitStruct.Pin = BLE_EXTI_Pin;
 8000b2a:	2340      	movs	r3, #64	@ 0x40
 8000b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b2e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bdc <MX_GPIO_Init+0x28c>)
 8000b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_EXTI_GPIO_Port, &GPIO_InitStruct);
 8000b36:	f107 0314 	add.w	r3, r7, #20
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4823      	ldr	r0, [pc, #140]	@ (8000bcc <MX_GPIO_Init+0x27c>)
 8000b3e:	f005 f85b 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_RST_Pin */
  GPIO_InitStruct.Pin = BLE_RST_Pin;
 8000b42:	2380      	movs	r3, #128	@ 0x80
 8000b44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000b46:	2311      	movs	r3, #17
 8000b48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_RST_GPIO_Port, &GPIO_InitStruct);
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	4619      	mov	r1, r3
 8000b58:	481c      	ldr	r0, [pc, #112]	@ (8000bcc <MX_GPIO_Init+0x27c>)
 8000b5a:	f005 f84d 	bl	8005bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : P_SEL_Pin P_PROG2_Pin */
  GPIO_InitStruct.Pin = P_SEL_Pin|P_PROG2_Pin;
 8000b5e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b64:	2301      	movs	r3, #1
 8000b66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	4619      	mov	r1, r3
 8000b76:	4815      	ldr	r0, [pc, #84]	@ (8000bcc <MX_GPIO_Init+0x27c>)
 8000b78:	f005 f83e 	bl	8005bf8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2100      	movs	r1, #0
 8000b80:	2011      	movs	r0, #17
 8000b82:	f003 f93f 	bl	8003e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8000b86:	2011      	movs	r0, #17
 8000b88:	f003 f956 	bl	8003e38 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI8_IRQn, 0, 0);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2100      	movs	r1, #0
 8000b90:	2013      	movs	r0, #19
 8000b92:	f003 f937 	bl	8003e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI8_IRQn);
 8000b96:	2013      	movs	r0, #19
 8000b98:	f003 f94e 	bl	8003e38 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_IRQn, 0, 0);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	2014      	movs	r0, #20
 8000ba2:	f003 f92f 	bl	8003e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_IRQn);
 8000ba6:	2014      	movs	r0, #20
 8000ba8:	f003 f946 	bl	8003e38 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI10_IRQn, 0, 0);
 8000bac:	2200      	movs	r2, #0
 8000bae:	2100      	movs	r1, #0
 8000bb0:	2015      	movs	r0, #21
 8000bb2:	f003 f927 	bl	8003e04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI10_IRQn);
 8000bb6:	2015      	movs	r0, #21
 8000bb8:	f003 f93e 	bl	8003e38 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bbc:	bf00      	nop
 8000bbe:	3728      	adds	r7, #40	@ 0x28
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	46020c00 	.word	0x46020c00
 8000bc8:	42020800 	.word	0x42020800
 8000bcc:	42020400 	.word	0x42020400
 8000bd0:	42020000 	.word	0x42020000
 8000bd4:	42020c00 	.word	0x42020c00
 8000bd8:	10210000 	.word	0x10210000
 8000bdc:	10110000 	.word	0x10110000

08000be0 <P_Charger_Init>:

/* USER CODE BEGIN 4 */

static void P_Charger_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
	if(P_SEL == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_SEL_Pin, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bea:	480b      	ldr	r0, [pc, #44]	@ (8000c18 <P_Charger_Init+0x38>)
 8000bec:	f005 f9e4 	bl	8005fb8 <HAL_GPIO_WritePin>
	if(P_PROG2 == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_RESET);
	}else if(P_PROG2 == 1)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_SET);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bf6:	4808      	ldr	r0, [pc, #32]	@ (8000c18 <P_Charger_Init+0x38>)
 8000bf8:	f005 f9de 	bl	8005fb8 <HAL_GPIO_WritePin>
	if(P_TE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_SET);
	}else if(P_TE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_RESET);
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c02:	4806      	ldr	r0, [pc, #24]	@ (8000c1c <P_Charger_Init+0x3c>)
 8000c04:	f005 f9d8 	bl	8005fb8 <HAL_GPIO_WritePin>
	if(P_CE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_RESET);
	}else if(P_CE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c0e:	4803      	ldr	r0, [pc, #12]	@ (8000c1c <P_Charger_Init+0x3c>)
 8000c10:	f005 f9d2 	bl	8005fb8 <HAL_GPIO_WritePin>
	}
}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	42020400 	.word	0x42020400
 8000c1c:	42020800 	.word	0x42020800

08000c20 <CAN_Transceiver_Init>:

static void CAN_Transceiver_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
	if(CAN_ON == 0)
	{
		HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 8000c24:	2201      	movs	r2, #1
 8000c26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c2a:	4802      	ldr	r0, [pc, #8]	@ (8000c34 <CAN_Transceiver_Init+0x14>)
 8000c2c:	f005 f9c4 	bl	8005fb8 <HAL_GPIO_WritePin>
	}else if(CAN_ON == 1)
	{
		HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_RESET);
	}
}
 8000c30:	bf00      	nop
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	42020000 	.word	0x42020000

08000c38 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef * hadc)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	for(int i=0;i<15;i++)
 8000c40:	2300      	movs	r3, #0
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	e00b      	b.n	8000c5e <HAL_ADC_ConvCpltCallback+0x26>
	{
		R_Values[i] = (uint16_t)ADC_Values[i];
 8000c46:	4a0c      	ldr	r2, [pc, #48]	@ (8000c78 <HAL_ADC_ConvCpltCallback+0x40>)
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c4e:	b299      	uxth	r1, r3
 8000c50:	4a0a      	ldr	r2, [pc, #40]	@ (8000c7c <HAL_ADC_ConvCpltCallback+0x44>)
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<15;i++)
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	2b0e      	cmp	r3, #14
 8000c62:	ddf0      	ble.n	8000c46 <HAL_ADC_ConvCpltCallback+0xe>
	}
	ADC_eoc_Flag = 1;
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <HAL_ADC_ConvCpltCallback+0x48>)
 8000c66:	2201      	movs	r2, #1
 8000c68:	701a      	strb	r2, [r3, #0]
}
 8000c6a:	bf00      	nop
 8000c6c:	3714      	adds	r7, #20
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	20000320 	.word	0x20000320
 8000c7c:	2000035c 	.word	0x2000035c
 8000c80:	2000037a 	.word	0x2000037a

08000c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c88:	b672      	cpsid	i
}
 8000c8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <Error_Handler+0x8>

08000c90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c96:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <HAL_MspInit+0x30>)
 8000c98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c9c:	4a08      	ldr	r2, [pc, #32]	@ (8000cc0 <HAL_MspInit+0x30>)
 8000c9e:	f043 0304 	orr.w	r3, r3, #4
 8000ca2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000ca6:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <HAL_MspInit+0x30>)
 8000ca8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cac:	f003 0304 	and.w	r3, r3, #4
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8000cb4:	f005 fa70 	bl	8006198 <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb8:	bf00      	nop
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	46020c00 	.word	0x46020c00

08000cc4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b0bc      	sub	sp, #240	@ 0xf0
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cdc:	f107 0318 	add.w	r3, r7, #24
 8000ce0:	22c0      	movs	r2, #192	@ 0xc0
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f008 faff 	bl	80092e8 <memset>
  if(hadc->Instance==ADC1)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a67      	ldr	r2, [pc, #412]	@ (8000e8c <HAL_ADC_MspInit+0x1c8>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	f040 80c7 	bne.w	8000e84 <HAL_ADC_MspInit+0x1c0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000cf6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000cfa:	f04f 0300 	mov.w	r3, #0
 8000cfe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 8000d02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d0a:	f107 0318 	add.w	r3, r7, #24
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f006 fcc6 	bl	80076a0 <HAL_RCCEx_PeriphCLKConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <HAL_ADC_MspInit+0x5a>
    {
      Error_Handler();
 8000d1a:	f7ff ffb3 	bl	8000c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000d1e:	4b5c      	ldr	r3, [pc, #368]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d24:	4a5a      	ldr	r2, [pc, #360]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d2a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d2e:	4b58      	ldr	r3, [pc, #352]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d38:	617b      	str	r3, [r7, #20]
 8000d3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3c:	4b54      	ldr	r3, [pc, #336]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d42:	4a53      	ldr	r2, [pc, #332]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d44:	f043 0304 	orr.w	r3, r3, #4
 8000d48:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d4c:	4b50      	ldr	r3, [pc, #320]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d52:	f003 0304 	and.w	r3, r3, #4
 8000d56:	613b      	str	r3, [r7, #16]
 8000d58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	4b4d      	ldr	r3, [pc, #308]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d60:	4a4b      	ldr	r2, [pc, #300]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d6a:	4b49      	ldr	r3, [pc, #292]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d78:	4b45      	ldr	r3, [pc, #276]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d7e:	4a44      	ldr	r2, [pc, #272]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d80:	f043 0302 	orr.w	r3, r3, #2
 8000d84:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d88:	4b41      	ldr	r3, [pc, #260]	@ (8000e90 <HAL_ADC_MspInit+0x1cc>)
 8000d8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d8e:	f003 0302 	and.w	r3, r3, #2
 8000d92:	60bb      	str	r3, [r7, #8]
 8000d94:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    PB2     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d96:	233f      	movs	r3, #63	@ 0x3f
 8000d98:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dac:	4619      	mov	r1, r3
 8000dae:	4839      	ldr	r0, [pc, #228]	@ (8000e94 <HAL_ADC_MspInit+0x1d0>)
 8000db0:	f004 ff22 	bl	8005bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000db4:	23cf      	movs	r3, #207	@ 0xcf
 8000db6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4832      	ldr	r0, [pc, #200]	@ (8000e98 <HAL_ADC_MspInit+0x1d4>)
 8000dce:	f004 ff13 	bl	8005bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000dd2:	2307      	movs	r3, #7
 8000dd4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000de8:	4619      	mov	r1, r3
 8000dea:	482c      	ldr	r0, [pc, #176]	@ (8000e9c <HAL_ADC_MspInit+0x1d8>)
 8000dec:	f004 ff04 	bl	8005bf8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000df0:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000df2:	4a2c      	ldr	r2, [pc, #176]	@ (8000ea4 <HAL_ADC_MspInit+0x1e0>)
 8000df4:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_ADC1;
 8000df6:	4b2a      	ldr	r3, [pc, #168]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000dfc:	4b28      	ldr	r3, [pc, #160]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e02:	4b27      	ldr	r3, [pc, #156]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8000e08:	4b25      	ldr	r3, [pc, #148]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8000e0e:	4b24      	ldr	r3, [pc, #144]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 8000e14:	4b22      	ldr	r3, [pc, #136]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e16:	2201      	movs	r2, #1
 8000e18:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8000e1a:	4b21      	ldr	r3, [pc, #132]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e1c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e20:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8000e22:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8000e28:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8000e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000e34:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000e3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8000e40:	4b17      	ldr	r3, [pc, #92]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000e46:	4816      	ldr	r0, [pc, #88]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e48:	f003 fb4c 	bl	80044e4 <HAL_DMA_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_ADC_MspInit+0x192>
    {
      Error_Handler();
 8000e52:	f7ff ff17 	bl	8000c84 <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a11      	ldr	r2, [pc, #68]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e5a:	671a      	str	r2, [r3, #112]	@ 0x70
 8000e5c:	4a10      	ldr	r2, [pc, #64]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000e62:	2110      	movs	r1, #16
 8000e64:	480e      	ldr	r0, [pc, #56]	@ (8000ea0 <HAL_ADC_MspInit+0x1dc>)
 8000e66:	f003 fe69 	bl	8004b3c <HAL_DMA_ConfigChannelAttributes>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <HAL_ADC_MspInit+0x1b0>
    {
      Error_Handler();
 8000e70:	f7ff ff08 	bl	8000c84 <Error_Handler>
    }

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2100      	movs	r1, #0
 8000e78:	2025      	movs	r0, #37	@ 0x25
 8000e7a:	f002 ffc3 	bl	8003e04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000e7e:	2025      	movs	r0, #37	@ 0x25
 8000e80:	f002 ffda 	bl	8003e38 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000e84:	bf00      	nop
 8000e86:	37f0      	adds	r7, #240	@ 0xf0
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	42028000 	.word	0x42028000
 8000e90:	46020c00 	.word	0x46020c00
 8000e94:	42020800 	.word	0x42020800
 8000e98:	42020000 	.word	0x42020000
 8000e9c:	42020400 	.word	0x42020400
 8000ea0:	20000150 	.word	0x20000150
 8000ea4:	40020050 	.word	0x40020050

08000ea8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b0ba      	sub	sp, #232	@ 0xe8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ec0:	f107 0310 	add.w	r3, r7, #16
 8000ec4:	22c0      	movs	r2, #192	@ 0xc0
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f008 fa0d 	bl	80092e8 <memset>
  if(hdac->Instance==DAC1)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a25      	ldr	r2, [pc, #148]	@ (8000f68 <HAL_DAC_MspInit+0xc0>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d143      	bne.n	8000f60 <HAL_DAC_MspInit+0xb8>

    /* USER CODE END DAC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC|RCC_PERIPHCLK_DAC1;
 8000ed8:	4a24      	ldr	r2, [pc, #144]	@ (8000f6c <HAL_DAC_MspInit+0xc4>)
 8000eda:	f04f 0300 	mov.w	r3, #0
 8000ede:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 8000ee2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    PeriphClkInit.Dac1ClockSelection = RCC_DAC1CLKSOURCE_LSI;
 8000eea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000eee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ef2:	f107 0310 	add.w	r3, r7, #16
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f006 fbd2 	bl	80076a0 <HAL_RCCEx_PeriphCLKConfig>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <HAL_DAC_MspInit+0x5e>
    {
      Error_Handler();
 8000f02:	f7ff febf 	bl	8000c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000f06:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <HAL_DAC_MspInit+0xc8>)
 8000f08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f0c:	4a18      	ldr	r2, [pc, #96]	@ (8000f70 <HAL_DAC_MspInit+0xc8>)
 8000f0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f12:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000f16:	4b16      	ldr	r3, [pc, #88]	@ (8000f70 <HAL_DAC_MspInit+0xc8>)
 8000f18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f24:	4b12      	ldr	r3, [pc, #72]	@ (8000f70 <HAL_DAC_MspInit+0xc8>)
 8000f26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f2a:	4a11      	ldr	r2, [pc, #68]	@ (8000f70 <HAL_DAC_MspInit+0xc8>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f34:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <HAL_DAC_MspInit+0xc8>)
 8000f36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000f42:	2330      	movs	r3, #48	@ 0x30
 8000f44:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f54:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4806      	ldr	r0, [pc, #24]	@ (8000f74 <HAL_DAC_MspInit+0xcc>)
 8000f5c:	f004 fe4c 	bl	8005bf8 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000f60:	bf00      	nop
 8000f62:	37e8      	adds	r7, #232	@ 0xe8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	46021800 	.word	0x46021800
 8000f6c:	10008000 	.word	0x10008000
 8000f70:	46020c00 	.word	0x46020c00
 8000f74:	42020000 	.word	0x42020000

08000f78 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b0ba      	sub	sp, #232	@ 0xe8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f90:	f107 0310 	add.w	r3, r7, #16
 8000f94:	22c0      	movs	r2, #192	@ 0xc0
 8000f96:	2100      	movs	r1, #0
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f008 f9a5 	bl	80092e8 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a2f      	ldr	r2, [pc, #188]	@ (8001060 <HAL_FDCAN_MspInit+0xe8>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d157      	bne.n	8001058 <HAL_FDCAN_MspInit+0xe0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 8000fa8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000fac:	f04f 0300 	mov.w	r3, #0
 8000fb0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 8000fb4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fbc:	f107 0310 	add.w	r3, r7, #16
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f006 fb6d 	bl	80076a0 <HAL_RCCEx_PeriphCLKConfig>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000fcc:	f7ff fe5a 	bl	8000c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 8000fd0:	4b24      	ldr	r3, [pc, #144]	@ (8001064 <HAL_FDCAN_MspInit+0xec>)
 8000fd2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000fd6:	4a23      	ldr	r2, [pc, #140]	@ (8001064 <HAL_FDCAN_MspInit+0xec>)
 8000fd8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fdc:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000fe0:	4b20      	ldr	r3, [pc, #128]	@ (8001064 <HAL_FDCAN_MspInit+0xec>)
 8000fe2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000fe6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	4b1d      	ldr	r3, [pc, #116]	@ (8001064 <HAL_FDCAN_MspInit+0xec>)
 8000ff0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8001064 <HAL_FDCAN_MspInit+0xec>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ffe:	4b19      	ldr	r3, [pc, #100]	@ (8001064 <HAL_FDCAN_MspInit+0xec>)
 8001000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	60bb      	str	r3, [r7, #8]
 800100a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800100c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001010:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001014:	2302      	movs	r3, #2
 8001016:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001020:	2300      	movs	r3, #0
 8001022:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001026:	2309      	movs	r3, #9
 8001028:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001030:	4619      	mov	r1, r3
 8001032:	480d      	ldr	r0, [pc, #52]	@ (8001068 <HAL_FDCAN_MspInit+0xf0>)
 8001034:	f004 fde0 	bl	8005bf8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001038:	2200      	movs	r2, #0
 800103a:	2100      	movs	r1, #0
 800103c:	2027      	movs	r0, #39	@ 0x27
 800103e:	f002 fee1 	bl	8003e04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001042:	2027      	movs	r0, #39	@ 0x27
 8001044:	f002 fef8 	bl	8003e38 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8001048:	2200      	movs	r2, #0
 800104a:	2100      	movs	r1, #0
 800104c:	2028      	movs	r0, #40	@ 0x28
 800104e:	f002 fed9 	bl	8003e04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001052:	2028      	movs	r0, #40	@ 0x28
 8001054:	f002 fef0 	bl	8003e38 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001058:	bf00      	nop
 800105a:	37e8      	adds	r7, #232	@ 0xe8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	4000a400 	.word	0x4000a400
 8001064:	46020c00 	.word	0x46020c00
 8001068:	42020000 	.word	0x42020000

0800106c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b0ba      	sub	sp, #232	@ 0xe8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001084:	f107 0310 	add.w	r3, r7, #16
 8001088:	22c0      	movs	r2, #192	@ 0xc0
 800108a:	2100      	movs	r1, #0
 800108c:	4618      	mov	r0, r3
 800108e:	f008 f92b 	bl	80092e8 <memset>
  if(hspi->Instance==SPI2)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a2b      	ldr	r2, [pc, #172]	@ (8001144 <HAL_SPI_MspInit+0xd8>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d14f      	bne.n	800113c <HAL_SPI_MspInit+0xd0>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800109c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80010a0:	f04f 0300 	mov.w	r3, #0
 80010a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 80010a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	4618      	mov	r0, r3
 80010b6:	f006 faf3 	bl	80076a0 <HAL_RCCEx_PeriphCLKConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80010c0:	f7ff fde0 	bl	8000c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010c4:	4b20      	ldr	r3, [pc, #128]	@ (8001148 <HAL_SPI_MspInit+0xdc>)
 80010c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80010ca:	4a1f      	ldr	r2, [pc, #124]	@ (8001148 <HAL_SPI_MspInit+0xdc>)
 80010cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80010d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <HAL_SPI_MspInit+0xdc>)
 80010d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80010da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e2:	4b19      	ldr	r3, [pc, #100]	@ (8001148 <HAL_SPI_MspInit+0xdc>)
 80010e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010e8:	4a17      	ldr	r2, [pc, #92]	@ (8001148 <HAL_SPI_MspInit+0xdc>)
 80010ea:	f043 0302 	orr.w	r3, r3, #2
 80010ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80010f2:	4b15      	ldr	r3, [pc, #84]	@ (8001148 <HAL_SPI_MspInit+0xdc>)
 80010f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001100:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001104:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	2300      	movs	r3, #0
 8001116:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800111a:	2305      	movs	r3, #5
 800111c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001120:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001124:	4619      	mov	r1, r3
 8001126:	4809      	ldr	r0, [pc, #36]	@ (800114c <HAL_SPI_MspInit+0xe0>)
 8001128:	f004 fd66 	bl	8005bf8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800112c:	2200      	movs	r2, #0
 800112e:	2100      	movs	r1, #0
 8001130:	203c      	movs	r0, #60	@ 0x3c
 8001132:	f002 fe67 	bl	8003e04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001136:	203c      	movs	r0, #60	@ 0x3c
 8001138:	f002 fe7e 	bl	8003e38 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800113c:	bf00      	nop
 800113e:	37e8      	adds	r7, #232	@ 0xe8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40003800 	.word	0x40003800
 8001148:	46020c00 	.word	0x46020c00
 800114c:	42020400 	.word	0x42020400

08001150 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a0e      	ldr	r2, [pc, #56]	@ (8001198 <HAL_TIM_Base_MspInit+0x48>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d116      	bne.n	8001190 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001162:	4b0e      	ldr	r3, [pc, #56]	@ (800119c <HAL_TIM_Base_MspInit+0x4c>)
 8001164:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001168:	4a0c      	ldr	r2, [pc, #48]	@ (800119c <HAL_TIM_Base_MspInit+0x4c>)
 800116a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800116e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001172:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <HAL_TIM_Base_MspInit+0x4c>)
 8001174:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001178:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001180:	2200      	movs	r2, #0
 8001182:	2100      	movs	r1, #0
 8001184:	2047      	movs	r0, #71	@ 0x47
 8001186:	f002 fe3d 	bl	8003e04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800118a:	2047      	movs	r0, #71	@ 0x47
 800118c:	f002 fe54 	bl	8003e38 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40014800 	.word	0x40014800
 800119c:	46020c00 	.word	0x46020c00

080011a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <NMI_Handler+0x4>

080011a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ac:	bf00      	nop
 80011ae:	e7fd      	b.n	80011ac <HardFault_Handler+0x4>

080011b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <MemManage_Handler+0x4>

080011b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <BusFault_Handler+0x4>

080011c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <UsageFault_Handler+0x4>

080011c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011cc:	bf00      	nop
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr

080011d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr

080011f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011f2:	b580      	push	{r7, lr}
 80011f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011f6:	f000 f973 	bl	80014e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8001204:	4802      	ldr	r0, [pc, #8]	@ (8001210 <EXTI6_IRQHandler+0x10>)
 8001206:	f004 f95f 	bl	80054c8 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000028 	.word	0x20000028

08001214 <EXTI8_IRQHandler>:

/**
  * @brief This function handles EXTI Line8 interrupt.
  */
void EXTI8_IRQHandler(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI8_IRQn 0 */

  /* USER CODE END EXTI8_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C1_INTN_Pin);
 8001218:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800121c:	f004 fee4 	bl	8005fe8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI8_IRQn 1 */

  /* USER CODE END EXTI8_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <EXTI9_IRQHandler>:

/**
  * @brief This function handles EXTI Line9 interrupt.
  */
void EXTI9_IRQHandler(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_IRQn 0 */

  /* USER CODE END EXTI9_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C2_INTN_Pin);
 8001228:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800122c:	f004 fedc 	bl	8005fe8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_IRQn 1 */

  /* USER CODE END EXTI9_IRQn 1 */
}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}

08001234 <EXTI10_IRQHandler>:

/**
  * @brief This function handles EXTI Line10 interrupt.
  */
void EXTI10_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI10_IRQn 0 */

  /* USER CODE END EXTI10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C3_INTN_Pin);
 8001238:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800123c:	f004 fed4 	bl	8005fe8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI10_IRQn 1 */

  /* USER CODE END EXTI10_IRQn 1 */
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}

08001244 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8001248:	4802      	ldr	r0, [pc, #8]	@ (8001254 <GPDMA1_Channel0_IRQHandler+0x10>)
 800124a:	f003 fb16 	bl	800487a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000150 	.word	0x20000150

08001258 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800125c:	4802      	ldr	r0, [pc, #8]	@ (8001268 <ADC1_IRQHandler+0x10>)
 800125e:	f001 f8b3 	bl	80023c8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200000c4 	.word	0x200000c4

0800126c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001270:	4802      	ldr	r0, [pc, #8]	@ (800127c <FDCAN1_IT0_IRQHandler+0x10>)
 8001272:	f004 fac3 	bl	80057fc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200001dc 	.word	0x200001dc

08001280 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001284:	4802      	ldr	r0, [pc, #8]	@ (8001290 <FDCAN1_IT1_IRQHandler+0x10>)
 8001286:	f004 fab9 	bl	80057fc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200001dc 	.word	0x200001dc

08001294 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001298:	4802      	ldr	r0, [pc, #8]	@ (80012a4 <SPI1_IRQHandler+0x10>)
 800129a:	f007 f9eb 	bl	8008674 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000034 	.word	0x20000034

080012a8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80012ac:	4802      	ldr	r0, [pc, #8]	@ (80012b8 <SPI2_IRQHandler+0x10>)
 80012ae:	f007 f9e1 	bl	8008674 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000240 	.word	0x20000240

080012bc <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80012c0:	4802      	ldr	r0, [pc, #8]	@ (80012cc <TIM17_IRQHandler+0x10>)
 80012c2:	f007 fd4a 	bl	8008d5a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	200002d0 	.word	0x200002d0

080012d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80012d4:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <SystemInit+0x68>)
 80012d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012da:	4a17      	ldr	r2, [pc, #92]	@ (8001338 <SystemInit+0x68>)
 80012dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80012e4:	4b15      	ldr	r3, [pc, #84]	@ (800133c <SystemInit+0x6c>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80012ea:	4b14      	ldr	r3, [pc, #80]	@ (800133c <SystemInit+0x6c>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <SystemInit+0x6c>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80012f6:	4b11      	ldr	r3, [pc, #68]	@ (800133c <SystemInit+0x6c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80012fc:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <SystemInit+0x6c>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a0e      	ldr	r2, [pc, #56]	@ (800133c <SystemInit+0x6c>)
 8001302:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001306:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800130a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 800130c:	4b0b      	ldr	r3, [pc, #44]	@ (800133c <SystemInit+0x6c>)
 800130e:	2200      	movs	r2, #0
 8001310:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001312:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <SystemInit+0x6c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a09      	ldr	r2, [pc, #36]	@ (800133c <SystemInit+0x6c>)
 8001318:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800131c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800131e:	4b07      	ldr	r3, [pc, #28]	@ (800133c <SystemInit+0x6c>)
 8001320:	2200      	movs	r2, #0
 8001322:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001324:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <SystemInit+0x68>)
 8001326:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800132a:	609a      	str	r2, [r3, #8]
  #endif
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000ed00 	.word	0xe000ed00
 800133c:	46020c00 	.word	0x46020c00

08001340 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001340:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001378 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001344:	f7ff ffc4 	bl	80012d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001348:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800134a:	e003      	b.n	8001354 <LoopCopyDataInit>

0800134c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800134c:	4b0b      	ldr	r3, [pc, #44]	@ (800137c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800134e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001350:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001352:	3104      	adds	r1, #4

08001354 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001354:	480a      	ldr	r0, [pc, #40]	@ (8001380 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001356:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001358:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800135a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800135c:	d3f6      	bcc.n	800134c <CopyDataInit>
	ldr	r2, =_sbss
 800135e:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001360:	e002      	b.n	8001368 <LoopFillZerobss>

08001362 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001362:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001364:	f842 3b04 	str.w	r3, [r2], #4

08001368 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001368:	4b08      	ldr	r3, [pc, #32]	@ (800138c <LoopForever+0x16>)
	cmp	r2, r3
 800136a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800136c:	d3f9      	bcc.n	8001362 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800136e:	f007 ffc3 	bl	80092f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001372:	f7fe ff81 	bl	8000278 <main>

08001376 <LoopForever>:

LoopForever:
    b LoopForever
 8001376:	e7fe      	b.n	8001376 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001378:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 800137c:	08009430 	.word	0x08009430
	ldr	r0, =_sdata
 8001380:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001384:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 8001388:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 800138c:	20000380 	.word	0x20000380

08001390 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC4_IRQHandler>
	...

08001394 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001398:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <HAL_Init+0x50>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a11      	ldr	r2, [pc, #68]	@ (80013e4 <HAL_Init+0x50>)
 800139e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a4:	2003      	movs	r0, #3
 80013a6:	f002 fd22 	bl	8003dee <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80013aa:	f005 ffd3 	bl	8007354 <HAL_RCC_GetSysClockFreq>
 80013ae:	4602      	mov	r2, r0
 80013b0:	4b0d      	ldr	r3, [pc, #52]	@ (80013e8 <HAL_Init+0x54>)
 80013b2:	6a1b      	ldr	r3, [r3, #32]
 80013b4:	f003 030f 	and.w	r3, r3, #15
 80013b8:	490c      	ldr	r1, [pc, #48]	@ (80013ec <HAL_Init+0x58>)
 80013ba:	5ccb      	ldrb	r3, [r1, r3]
 80013bc:	fa22 f303 	lsr.w	r3, r2, r3
 80013c0:	4a0b      	ldr	r2, [pc, #44]	@ (80013f0 <HAL_Init+0x5c>)
 80013c2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80013c4:	2004      	movs	r0, #4
 80013c6:	f002 fd67 	bl	8003e98 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013ca:	200f      	movs	r0, #15
 80013cc:	f000 f812 	bl	80013f4 <HAL_InitTick>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e002      	b.n	80013e0 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80013da:	f7ff fc59 	bl	8000c90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013de:	2300      	movs	r3, #0
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40022000 	.word	0x40022000
 80013e8:	46020c00 	.word	0x46020c00
 80013ec:	08009358 	.word	0x08009358
 80013f0:	20000000 	.word	0x20000000

080013f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001400:	4b33      	ldr	r3, [pc, #204]	@ (80014d0 <HAL_InitTick+0xdc>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e05c      	b.n	80014c6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800140c:	4b31      	ldr	r3, [pc, #196]	@ (80014d4 <HAL_InitTick+0xe0>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0304 	and.w	r3, r3, #4
 8001414:	2b04      	cmp	r3, #4
 8001416:	d10c      	bne.n	8001432 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001418:	4b2f      	ldr	r3, [pc, #188]	@ (80014d8 <HAL_InitTick+0xe4>)
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	4b2c      	ldr	r3, [pc, #176]	@ (80014d0 <HAL_InitTick+0xdc>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4619      	mov	r1, r3
 8001422:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001426:	fbb3 f3f1 	udiv	r3, r3, r1
 800142a:	fbb2 f3f3 	udiv	r3, r2, r3
 800142e:	60fb      	str	r3, [r7, #12]
 8001430:	e037      	b.n	80014a2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001432:	f002 fd89 	bl	8003f48 <HAL_SYSTICK_GetCLKSourceConfig>
 8001436:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	2b02      	cmp	r3, #2
 800143c:	d023      	beq.n	8001486 <HAL_InitTick+0x92>
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	2b02      	cmp	r3, #2
 8001442:	d82d      	bhi.n	80014a0 <HAL_InitTick+0xac>
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <HAL_InitTick+0x5e>
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d00d      	beq.n	800146c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001450:	e026      	b.n	80014a0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001452:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <HAL_InitTick+0xe4>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	4b1e      	ldr	r3, [pc, #120]	@ (80014d0 <HAL_InitTick+0xdc>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	4619      	mov	r1, r3
 800145c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001460:	fbb3 f3f1 	udiv	r3, r3, r1
 8001464:	fbb2 f3f3 	udiv	r3, r2, r3
 8001468:	60fb      	str	r3, [r7, #12]
        break;
 800146a:	e01a      	b.n	80014a2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800146c:	4b18      	ldr	r3, [pc, #96]	@ (80014d0 <HAL_InitTick+0xdc>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001476:	fbb3 f3f2 	udiv	r3, r3, r2
 800147a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800147e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001482:	60fb      	str	r3, [r7, #12]
        break;
 8001484:	e00d      	b.n	80014a2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001486:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <HAL_InitTick+0xdc>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	461a      	mov	r2, r3
 800148c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001490:	fbb3 f3f2 	udiv	r3, r3, r2
 8001494:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001498:	fbb2 f3f3 	udiv	r3, r2, r3
 800149c:	60fb      	str	r3, [r7, #12]
        break;
 800149e:	e000      	b.n	80014a2 <HAL_InitTick+0xae>
        break;
 80014a0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f002 fcd6 	bl	8003e54 <HAL_SYSTICK_Config>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e009      	b.n	80014c6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b2:	2200      	movs	r2, #0
 80014b4:	6879      	ldr	r1, [r7, #4]
 80014b6:	f04f 30ff 	mov.w	r0, #4294967295
 80014ba:	f002 fca3 	bl	8003e04 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80014be:	4a07      	ldr	r2, [pc, #28]	@ (80014dc <HAL_InitTick+0xe8>)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000008 	.word	0x20000008
 80014d4:	e000e010 	.word	0xe000e010
 80014d8:	20000000 	.word	0x20000000
 80014dc:	20000004 	.word	0x20000004

080014e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_IncTick+0x20>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_IncTick+0x24>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_IncTick+0x24>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000008 	.word	0x20000008
 8001504:	2000037c 	.word	0x2000037c

08001508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;
 800150c:	4b03      	ldr	r3, [pc, #12]	@ (800151c <HAL_GetTick+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	2000037c 	.word	0x2000037c

08001520 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 8001524:	4b04      	ldr	r3, [pc, #16]	@ (8001538 <HAL_GetREVID+0x18>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	0c1b      	lsrs	r3, r3, #16
 800152a:	b29b      	uxth	r3, r3
}
 800152c:	4618      	mov	r0, r3
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	e0044000 	.word	0xe0044000

0800153c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	431a      	orrs	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	601a      	str	r2, [r3, #0]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	431a      	orrs	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	601a      	str	r2, [r3, #0]
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001598:	4618      	mov	r0, r3
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a0a      	ldr	r2, [pc, #40]	@ (80015e0 <LL_ADC_SetResolution+0x3c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d104      	bne.n	80015c4 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	3b01      	subs	r3, #1
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	f023 020c 	bic.w	r2, r3, #12
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	431a      	orrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	60da      	str	r2, [r3, #12]
}
 80015d4:	bf00      	nop
 80015d6:	3714      	adds	r7, #20
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	46021000 	.word	0x46021000

080015e4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b087      	sub	sp, #28
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
 80015f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	3360      	adds	r3, #96	@ 0x60
 80015f6:	461a      	mov	r2, r3
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	430b      	orrs	r3, r1
 8001614:	431a      	orrs	r2, r3
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 800161a:	bf00      	nop
 800161c:	371c      	adds	r7, #28
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001626:	b480      	push	{r7}
 8001628:	b085      	sub	sp, #20
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	3360      	adds	r3, #96	@ 0x60
 8001634:	461a      	mov	r2, r3
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	4413      	add	r3, r2
 800163c:	60fb      	str	r3, [r7, #12]

  /* Note: Value shift +1 for correspondence with channel definition using ADC_CHANNEL_ID_NUMBER_MASK */
  uint32_t ch_decimal = (READ_BIT(*preg, ADC_OFR1_OFFSET1_CH) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + 1UL));
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	0edb      	lsrs	r3, r3, #27
 8001644:	f003 031f 	and.w	r3, r3, #31
 8001648:	60bb      	str	r3, [r7, #8]
  return (uint32_t)__LL_ADC_DECIMAL_NB_TO_CHANNEL(ch_decimal);
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	2b09      	cmp	r3, #9
 800164e:	d807      	bhi.n	8001660 <LL_ADC_GetOffsetChannel+0x3a>
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	069a      	lsls	r2, r3, #26
 8001654:	2101      	movs	r1, #1
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	fa01 f303 	lsl.w	r3, r1, r3
 800165c:	4313      	orrs	r3, r2
 800165e:	e008      	b.n	8001672 <LL_ADC_GetOffsetChannel+0x4c>
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	069a      	lsls	r2, r3, #26
 8001664:	2101      	movs	r1, #1
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	fa01 f303 	lsl.w	r3, r1, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 8001672:	4618      	mov	r0, r3
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800167e:	b480      	push	{r7}
 8001680:	b087      	sub	sp, #28
 8001682:	af00      	add	r7, sp, #0
 8001684:	60f8      	str	r0, [r7, #12]
 8001686:	60b9      	str	r1, [r7, #8]
 8001688:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	3360      	adds	r3, #96	@ 0x60
 800168e:	461a      	mov	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	431a      	orrs	r2, r3
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	601a      	str	r2, [r3, #0]
}
 80016a8:	bf00      	nop
 80016aa:	371c      	adds	r7, #28
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b087      	sub	sp, #28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	3360      	adds	r3, #96	@ 0x60
 80016c4:	461a      	mov	r2, r3
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4413      	add	r3, r2
 80016cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	431a      	orrs	r2, r3
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	601a      	str	r2, [r3, #0]
}
 80016de:	bf00      	nop
 80016e0:	371c      	adds	r7, #28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b087      	sub	sp, #28
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	60f8      	str	r0, [r7, #12]
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	3360      	adds	r3, #96	@ 0x60
 80016fa:	461a      	mov	r2, r3
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	4413      	add	r3, r2
 8001702:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	431a      	orrs	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	601a      	str	r2, [r3, #0]
}
 8001714:	bf00      	nop
 8001716:	371c      	adds	r7, #28
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800172e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001732:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	431a      	orrs	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001742:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	2a00      	cmp	r2, #0
 800174a:	d002      	beq.n	8001752 <LL_ADC_SetGainCompensation+0x32>
 800174c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001750:	e000      	b.n	8001754 <LL_ADC_SetGainCompensation+0x34>
 8001752:	2200      	movs	r2, #0
 8001754:	431a      	orrs	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	671a      	str	r2, [r3, #112]	@ 0x70
}
 800175a:	bf00      	nop
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr

08001766 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001766:	b480      	push	{r7}
 8001768:	b085      	sub	sp, #20
 800176a:	af00      	add	r7, sp, #0
 800176c:	60f8      	str	r0, [r7, #12]
 800176e:	60b9      	str	r1, [r7, #8]
 8001770:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	695a      	ldr	r2, [r3, #20]
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	2107      	movs	r1, #7
 800177e:	fa01 f303 	lsl.w	r3, r1, r3
 8001782:	43db      	mvns	r3, r3
 8001784:	401a      	ands	r2, r3
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	f003 0304 	and.w	r3, r3, #4
 800178c:	6879      	ldr	r1, [r7, #4]
 800178e:	fa01 f303 	lsl.w	r3, r1, r3
 8001792:	431a      	orrs	r2, r3
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017b8:	2301      	movs	r3, #1
 80017ba:	e000      	b.n	80017be <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
	...

080017cc <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b089      	sub	sp, #36	@ 0x24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	4a2b      	ldr	r2, [pc, #172]	@ (8001888 <LL_ADC_REG_SetSequencerRanks+0xbc>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d020      	beq.n	8001822 <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	3330      	adds	r3, #48	@ 0x30
 80017e4:	461a      	mov	r2, r3
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	f003 030c 	and.w	r3, r3, #12
 80017f0:	4413      	add	r3, r2
 80017f2:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	f003 031f 	and.w	r3, r3, #31
 80017fe:	211f      	movs	r1, #31
 8001800:	fa01 f303 	lsl.w	r3, r1, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	401a      	ands	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	0e9b      	lsrs	r3, r3, #26
 800180c:	f003 011f 	and.w	r1, r3, #31
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	f003 031f 	and.w	r3, r3, #31
 8001816:	fa01 f303 	lsl.w	r3, r1, r3
 800181a:	431a      	orrs	r2, r3
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 8001820:	e02b      	b.n	800187a <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	f003 031f 	and.w	r3, r3, #31
 800182c:	210f      	movs	r1, #15
 800182e:	fa01 f303 	lsl.w	r3, r1, r3
 8001832:	43db      	mvns	r3, r3
 8001834:	401a      	ands	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800183c:	2b00      	cmp	r3, #0
 800183e:	d104      	bne.n	800184a <LL_ADC_REG_SetSequencerRanks+0x7e>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	0e9b      	lsrs	r3, r3, #26
 8001844:	f003 031f 	and.w	r3, r3, #31
 8001848:	e010      	b.n	800186c <LL_ADC_REG_SetSequencerRanks+0xa0>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	fa93 f3a3 	rbit	r3, r3
 8001854:	613b      	str	r3, [r7, #16]
  return result;
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d101      	bne.n	8001864 <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 8001860:	2320      	movs	r3, #32
 8001862:	e003      	b.n	800186c <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	fab3 f383 	clz	r3, r3
 800186a:	b2db      	uxtb	r3, r3
 800186c:	68b9      	ldr	r1, [r7, #8]
 800186e:	f001 011f 	and.w	r1, r1, #31
 8001872:	408b      	lsls	r3, r1
 8001874:	431a      	orrs	r2, r3
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800187a:	bf00      	nop
 800187c:	3724      	adds	r7, #36	@ 0x24
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	46021000 	.word	0x46021000

0800188c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800188c:	b480      	push	{r7}
 800188e:	b087      	sub	sp, #28
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d107      	bne.n	80018b0 <LL_ADC_REG_SetSequencerChAdd+0x24>
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	0e9b      	lsrs	r3, r3, #26
 80018a4:	f003 031f 	and.w	r3, r3, #31
 80018a8:	2201      	movs	r2, #1
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	e015      	b.n	80018dc <LL_ADC_REG_SetSequencerChAdd+0x50>
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	fa93 f3a3 	rbit	r3, r3
 80018ba:	60fb      	str	r3, [r7, #12]
  return result;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 80018c6:	2320      	movs	r3, #32
 80018c8:	e003      	b.n	80018d2 <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	fab3 f383 	clz	r3, r3
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	f003 031f 	and.w	r3, r3, #31
 80018d6:	2201      	movs	r2, #1
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80018e0:	431a      	orrs	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80018e6:	bf00      	nop
 80018e8:	371c      	adds	r7, #28
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80018f2:	b480      	push	{r7}
 80018f4:	b083      	sub	sp, #12
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	0e9b      	lsrs	r3, r3, #26
 8001904:	f003 031f 	and.w	r3, r3, #31
 8001908:	2101      	movs	r1, #1
 800190a:	fa01 f303 	lsl.w	r3, r1, r3
 800190e:	43db      	mvns	r3, r3
 8001910:	401a      	ands	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	f003 0303 	and.w	r3, r3, #3
}
 8001932:	4618      	mov	r0, r3
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr

0800193e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800193e:	b480      	push	{r7}
 8001940:	b083      	sub	sp, #12
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800194e:	2b00      	cmp	r3, #0
 8001950:	d101      	bne.n	8001956 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001952:	2301      	movs	r3, #1
 8001954:	e000      	b.n	8001958 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001964:	b480      	push	{r7}
 8001966:	b08b      	sub	sp, #44	@ 0x2c
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	4a2d      	ldr	r2, [pc, #180]	@ (8001a28 <LL_ADC_SetChannelSamplingTime+0xc4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d042      	beq.n	80019fe <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d104      	bne.n	800198c <LL_ADC_SetChannelSamplingTime+0x28>
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	0e9b      	lsrs	r3, r3, #26
 8001986:	f003 021f 	and.w	r2, r3, #31
 800198a:	e011      	b.n	80019b0 <LL_ADC_SetChannelSamplingTime+0x4c>
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	fa93 f3a3 	rbit	r3, r3
 8001996:	617b      	str	r3, [r7, #20]
  return result;
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d101      	bne.n	80019a6 <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 80019a2:	2320      	movs	r3, #32
 80019a4:	e003      	b.n	80019ae <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	fab3 f383 	clz	r3, r3
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	0e5b      	lsrs	r3, r3, #25
 80019b4:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80019b8:	460b      	mov	r3, r1
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	1ad2      	subs	r2, r2, r3
 80019c2:	4613      	mov	r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	4413      	add	r3, r2
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	3314      	adds	r3, #20
 80019ce:	461a      	mov	r2, r3
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	0e5b      	lsrs	r3, r3, #25
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	4413      	add	r3, r2
 80019dc:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	2107      	movs	r1, #7
 80019e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ea:	43db      	mvns	r3, r3
 80019ec:	401a      	ands	r2, r3
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f2:	fa01 f303 	lsl.w	r3, r1, r3
 80019f6:	431a      	orrs	r2, r3
 80019f8:	6a3b      	ldr	r3, [r7, #32]
 80019fa:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 80019fc:	e00e      	b.n	8001a1c <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	695a      	ldr	r2, [r3, #20]
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	021b      	lsls	r3, r3, #8
 8001a06:	43db      	mvns	r3, r3
 8001a08:	401a      	ands	r2, r3
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	0219      	lsls	r1, r3, #8
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	400b      	ands	r3, r1
 8001a12:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001a16:	431a      	orrs	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	615a      	str	r2, [r3, #20]
}
 8001a1c:	bf00      	nop
 8001a1e:	372c      	adds	r7, #44	@ 0x2c
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	46021000 	.word	0x46021000

08001a2c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001a44:	43db      	mvns	r3, r3
 8001a46:	401a      	ands	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f003 0318 	and.w	r3, r3, #24
 8001a4e:	4908      	ldr	r1, [pc, #32]	@ (8001a70 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a50:	40d9      	lsrs	r1, r3
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	400b      	ands	r3, r1
 8001a56:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001a5a:	431a      	orrs	r2, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a62:	bf00      	nop
 8001a64:	3714      	adds	r7, #20
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	000fffff 	.word	0x000fffff

08001a74 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001a84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	6093      	str	r3, [r2, #8]
}
 8001a8c:	bf00      	nop
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001aa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001aac:	d101      	bne.n	8001ab2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001ad0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ad4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	609a      	str	r2, [r3, #8]
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001afc:	d101      	bne.n	8001b02 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b24:	f043 0201 	orr.w	r2, r3, #1
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b4c:	f043 0202 	orr.w	r2, r3, #2
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	609a      	str	r2, [r3, #8]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d101      	bne.n	8001b78 <LL_ADC_IsEnabled+0x18>
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <LL_ADC_IsEnabled+0x1a>
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001b86:	b480      	push	{r7}
 8001b88:	b083      	sub	sp, #12
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d101      	bne.n	8001b9e <LL_ADC_IsDisableOngoing+0x18>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e000      	b.n	8001ba0 <LL_ADC_IsDisableOngoing+0x1a>
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bc0:	f043 0204 	orr.w	r2, r3, #4
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
}
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	2b04      	cmp	r3, #4
 8001be6:	d101      	bne.n	8001bec <LL_ADC_REG_IsConversionOngoing+0x18>
 8001be8:	2301      	movs	r3, #1
 8001bea:	e000      	b.n	8001bee <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b08      	cmp	r3, #8
 8001c0c:	d101      	bne.n	8001c12 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e000      	b.n	8001c14 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08a      	sub	sp, #40	@ 0x28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d101      	bne.n	8001c40 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e2b3      	b.n	80021a8 <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a8b      	ldr	r2, [pc, #556]	@ (8001e7c <HAL_ADC_Init+0x25c>)
 8001c4e:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d109      	bne.n	8001c6c <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f7ff f833 	bl	8000cc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff11 	bl	8001a98 <LL_ADC_IsDeepPowerDownEnabled>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d004      	beq.n	8001c86 <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fef7 	bl	8001a74 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff ff2c 	bl	8001ae8 <LL_ADC_IsInternalRegulatorEnabled>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d115      	bne.n	8001cc2 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff ff10 	bl	8001ac0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ca0:	4b77      	ldr	r3, [pc, #476]	@ (8001e80 <HAL_ADC_Init+0x260>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	099b      	lsrs	r3, r3, #6
 8001ca6:	4a77      	ldr	r2, [pc, #476]	@ (8001e84 <HAL_ADC_Init+0x264>)
 8001ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cac:	099b      	lsrs	r3, r3, #6
 8001cae:	3301      	adds	r3, #1
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cb4:	e002      	b.n	8001cbc <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1f9      	bne.n	8001cb6 <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff ff0e 	bl	8001ae8 <LL_ADC_IsInternalRegulatorEnabled>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10e      	bne.n	8001cf0 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001cd6:	f043 0210 	orr.w	r2, r3, #16
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001ce2:	f043 0201 	orr.w	r2, r3, #1
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff ff6d 	bl	8001bd4 <LL_ADC_REG_IsConversionOngoing>
 8001cfa:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001d00:	f003 0310 	and.w	r3, r3, #16
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f040 8244 	bne.w	8002192 <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f040 8240 	bne.w	8002192 <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001d16:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d1a:	f043 0202 	orr.w	r2, r3, #2
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ff1a 	bl	8001b60 <LL_ADC_IsEnabled>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d140      	bne.n	8001db4 <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a51      	ldr	r2, [pc, #324]	@ (8001e7c <HAL_ADC_Init+0x25c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d028      	beq.n	8001d8e <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a51      	ldr	r2, [pc, #324]	@ (8001e88 <HAL_ADC_Init+0x268>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d109      	bne.n	8001d5a <HAL_ADC_Init+0x13a>
 8001d46:	4850      	ldr	r0, [pc, #320]	@ (8001e88 <HAL_ADC_Init+0x268>)
 8001d48:	f7ff ff0a 	bl	8001b60 <LL_ADC_IsEnabled>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	bf0c      	ite	eq
 8001d52:	2301      	moveq	r3, #1
 8001d54:	2300      	movne	r3, #0
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	e008      	b.n	8001d6c <HAL_ADC_Init+0x14c>
 8001d5a:	4848      	ldr	r0, [pc, #288]	@ (8001e7c <HAL_ADC_Init+0x25c>)
 8001d5c:	f7ff ff00 	bl	8001b60 <LL_ADC_IsEnabled>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	bf0c      	ite	eq
 8001d66:	2301      	moveq	r3, #1
 8001d68:	2300      	movne	r3, #0
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d021      	beq.n	8001db4 <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a44      	ldr	r2, [pc, #272]	@ (8001e88 <HAL_ADC_Init+0x268>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d101      	bne.n	8001d7e <HAL_ADC_Init+0x15e>
 8001d7a:	4a44      	ldr	r2, [pc, #272]	@ (8001e8c <HAL_ADC_Init+0x26c>)
 8001d7c:	e000      	b.n	8001d80 <HAL_ADC_Init+0x160>
 8001d7e:	4a44      	ldr	r2, [pc, #272]	@ (8001e90 <HAL_ADC_Init+0x270>)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	4619      	mov	r1, r3
 8001d86:	4610      	mov	r0, r2
 8001d88:	f7ff fbd8 	bl	800153c <LL_ADC_SetCommonClock>
 8001d8c:	e012      	b.n	8001db4 <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	4619      	mov	r1, r3
 8001d98:	4610      	mov	r0, r2
 8001d9a:	f7ff fc03 	bl	80015a4 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8001d9e:	4b3c      	ldr	r3, [pc, #240]	@ (8001e90 <HAL_ADC_Init+0x270>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001dae:	4938      	ldr	r1, [pc, #224]	@ (8001e90 <HAL_ADC_Init+0x270>)
 8001db0:	4313      	orrs	r3, r2
 8001db2:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a30      	ldr	r2, [pc, #192]	@ (8001e7c <HAL_ADC_Init+0x25c>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d010      	beq.n	8001de0 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dc4:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001dca:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8001dd0:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001dd8:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	623b      	str	r3, [r7, #32]
 8001dde:	e030      	b.n	8001e42 <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	7f1b      	ldrb	r3, [r3, #28]
 8001de4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001dec:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dee:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001df4:	2a00      	cmp	r2, #0
 8001df6:	d002      	beq.n	8001dfe <HAL_ADC_Init+0x1de>
 8001df8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001dfc:	e000      	b.n	8001e00 <HAL_ADC_Init+0x1e0>
 8001dfe:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e00:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001e06:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	da04      	bge.n	8001e1a <HAL_ADC_Init+0x1fa>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	691b      	ldr	r3, [r3, #16]
 8001e14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e18:	e001      	b.n	8001e1e <HAL_ADC_Init+0x1fe>
 8001e1a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 8001e1e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4918      	ldr	r1, [pc, #96]	@ (8001e88 <HAL_ADC_Init+0x268>)
 8001e26:	428b      	cmp	r3, r1
 8001e28:	d103      	bne.n	8001e32 <HAL_ADC_Init+0x212>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e30:	e003      	b.n	8001e3a <HAL_ADC_Init+0x21a>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e38:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001e3a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e3c:	6a3a      	ldr	r2, [r7, #32]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d12f      	bne.n	8001eac <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a0a      	ldr	r2, [pc, #40]	@ (8001e7c <HAL_ADC_Init+0x25c>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d007      	beq.n	8001e66 <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	045b      	lsls	r3, r3, #17
 8001e5e:	6a3a      	ldr	r2, [r7, #32]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	623b      	str	r3, [r7, #32]
 8001e64:	e022      	b.n	8001eac <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d111      	bne.n	8001e94 <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e76:	623b      	str	r3, [r7, #32]
 8001e78:	e018      	b.n	8001eac <HAL_ADC_Init+0x28c>
 8001e7a:	bf00      	nop
 8001e7c:	46021000 	.word	0x46021000
 8001e80:	20000000 	.word	0x20000000
 8001e84:	053e2d63 	.word	0x053e2d63
 8001e88:	42028000 	.word	0x42028000
 8001e8c:	42028308 	.word	0x42028308
 8001e90:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001e98:	f043 0220 	orr.w	r2, r3, #32
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001ea4:	f043 0201 	orr.w	r2, r3, #1
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a92      	ldr	r2, [pc, #584]	@ (80020fc <HAL_ADC_Init+0x4dc>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d018      	beq.n	8001ee8 <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d009      	beq.n	8001ed2 <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	6a3a      	ldr	r2, [r7, #32]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68da      	ldr	r2, [r3, #12]
 8001ed8:	4b89      	ldr	r3, [pc, #548]	@ (8002100 <HAL_ADC_Init+0x4e0>)
 8001eda:	4013      	ands	r3, r2
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	6a39      	ldr	r1, [r7, #32]
 8001ee2:	430b      	orrs	r3, r1
 8001ee4:	60d3      	str	r3, [r2, #12]
 8001ee6:	e031      	b.n	8001f4c <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d009      	beq.n	8001f04 <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ef4:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001efc:	4313      	orrs	r3, r2
 8001efe:	6a3a      	ldr	r2, [r7, #32]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	4b7e      	ldr	r3, [pc, #504]	@ (8002104 <HAL_ADC_Init+0x4e4>)
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	6812      	ldr	r2, [r2, #0]
 8001f12:	6a39      	ldr	r1, [r7, #32]
 8001f14:	430b      	orrs	r3, r1
 8001f16:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d008      	beq.n	8001f32 <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a1a      	ldr	r2, [r3, #32]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d008      	beq.n	8001f4c <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a6a      	ldr	r2, [pc, #424]	@ (80020fc <HAL_ADC_Init+0x4dc>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	f000 8093 	beq.w	800207e <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fe39 	bl	8001bd4 <LL_ADC_REG_IsConversionOngoing>
 8001f62:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fe46 	bl	8001bfa <LL_ADC_INJ_IsConversionOngoing>
 8001f6e:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d161      	bne.n	800203a <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d15e      	bne.n	800203a <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	7f1b      	ldrb	r3, [r3, #28]
 8001f80:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4960      	ldr	r1, [pc, #384]	@ (8002108 <HAL_ADC_Init+0x4e8>)
 8001f88:	428b      	cmp	r3, r1
 8001f8a:	d102      	bne.n	8001f92 <HAL_ADC_Init+0x372>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f90:	e002      	b.n	8001f98 <HAL_ADC_Init+0x378>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f96:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001fa6:	f023 0303 	bic.w	r3, r3, #3
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	6812      	ldr	r2, [r2, #0]
 8001fae:	6a39      	ldr	r1, [r7, #32]
 8001fb0:	430b      	orrs	r3, r1
 8001fb2:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d007      	beq.n	8001fcc <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4610      	mov	r0, r2
 8001fc8:	f7ff fbaa 	bl	8001720 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d11e      	bne.n	8002014 <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fda:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691a      	ldr	r2, [r3, #16]
 8001fe2:	4b4a      	ldr	r3, [pc, #296]	@ (800210c <HAL_ADC_Init+0x4ec>)
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001fea:	0411      	lsls	r1, r2, #16
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ff0:	4311      	orrs	r1, r2
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8001ff6:	4311      	orrs	r1, r2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8001ffc:	4311      	orrs	r1, r2
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002002:	0892      	lsrs	r2, r2, #2
 8002004:	430a      	orrs	r2, r1
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f042 0201 	orr.w	r2, r2, #1
 8002010:	611a      	str	r2, [r3, #16]
 8002012:	e007      	b.n	8002024 <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	691a      	ldr	r2, [r3, #16]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f022 0201 	bic.w	r2, r2, #1
 8002022:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	430a      	orrs	r2, r1
 8002038:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	2b01      	cmp	r3, #1
 8002040:	d10c      	bne.n	800205c <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002048:	f023 010f 	bic.w	r1, r3, #15
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002050:	1e5a      	subs	r2, r3, #1
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	631a      	str	r2, [r3, #48]	@ 0x30
 800205a:	e007      	b.n	800206c <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 020f 	bic.w	r2, r2, #15
 800206a:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002070:	f023 0303 	bic.w	r3, r3, #3
 8002074:	f043 0201 	orr.w	r2, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800207c:	e092      	b.n	80021a4 <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002084:	2b01      	cmp	r3, #1
 8002086:	d111      	bne.n	80020ac <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8002090:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8002096:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 800209c:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800209e:	69fa      	ldr	r2, [r7, #28]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	691a      	ldr	r2, [r3, #16]
 80020b2:	4b17      	ldr	r3, [pc, #92]	@ (8002110 <HAL_ADC_Init+0x4f0>)
 80020b4:	4013      	ands	r3, r2
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	6812      	ldr	r2, [r2, #0]
 80020ba:	69f9      	ldr	r1, [r7, #28]
 80020bc:	430b      	orrs	r3, r1
 80020be:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c8:	461a      	mov	r2, r3
 80020ca:	2100      	movs	r1, #0
 80020cc:	f7ff fb4b 	bl	8001766 <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6818      	ldr	r0, [r3, #0]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d8:	461a      	mov	r2, r3
 80020da:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 80020de:	f7ff fb42 	bl	8001766 <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d114      	bne.n	8002114 <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f062 020f 	orn	r2, r2, #15
 80020f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80020fa:	e024      	b.n	8002146 <HAL_ADC_Init+0x526>
 80020fc:	46021000 	.word	0x46021000
 8002100:	fff0c013 	.word	0xfff0c013
 8002104:	ffde800d 	.word	0xffde800d
 8002108:	42028000 	.word	0x42028000
 800210c:	fc00f81e 	.word	0xfc00f81e
 8002110:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800211c:	d113      	bne.n	8002146 <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002128:	3b01      	subs	r3, #1
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	f003 031c 	and.w	r3, r3, #28
 8002130:	f06f 020f 	mvn.w	r2, #15
 8002134:	fa02 f103 	lsl.w	r1, r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68da      	ldr	r2, [r3, #12]
 800214c:	4b18      	ldr	r3, [pc, #96]	@ (80021b0 <HAL_ADC_Init+0x590>)
 800214e:	4013      	ands	r3, r2
 8002150:	6a3a      	ldr	r2, [r7, #32]
 8002152:	429a      	cmp	r2, r3
 8002154:	d10b      	bne.n	800216e <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002160:	f023 0303 	bic.w	r3, r3, #3
 8002164:	f043 0201 	orr.w	r2, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 800216c:	e01a      	b.n	80021a4 <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002172:	f023 0312 	bic.w	r3, r3, #18
 8002176:	f043 0210 	orr.w	r2, r3, #16
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002182:	f043 0201 	orr.w	r2, r3, #1
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002190:	e008      	b.n	80021a4 <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002196:	f043 0210 	orr.w	r2, r3, #16
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 80021a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3728      	adds	r7, #40	@ 0x28
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	833ffff3 	.word	0x833ffff3

080021b4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint32_t Length)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b0a2      	sub	sp, #136	@ 0x88
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff fd05 	bl	8001bd4 <LL_ADC_REG_IsConversionOngoing>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f040 80e9 	bne.w	80023a4 <HAL_ADC_Start_DMA+0x1f0>
  {
    __HAL_LOCK(hadc);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d101      	bne.n	80021e0 <HAL_ADC_Start_DMA+0x2c>
 80021dc:	2302      	movs	r3, #2
 80021de:	e0e6      	b.n	80023ae <HAL_ADC_Start_DMA+0x1fa>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      tmp_hal_status = ADC_Enable(hadc);
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f001 fa33 	bl	8003654 <ADC_Enable>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80021f4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f040 80ce 	bne.w	800239a <HAL_ADC_Start_DMA+0x1e6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002202:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002206:	f023 0301 	bic.w	r3, r3, #1
 800220a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	679a      	str	r2, [r3, #120]	@ 0x78
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a68      	ldr	r2, [pc, #416]	@ (80023b8 <HAL_ADC_Start_DMA+0x204>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d010      	beq.n	800223e <HAL_ADC_Start_DMA+0x8a>
          {
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
          }
#endif /* ADC_MULTIMODE_SUPPORT */
          /* Check if a conversion is on going on ADC group injected */
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002220:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d006      	beq.n	8002236 <HAL_ADC_Start_DMA+0x82>
          {
            /* Reset ADC error code fields related to regular conversions only */
            CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800222c:	f023 0206 	bic.w	r2, r3, #6
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002234:	e006      	b.n	8002244 <HAL_ADC_Start_DMA+0x90>
          }
          else
          {
            /* Reset all ADC error code fields */
            ADC_CLEAR_ERRORCODE(hadc);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2200      	movs	r2, #0
 800223a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800223c:	e002      	b.n	8002244 <HAL_ADC_Start_DMA+0x90>
          }
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	67da      	str	r2, [r3, #124]	@ 0x7c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002248:	4a5c      	ldr	r2, [pc, #368]	@ (80023bc <HAL_ADC_Start_DMA+0x208>)
 800224a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002250:	4a5b      	ldr	r2, [pc, #364]	@ (80023c0 <HAL_ADC_Start_DMA+0x20c>)
 8002252:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002258:	4a5a      	ldr	r2, [pc, #360]	@ (80023c4 <HAL_ADC_Start_DMA+0x210>)
 800225a:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	221c      	movs	r2, #28
 8002262:	601a      	str	r2, [r3, #0]

        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f042 0210 	orr.w	r2, r2, #16
 800227a:	605a      	str	r2, [r3, #4]

        if (hadc->Instance == ADC4)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a4d      	ldr	r2, [pc, #308]	@ (80023b8 <HAL_ADC_Start_DMA+0x204>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d107      	bne.n	8002296 <HAL_ADC_Start_DMA+0xe2>
        {
          /* Enable ADC DMA mode */
          hadc->Instance->CFGR1 |= ADC4_CFGR1_DMAEN;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68da      	ldr	r2, [r3, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f042 0201 	orr.w	r2, r2, #1
 8002294:	60da      	str	r2, [r3, #12]
        }

        /* Start the DMA channel */
        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800229a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800229c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d04f      	beq.n	8002344 <HAL_ADC_Start_DMA+0x190>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d046      	beq.n	800233c <HAL_ADC_Start_DMA+0x188>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d040      	beq.n	800233c <HAL_ADC_Start_DMA+0x188>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	f107 0314 	add.w	r3, r7, #20
 80022c6:	4611      	mov	r1, r2
 80022c8:	4618      	mov	r0, r3
 80022ca:	f002 ffad 	bl	8005228 <HAL_DMAEx_List_GetNodeConfig>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <HAL_ADC_Start_DMA+0x124>
            {
              return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e06a      	b.n	80023ae <HAL_ADC_Start_DMA+0x1fa>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 80022d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d104      	bne.n	80022e8 <HAL_ADC_Start_DMA+0x134>
            {
              /* Word -> Bytes */
              LengthInBytes = Length * 4U;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80022e6:	e00a      	b.n	80022fe <HAL_ADC_Start_DMA+0x14a>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 80022e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d104      	bne.n	80022f8 <HAL_ADC_Start_DMA+0x144>
            {
              /* Halfword -> Bytes */
              LengthInBytes = Length * 2U;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80022f6:	e002      	b.n	80022fe <HAL_ADC_Start_DMA+0x14a>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              LengthInBytes = Length;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)LengthInBytes;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002302:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800230a:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002318:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800232e:	4618      	mov	r0, r3
 8002330:	f002 fee6 	bl	8005100 <HAL_DMAEx_List_Start_IT>
 8002334:	4603      	mov	r3, r0
 8002336:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800233a:	e028      	b.n	800238e <HAL_ADC_Start_DMA+0x1da>
          }
          else
          {
            tmp_hal_status = HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002342:	e024      	b.n	800238e <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	2b02      	cmp	r3, #2
 800234c:	d104      	bne.n	8002358 <HAL_ADC_Start_DMA+0x1a4>
          {
            /* Word -> Bytes */
            LengthInBytes = Length * 4U;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002356:	e00c      	b.n	8002372 <HAL_ADC_Start_DMA+0x1be>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	2b01      	cmp	r3, #1
 8002360:	d104      	bne.n	800236c <HAL_ADC_Start_DMA+0x1b8>
          {
            /* Halfword -> Bytes */
            LengthInBytes = Length * 2U;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800236a:	e002      	b.n	8002372 <HAL_ADC_Start_DMA+0x1be>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            LengthInBytes = Length;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3340      	adds	r3, #64	@ 0x40
 800237c:	4619      	mov	r1, r3
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002384:	f002 f9f0 	bl	8004768 <HAL_DMA_Start_IT>
 8002388:	4603      	mov	r3, r0
 800238a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff fc0a 	bl	8001bac <LL_ADC_REG_StartConversion>
 8002398:	e007      	b.n	80023aa <HAL_ADC_Start_DMA+0x1f6>
      }
      else
      {
        __HAL_UNLOCK(hadc);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 80023a2:	e002      	b.n	80023aa <HAL_ADC_Start_DMA+0x1f6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023a4:	2302      	movs	r3, #2
 80023a6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  return tmp_hal_status;
 80023aa:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3788      	adds	r7, #136	@ 0x88
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	46021000 	.word	0x46021000
 80023bc:	080037f3 	.word	0x080037f3
 80023c0:	080038cb 	.word	0x080038cb
 80023c4:	080038e7 	.word	0x080038e7

080023c8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80023d0:	2300      	movs	r3, #0
 80023d2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d017      	beq.n	800241e <HAL_ADC_IRQHandler+0x56>
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d012      	beq.n	800241e <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023fc:	f003 0310 	and.w	r3, r3, #16
 8002400:	2b00      	cmp	r3, #0
 8002402:	d105      	bne.n	8002410 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002408:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	679a      	str	r2, [r3, #120]	@ 0x78

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f001 fc35 	bl	8003c80 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2202      	movs	r2, #2
 800241c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	2b00      	cmp	r3, #0
 8002426:	d004      	beq.n	8002432 <HAL_ADC_IRQHandler+0x6a>
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	2b00      	cmp	r3, #0
 8002430:	d10b      	bne.n	800244a <HAL_ADC_IRQHandler+0x82>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002438:	2b00      	cmp	r3, #0
 800243a:	f000 80a4 	beq.w	8002586 <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	f003 0308 	and.w	r3, r3, #8
 8002444:	2b00      	cmp	r3, #0
 8002446:	f000 809e 	beq.w	8002586 <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800244e:	f003 0310 	and.w	r3, r3, #16
 8002452:	2b00      	cmp	r3, #0
 8002454:	d105      	bne.n	8002462 <HAL_ADC_IRQHandler+0x9a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800245a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a3d      	ldr	r2, [pc, #244]	@ (800255c <HAL_ADC_IRQHandler+0x194>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d047      	beq.n	80024fc <HAL_ADC_IRQHandler+0x134>
    {
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff f997 	bl	80017a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d07d      	beq.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
          /* else need to check Master ADC CONT bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
          tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
        }
#else
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Carry on if continuous mode is disabled */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d174      	bne.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0308 	and.w	r3, r3, #8
 8002498:	2b08      	cmp	r3, #8
 800249a:	d16d      	bne.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
          {
            /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
            /* ADSTART==0 (no conversion on going)                              */
            if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff fb97 	bl	8001bd4 <LL_ADC_REG_IsConversionOngoing>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d11a      	bne.n	80024e2 <HAL_ADC_IRQHandler+0x11a>
            {
              /* Disable ADC end of sequence conversion interrupt */
              /* Note: Overrun interrupt was enabled with EOC interrupt in      */
              /* HAL_Start_IT(), but is not disabled here because can be used   */
              /* by overrun IRQ process below.                                  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 020c 	bic.w	r2, r2, #12
 80024ba:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d151      	bne.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024d8:	f043 0201 	orr.w	r2, r3, #1
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	679a      	str	r2, [r3, #120]	@ 0x78
 80024e0:	e04a      	b.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
              }
            }
            else
            {
              /* Change ADC state to error state */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024e6:	f043 0210 	orr.w	r2, r3, #16
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80024f2:	f043 0201 	orr.w	r2, r3, #1
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80024fa:	e03d      	b.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
    else
    {
      /* Determine whether any further conversion upcoming on group regular     */
      /* by external trigger, continuous mode or scan sequence on going         */
      /* to disable interruption.                                               */
      if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff f94f 	bl	80017a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d035      	beq.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002512:	2b00      	cmp	r3, #0
 8002514:	d130      	bne.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
         )
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0308 	and.w	r3, r3, #8
 8002520:	2b08      	cmp	r3, #8
 8002522:	d129      	bne.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
          /* ADSTART==0 (no conversion on going)                                */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff fb53 	bl	8001bd4 <LL_ADC_REG_IsConversionOngoing>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d115      	bne.n	8002560 <HAL_ADC_IRQHandler+0x198>
          {
            /* Disable ADC end of single conversion interrupt on group regular */
            /* Note: Overrun interrupt was enabled with EOC interrupt in        */
            /* HAL_Start_IT(), but is not disabled here because can be used     */
            /* by overrun IRQ process below.                                    */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	685a      	ldr	r2, [r3, #4]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 020c 	bic.w	r2, r2, #12
 8002542:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002548:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800254c:	f023 0301 	bic.w	r3, r3, #1
 8002550:	f043 0201 	orr.w	r2, r3, #1
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	679a      	str	r2, [r3, #120]	@ 0x78
 8002558:	e00e      	b.n	8002578 <HAL_ADC_IRQHandler+0x1b0>
 800255a:	bf00      	nop
 800255c:	46021000 	.word	0x46021000
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002564:	f043 0220 	orr.w	r2, r3, #32
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002570:	f043 0201 	orr.w	r2, r3, #1
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	67da      	str	r2, [r3, #124]	@ 0x7c
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f7fe fb5d 	bl	8000c38 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	220c      	movs	r2, #12
 8002584:	601a      	str	r2, [r3, #0]
  }

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a6d      	ldr	r2, [pc, #436]	@ (8002740 <HAL_ADC_IRQHandler+0x378>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d06f      	beq.n	8002670 <HAL_ADC_IRQHandler+0x2a8>
  {
    /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	f003 0320 	and.w	r3, r3, #32
 8002596:	2b00      	cmp	r3, #0
 8002598:	d004      	beq.n	80025a4 <HAL_ADC_IRQHandler+0x1dc>
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	f003 0320 	and.w	r3, r3, #32
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d109      	bne.n	80025b8 <HAL_ADC_IRQHandler+0x1f0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d060      	beq.n	8002670 <HAL_ADC_IRQHandler+0x2a8>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d05b      	beq.n	8002670 <HAL_ADC_IRQHandler+0x2a8>
    {
      /* Update state machine on conversion status if not in error state */
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025bc:	f003 0310 	and.w	r3, r3, #16
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d105      	bne.n	80025d0 <HAL_ADC_IRQHandler+0x208>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80025c8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Retrieve ADC configuration */
      tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff f9b2 	bl	800193e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80025da:	60f8      	str	r0, [r7, #12]
      tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff f8df 	bl	80017a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80025e6:	60b8      	str	r0, [r7, #8]
      {
        tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	613b      	str	r3, [r7, #16]
      /* Disable interruption if no further conversion upcoming by injected     */
      /* external trigger or by automatic injected conversion with regular      */
      /* group having no further conversion upcoming (same conditions as        */
      /* regular group interruption disabling above),                           */
      /* and if injected scan sequence is completed.                            */
      if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d035      	beq.n	8002662 <HAL_ADC_IRQHandler+0x29a>
      {
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d007      	beq.n	8002610 <HAL_ADC_IRQHandler+0x248>
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d02d      	beq.n	8002662 <HAL_ADC_IRQHandler+0x29a>
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
             (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL)))
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800260c:	2b00      	cmp	r3, #0
 800260e:	d128      	bne.n	8002662 <HAL_ADC_IRQHandler+0x29a>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800261a:	2b40      	cmp	r3, #64	@ 0x40
 800261c:	d121      	bne.n	8002662 <HAL_ADC_IRQHandler+0x29a>
            /* Therefore, state of HAL ADC injected group is kept to busy.        */
            /* No ADC_CFGR1_JQM for STM32U5                                       */

            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fae9 	bl	8001bfa <LL_ADC_INJ_IsConversionOngoing>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d119      	bne.n	8002662 <HAL_ADC_IRQHandler+0x29a>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800263c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002642:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d105      	bne.n	8002662 <HAL_ADC_IRQHandler+0x29a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800265a:	f043 0201 	orr.w	r2, r3, #1
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	679a      	str	r2, [r3, #120]	@ 0x78
                interruption has been triggered by end of conversion or end of
                sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f001 faee 	bl	8003c44 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2260      	movs	r2, #96	@ 0x60
 800266e:	601a      	str	r2, [r3, #0]
    }
  } /* Specific ADC1 or ADC2 only */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002676:	2b00      	cmp	r3, #0
 8002678:	d011      	beq.n	800269e <HAL_ADC_IRQHandler+0x2d6>
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00c      	beq.n	800269e <HAL_ADC_IRQHandler+0x2d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002688:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 f8d5 	bl	8002840 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2280      	movs	r2, #128	@ 0x80
 800269c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d012      	beq.n	80026ce <HAL_ADC_IRQHandler+0x306>
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00d      	beq.n	80026ce <HAL_ADC_IRQHandler+0x306>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026b6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f001 faca 	bl	8003c58 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80026cc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d012      	beq.n	80026fe <HAL_ADC_IRQHandler+0x336>
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00d      	beq.n	80026fe <HAL_ADC_IRQHandler+0x336>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026e6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f001 fabc 	bl	8003c6c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	f003 0310 	and.w	r3, r3, #16
 8002704:	2b00      	cmp	r3, #0
 8002706:	d03d      	beq.n	8002784 <HAL_ADC_IRQHandler+0x3bc>
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	f003 0310 	and.w	r3, r3, #16
 800270e:	2b00      	cmp	r3, #0
 8002710:	d038      	beq.n	8002784 <HAL_ADC_IRQHandler+0x3bc>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	2b00      	cmp	r3, #0
 8002718:	d102      	bne.n	8002720 <HAL_ADC_IRQHandler+0x358>
    {
      overrun_error = 1UL;
 800271a:	2301      	movs	r3, #1
 800271c:	61fb      	str	r3, [r7, #28]
 800271e:	e01b      	b.n	8002758 <HAL_ADC_IRQHandler+0x390>
    }
    else
    {
      /* Check DMA configuration */
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a06      	ldr	r2, [pc, #24]	@ (8002740 <HAL_ADC_IRQHandler+0x378>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d00c      	beq.n	8002744 <HAL_ADC_IRQHandler+0x37c>
            overrun_error = 1UL;
          }
        }
#else
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f003 0303 	and.w	r3, r3, #3
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00f      	beq.n	8002758 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8002738:	2301      	movs	r3, #1
 800273a:	61fb      	str	r3, [r7, #28]
 800273c:	e00c      	b.n	8002758 <HAL_ADC_IRQHandler+0x390>
 800273e:	bf00      	nop
 8002740:	46021000 	.word	0x46021000
#endif /* ADC_MULTIMODE_SUPPORT */
      }
      else
      {
        /* Check DMA configuration */
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff f8ea 	bl	8001922 <LL_ADC_REG_GetDMATransfer>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8002754:	2301      	movs	r3, #1
 8002756:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d10e      	bne.n	800277c <HAL_ADC_IRQHandler+0x3b4>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002762:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800276e:	f043 0202 	orr.w	r2, r3, #2
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	67da      	str	r2, [r3, #124]	@ 0x7c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f86c 	bl	8002854 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2210      	movs	r2, #16
 8002782:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d01b      	beq.n	80027c6 <HAL_ADC_IRQHandler+0x3fe>
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b00      	cmp	r3, #0
 8002796:	d016      	beq.n	80027c6 <HAL_ADC_IRQHandler+0x3fe>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800279c:	f003 0310 	and.w	r3, r3, #16
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d105      	bne.n	80027b0 <HAL_ADC_IRQHandler+0x3e8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80027a8:	f043 0201 	orr.w	r2, r3, #1
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	679a      	str	r2, [r3, #120]	@ 0x78

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 f86d 	bl	8002890 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685a      	ldr	r2, [r3, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f022 0201 	bic.w	r2, r2, #1
 80027c4:	605a      	str	r2, [r3, #4]
  }

  if (hadc->Instance == ADC4)  /* ADC4 */
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a17      	ldr	r2, [pc, #92]	@ (8002828 <HAL_ADC_IRQHandler+0x460>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d126      	bne.n	800281e <HAL_ADC_IRQHandler+0x456>
  {
    /* ========== Check End of Calibration flag ========== */
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00c      	beq.n	80027f4 <HAL_ADC_IRQHandler+0x42c>
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d007      	beq.n	80027f4 <HAL_ADC_IRQHandler+0x42c>
    {
      /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->CalibrationCpltCallback(hadc);
#else
      HAL_ADC_CalibrationCpltCallback(hadc);
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f83f 	bl	8002868 <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear end of calibration flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027f2:	601a      	str	r2, [r3, #0]
    }

    /* ========== Check LDO ready flag ========== */
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00f      	beq.n	800281e <HAL_ADC_IRQHandler+0x456>
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d00a      	beq.n	800281e <HAL_ADC_IRQHandler+0x456>
    {
      /* Voltage Regulator (LDO) Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->VoltageRegulatorCallback(hadc);
#else
      HAL_ADC_VoltageRegulatorCallback(hadc);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f837 	bl	800287c <HAL_ADC_VoltageRegulatorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Disable Voltage Regulator (LDO) Ready interrupt source */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800281c:	605a      	str	r2, [r3, #4]
    }
  }
}
 800281e:	bf00      	nop
 8002820:	3720      	adds	r7, #32
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	46021000 	.word	0x46021000

0800282c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_ADC_VoltageRegulatorCallback>:
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_VoltageRegulatorCallback must be implemented in the user file.
   */
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b0bc      	sub	sp, #240	@ 0xf0
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4aa8      	ldr	r2, [pc, #672]	@ (8002b60 <HAL_ADC_ConfigChannel+0x2bc>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d103      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d102      	bne.n	80028da <HAL_ADC_ConfigChannel+0x36>
 80028d4:	2302      	movs	r3, #2
 80028d6:	f000 beb5 	b.w	8003644 <HAL_ADC_ConfigChannel+0xda0>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff f974 	bl	8001bd4 <LL_ADC_REG_IsConversionOngoing>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f040 8695 	bne.w	800361e <HAL_ADC_ConfigChannel+0xd7a>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a99      	ldr	r2, [pc, #612]	@ (8002b60 <HAL_ADC_ConfigChannel+0x2bc>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	f000 83ea 	beq.w	80030d4 <HAL_ADC_ConfigChannel+0x830>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d108      	bne.n	800291e <HAL_ADC_ConfigChannel+0x7a>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0e9b      	lsrs	r3, r3, #26
 8002912:	f003 031f 	and.w	r3, r3, #31
 8002916:	2201      	movs	r2, #1
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	e01d      	b.n	800295a <HAL_ADC_ConfigChannel+0xb6>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002926:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800292a:	fa93 f3a3 	rbit	r3, r3
 800292e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  return result;
 8002932:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002936:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  if (value == 0U)
 800293a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 8002942:	2320      	movs	r3, #32
 8002944:	e004      	b.n	8002950 <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 8002946:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800294a:	fab3 f383 	clz	r3, r3
 800294e:	b2db      	uxtb	r3, r3
 8002950:	f003 031f 	and.w	r3, r3, #31
 8002954:	2201      	movs	r2, #1
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	6812      	ldr	r2, [r2, #0]
 800295e:	69d1      	ldr	r1, [r2, #28]
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6812      	ldr	r2, [r2, #0]
 8002964:	430b      	orrs	r3, r1
 8002966:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6818      	ldr	r0, [r3, #0]
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	6859      	ldr	r1, [r3, #4]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	461a      	mov	r2, r3
 8002976:	f7fe ff29 	bl	80017cc <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff f928 	bl	8001bd4 <LL_ADC_REG_IsConversionOngoing>
 8002984:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff f934 	bl	8001bfa <LL_ADC_INJ_IsConversionOngoing>
 8002992:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002996:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800299a:	2b00      	cmp	r3, #0
 800299c:	f040 81ed 	bne.w	8002d7a <HAL_ADC_ConfigChannel+0x4d6>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f040 81e8 	bne.w	8002d7a <HAL_ADC_ConfigChannel+0x4d6>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	6819      	ldr	r1, [r3, #0]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	461a      	mov	r2, r3
 80029b8:	f7fe ffd4 	bl	8001964 <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	695a      	ldr	r2, [r3, #20]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	089b      	lsrs	r3, r3, #2
 80029c8:	f003 0303 	and.w	r3, r3, #3
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	2b04      	cmp	r3, #4
 80029dc:	d046      	beq.n	8002a6c <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6818      	ldr	r0, [r3, #0]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	6919      	ldr	r1, [r3, #16]
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80029ee:	f7fe fdf9 	bl	80015e4 <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6818      	ldr	r0, [r3, #0]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	6919      	ldr	r1, [r3, #16]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	461a      	mov	r2, r3
 8002a00:	f7fe fe3d 	bl	800167e <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	7e9b      	ldrb	r3, [r3, #26]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d11e      	bne.n	8002a4a <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6818      	ldr	r0, [r3, #0]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d102      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x17e>
 8002a1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a20:	e000      	b.n	8002a24 <HAL_ADC_ConfigChannel+0x180>
 8002a22:	2300      	movs	r3, #0
 8002a24:	461a      	mov	r2, r3
 8002a26:	f7fe fe60 	bl	80016ea <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6818      	ldr	r0, [r3, #0]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d102      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x19c>
 8002a3a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002a3e:	e000      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x19e>
 8002a40:	2300      	movs	r3, #0
 8002a42:	461a      	mov	r2, r3
 8002a44:	f7fe fe36 	bl	80016b4 <LL_ADC_SetOffsetSignedSaturation>
 8002a48:	e197      	b.n	8002d7a <HAL_ADC_ConfigChannel+0x4d6>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6818      	ldr	r0, [r3, #0]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	2200      	movs	r2, #0
 8002a54:	4619      	mov	r1, r3
 8002a56:	f7fe fe48 	bl	80016ea <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6818      	ldr	r0, [r3, #0]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	2200      	movs	r2, #0
 8002a64:	4619      	mov	r1, r3
 8002a66:	f7fe fe25 	bl	80016b4 <LL_ADC_SetOffsetSignedSaturation>
 8002a6a:	e186      	b.n	8002d7a <HAL_ADC_ConfigChannel+0x4d6>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2100      	movs	r1, #0
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7fe fdd7 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10a      	bne.n	8002a98 <HAL_ADC_ConfigChannel+0x1f4>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2100      	movs	r1, #0
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fe fdcc 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	0e9b      	lsrs	r3, r3, #26
 8002a92:	f003 021f 	and.w	r2, r3, #31
 8002a96:	e01e      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x232>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7fe fdc1 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002aae:	fa93 f3a3 	rbit	r3, r3
 8002ab2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8002ab6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002aba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 8002abe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 8002ac6:	2320      	movs	r3, #32
 8002ac8:	e004      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 8002aca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002ace:	fab3 f383 	clz	r3, r3
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d105      	bne.n	8002aee <HAL_ADC_ConfigChannel+0x24a>
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	0e9b      	lsrs	r3, r3, #26
 8002ae8:	f003 031f 	and.w	r3, r3, #31
 8002aec:	e018      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x27c>
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002afa:	fa93 f3a3 	rbit	r3, r3
 8002afe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8002b02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8002b0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d101      	bne.n	8002b16 <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 8002b12:	2320      	movs	r3, #32
 8002b14:	e004      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 8002b16:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b1a:	fab3 f383 	clz	r3, r3
 8002b1e:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d107      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6818      	ldr	r0, [r3, #0]
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	2100      	movs	r1, #0
 8002b30:	f7fe fd58 	bl	80015e4 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2101      	movs	r1, #1
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe fd73 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d10c      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x2c0>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fe fd68 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002b56:	4603      	mov	r3, r0
 8002b58:	0e9b      	lsrs	r3, r3, #26
 8002b5a:	f003 021f 	and.w	r2, r3, #31
 8002b5e:	e020      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x2fe>
 8002b60:	46021000 	.word	0x46021000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2101      	movs	r1, #1
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7fe fd5b 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002b70:	4603      	mov	r3, r0
 8002b72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b7a:	fa93 f3a3 	rbit	r3, r3
 8002b7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002b82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002b8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 8002b92:	2320      	movs	r3, #32
 8002b94:	e004      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 8002b96:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b9a:	fab3 f383 	clz	r3, r3
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d105      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x316>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	0e9b      	lsrs	r3, r3, #26
 8002bb4:	f003 031f 	and.w	r3, r3, #31
 8002bb8:	e018      	b.n	8002bec <HAL_ADC_ConfigChannel+0x348>
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bc6:	fa93 f3a3 	rbit	r3, r3
 8002bca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002bce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002bd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 8002bde:	2320      	movs	r3, #32
 8002be0:	e004      	b.n	8002bec <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 8002be2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d107      	bne.n	8002c00 <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6818      	ldr	r0, [r3, #0]
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	f7fe fcf2 	bl	80015e4 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2102      	movs	r1, #2
 8002c06:	4618      	mov	r0, r3
 8002c08:	f7fe fd0d 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10a      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x388>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2102      	movs	r1, #2
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fe fd02 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002c22:	4603      	mov	r3, r0
 8002c24:	0e9b      	lsrs	r3, r3, #26
 8002c26:	f003 021f 	and.w	r2, r3, #31
 8002c2a:	e01e      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x3c6>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2102      	movs	r1, #2
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7fe fcf7 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c42:	fa93 f3a3 	rbit	r3, r3
 8002c46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002c4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002c52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	e004      	b.n	8002c68 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002c5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c62:	fab3 f383 	clz	r3, r3
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d105      	bne.n	8002c82 <HAL_ADC_ConfigChannel+0x3de>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	0e9b      	lsrs	r3, r3, #26
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	e018      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x410>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c8e:	fa93 f3a3 	rbit	r3, r3
 8002c92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002c96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002c9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_ADC_ConfigChannel+0x406>
    return 32U;
 8002ca6:	2320      	movs	r3, #32
 8002ca8:	e004      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x410>
  return __builtin_clz(value);
 8002caa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cae:	fab3 f383 	clz	r3, r3
 8002cb2:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d107      	bne.n	8002cc8 <HAL_ADC_ConfigChannel+0x424>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6818      	ldr	r0, [r3, #0]
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	2102      	movs	r1, #2
 8002cc4:	f7fe fc8e 	bl	80015e4 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2103      	movs	r1, #3
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fe fca9 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10a      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x450>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2103      	movs	r1, #3
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fe fc9e 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002cea:	4603      	mov	r3, r0
 8002cec:	0e9b      	lsrs	r3, r3, #26
 8002cee:	f003 021f 	and.w	r2, r3, #31
 8002cf2:	e01a      	b.n	8002d2a <HAL_ADC_ConfigChannel+0x486>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2103      	movs	r1, #3
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fe fc93 	bl	8001626 <LL_ADC_GetOffsetChannel>
 8002d00:	4603      	mov	r3, r0
 8002d02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d06:	fa93 f3a3 	rbit	r3, r3
 8002d0a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002d0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002d12:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x47a>
    return 32U;
 8002d1a:	2320      	movs	r3, #32
 8002d1c:	e004      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 8002d1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d22:	fab3 f383 	clz	r3, r3
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d105      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x49e>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	0e9b      	lsrs	r3, r3, #26
 8002d3c:	f003 031f 	and.w	r3, r3, #31
 8002d40:	e011      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x4c2>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d4a:	fa93 f3a3 	rbit	r3, r3
 8002d4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d52:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002d54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x4ba>
    return 32U;
 8002d5a:	2320      	movs	r3, #32
 8002d5c:	e003      	b.n	8002d66 <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 8002d5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d60:	fab3 f383 	clz	r3, r3
 8002d64:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d107      	bne.n	8002d7a <HAL_ADC_ConfigChannel+0x4d6>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6818      	ldr	r0, [r3, #0]
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	2300      	movs	r3, #0
 8002d74:	2103      	movs	r1, #3
 8002d76:	f7fe fc35 	bl	80015e4 <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fe feee 	bl	8001b60 <LL_ADC_IsEnabled>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f040 8456 	bne.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6818      	ldr	r0, [r3, #0]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	6819      	ldr	r1, [r3, #0]
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	461a      	mov	r2, r3
 8002d9a:	f7fe fe47 	bl	8001a2c <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002da6:	f040 80d6 	bne.w	8002f56 <HAL_ADC_ConfigChannel+0x6b2>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10b      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x52a>
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	0e9b      	lsrs	r3, r3, #26
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	f003 031f 	and.w	r3, r3, #31
 8002dc2:	2b09      	cmp	r3, #9
 8002dc4:	bf94      	ite	ls
 8002dc6:	2301      	movls	r3, #1
 8002dc8:	2300      	movhi	r3, #0
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	e019      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x55e>
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dd6:	fa93 f3a3 	rbit	r3, r3
 8002dda:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002ddc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dde:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002de0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_ConfigChannel+0x546>
    return 32U;
 8002de6:	2320      	movs	r3, #32
 8002de8:	e003      	b.n	8002df2 <HAL_ADC_ConfigChannel+0x54e>
  return __builtin_clz(value);
 8002dea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dec:	fab3 f383 	clz	r3, r3
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	3301      	adds	r3, #1
 8002df4:	f003 031f 	and.w	r3, r3, #31
 8002df8:	2b09      	cmp	r3, #9
 8002dfa:	bf94      	ite	ls
 8002dfc:	2301      	movls	r3, #1
 8002dfe:	2300      	movhi	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d04d      	beq.n	8002ea2 <HAL_ADC_ConfigChannel+0x5fe>
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d107      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x57e>
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	0e9b      	lsrs	r3, r3, #26
 8002e18:	3301      	adds	r3, #1
 8002e1a:	069b      	lsls	r3, r3, #26
 8002e1c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e20:	e015      	b.n	8002e4e <HAL_ADC_ConfigChannel+0x5aa>
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e2a:	fa93 f3a3 	rbit	r3, r3
 8002e2e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002e30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e32:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002e34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d101      	bne.n	8002e3e <HAL_ADC_ConfigChannel+0x59a>
    return 32U;
 8002e3a:	2320      	movs	r3, #32
 8002e3c:	e003      	b.n	8002e46 <HAL_ADC_ConfigChannel+0x5a2>
  return __builtin_clz(value);
 8002e3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e40:	fab3 f383 	clz	r3, r3
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	3301      	adds	r3, #1
 8002e48:	069b      	lsls	r3, r3, #26
 8002e4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d109      	bne.n	8002e6e <HAL_ADC_ConfigChannel+0x5ca>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	0e9b      	lsrs	r3, r3, #26
 8002e60:	3301      	adds	r3, #1
 8002e62:	f003 031f 	and.w	r3, r3, #31
 8002e66:	2101      	movs	r1, #1
 8002e68:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6c:	e017      	b.n	8002e9e <HAL_ADC_ConfigChannel+0x5fa>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e76:	fa93 f3a3 	rbit	r3, r3
 8002e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002e7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e7e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002e80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_ADC_ConfigChannel+0x5e6>
    return 32U;
 8002e86:	2320      	movs	r3, #32
 8002e88:	e003      	b.n	8002e92 <HAL_ADC_ConfigChannel+0x5ee>
  return __builtin_clz(value);
 8002e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e8c:	fab3 f383 	clz	r3, r3
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	3301      	adds	r3, #1
 8002e94:	f003 031f 	and.w	r3, r3, #31
 8002e98:	2101      	movs	r1, #1
 8002e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	e04e      	b.n	8002f40 <HAL_ADC_ConfigChannel+0x69c>
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d107      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x61a>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	0e9b      	lsrs	r3, r3, #26
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	069b      	lsls	r3, r3, #26
 8002eb8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ebc:	e015      	b.n	8002eea <HAL_ADC_ConfigChannel+0x646>
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ec6:	fa93 f3a3 	rbit	r3, r3
 8002eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ece:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002ed0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x636>
    return 32U;
 8002ed6:	2320      	movs	r3, #32
 8002ed8:	e003      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x63e>
  return __builtin_clz(value);
 8002eda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002edc:	fab3 f383 	clz	r3, r3
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	069b      	lsls	r3, r3, #26
 8002ee6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d109      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x666>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	0e9b      	lsrs	r3, r3, #26
 8002efc:	3301      	adds	r3, #1
 8002efe:	f003 031f 	and.w	r3, r3, #31
 8002f02:	2101      	movs	r1, #1
 8002f04:	fa01 f303 	lsl.w	r3, r1, r3
 8002f08:	e017      	b.n	8002f3a <HAL_ADC_ConfigChannel+0x696>
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f12:	fa93 f3a3 	rbit	r3, r3
 8002f16:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x682>
    return 32U;
 8002f22:	2320      	movs	r3, #32
 8002f24:	e003      	b.n	8002f2e <HAL_ADC_ConfigChannel+0x68a>
  return __builtin_clz(value);
 8002f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f28:	fab3 f383 	clz	r3, r3
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	3301      	adds	r3, #1
 8002f30:	f003 031f 	and.w	r3, r3, #31
 8002f34:	2101      	movs	r1, #1
 8002f36:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f40:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6818      	ldr	r0, [r3, #0]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002f52:	f7fe fd07 	bl	8001964 <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f280 836c 	bge.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a97      	ldr	r2, [pc, #604]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d101      	bne.n	8002f6e <HAL_ADC_ConfigChannel+0x6ca>
 8002f6a:	4b97      	ldr	r3, [pc, #604]	@ (80031c8 <HAL_ADC_ConfigChannel+0x924>)
 8002f6c:	e000      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x6cc>
 8002f6e:	4b97      	ldr	r3, [pc, #604]	@ (80031cc <HAL_ADC_ConfigChannel+0x928>)
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fe fb09 	bl	8001588 <LL_ADC_GetCommonPathInternalCh>
 8002f76:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a91      	ldr	r2, [pc, #580]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d109      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x6f4>
 8002f84:	488f      	ldr	r0, [pc, #572]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 8002f86:	f7fe fdeb 	bl	8001b60 <LL_ADC_IsEnabled>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	bf0c      	ite	eq
 8002f90:	2301      	moveq	r3, #1
 8002f92:	2300      	movne	r3, #0
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	e008      	b.n	8002faa <HAL_ADC_ConfigChannel+0x706>
 8002f98:	488d      	ldr	r0, [pc, #564]	@ (80031d0 <HAL_ADC_ConfigChannel+0x92c>)
 8002f9a:	f7fe fde1 	bl	8001b60 <LL_ADC_IsEnabled>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	bf0c      	ite	eq
 8002fa4:	2301      	moveq	r3, #1
 8002fa6:	2300      	movne	r3, #0
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 8088 	beq.w	80030c0 <HAL_ADC_ConfigChannel+0x81c>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a87      	ldr	r2, [pc, #540]	@ (80031d4 <HAL_ADC_ConfigChannel+0x930>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d132      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x77c>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002fbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d12c      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x77c>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a7e      	ldr	r2, [pc, #504]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d005      	beq.n	8002fdc <HAL_ADC_ConfigChannel+0x738>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a7e      	ldr	r2, [pc, #504]	@ (80031d0 <HAL_ADC_ConfigChannel+0x92c>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	f040 832b 	bne.w	8003632 <HAL_ADC_ConfigChannel+0xd8e>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a78      	ldr	r2, [pc, #480]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d101      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x746>
 8002fe6:	4a78      	ldr	r2, [pc, #480]	@ (80031c8 <HAL_ADC_ConfigChannel+0x924>)
 8002fe8:	e000      	b.n	8002fec <HAL_ADC_ConfigChannel+0x748>
 8002fea:	4a78      	ldr	r2, [pc, #480]	@ (80031cc <HAL_ADC_ConfigChannel+0x928>)
 8002fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ff0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4610      	mov	r0, r2
 8002ff8:	f7fe fab3 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ffc:	4b76      	ldr	r3, [pc, #472]	@ (80031d8 <HAL_ADC_ConfigChannel+0x934>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	099b      	lsrs	r3, r3, #6
 8003002:	4a76      	ldr	r2, [pc, #472]	@ (80031dc <HAL_ADC_ConfigChannel+0x938>)
 8003004:	fba2 2303 	umull	r2, r3, r2, r3
 8003008:	099b      	lsrs	r3, r3, #6
 800300a:	3301      	adds	r3, #1
 800300c:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 800300e:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8003010:	e002      	b.n	8003018 <HAL_ADC_ConfigChannel+0x774>
                {
                  wait_loop_index--;
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	3b01      	subs	r3, #1
 8003016:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f9      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x76e>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800301e:	e308      	b.n	8003632 <HAL_ADC_ConfigChannel+0xd8e>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a6e      	ldr	r2, [pc, #440]	@ (80031e0 <HAL_ADC_ConfigChannel+0x93c>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d121      	bne.n	800306e <HAL_ADC_ConfigChannel+0x7ca>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800302a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800302e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8003032:	2b00      	cmp	r3, #0
 8003034:	d11b      	bne.n	800306e <HAL_ADC_ConfigChannel+0x7ca>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a62      	ldr	r2, [pc, #392]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d005      	beq.n	800304c <HAL_ADC_ConfigChannel+0x7a8>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a62      	ldr	r2, [pc, #392]	@ (80031d0 <HAL_ADC_ConfigChannel+0x92c>)
 8003046:	4293      	cmp	r3, r2
 8003048:	f040 82f5 	bne.w	8003636 <HAL_ADC_ConfigChannel+0xd92>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a5c      	ldr	r2, [pc, #368]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d101      	bne.n	800305a <HAL_ADC_ConfigChannel+0x7b6>
 8003056:	4a5c      	ldr	r2, [pc, #368]	@ (80031c8 <HAL_ADC_ConfigChannel+0x924>)
 8003058:	e000      	b.n	800305c <HAL_ADC_ConfigChannel+0x7b8>
 800305a:	4a5c      	ldr	r2, [pc, #368]	@ (80031cc <HAL_ADC_ConfigChannel+0x928>)
 800305c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003060:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003064:	4619      	mov	r1, r3
 8003066:	4610      	mov	r0, r2
 8003068:	f7fe fa7b 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800306c:	e2e3      	b.n	8003636 <HAL_ADC_ConfigChannel+0xd92>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a5c      	ldr	r2, [pc, #368]	@ (80031e4 <HAL_ADC_ConfigChannel+0x940>)
 8003074:	4293      	cmp	r3, r2
 8003076:	f040 82df 	bne.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800307a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800307e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003082:	2b00      	cmp	r3, #0
 8003084:	f040 82d8 	bne.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a4d      	ldr	r2, [pc, #308]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d005      	beq.n	800309e <HAL_ADC_ConfigChannel+0x7fa>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a4e      	ldr	r2, [pc, #312]	@ (80031d0 <HAL_ADC_ConfigChannel+0x92c>)
 8003098:	4293      	cmp	r3, r2
 800309a:	f040 82cd 	bne.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a48      	ldr	r2, [pc, #288]	@ (80031c4 <HAL_ADC_ConfigChannel+0x920>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d101      	bne.n	80030ac <HAL_ADC_ConfigChannel+0x808>
 80030a8:	4a47      	ldr	r2, [pc, #284]	@ (80031c8 <HAL_ADC_ConfigChannel+0x924>)
 80030aa:	e000      	b.n	80030ae <HAL_ADC_ConfigChannel+0x80a>
 80030ac:	4a47      	ldr	r2, [pc, #284]	@ (80031cc <HAL_ADC_ConfigChannel+0x928>)
 80030ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030b6:	4619      	mov	r1, r3
 80030b8:	4610      	mov	r0, r2
 80030ba:	f7fe fa52 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
 80030be:	e2bb      	b.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030c4:	f043 0220 	orr.w	r2, r3, #32
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 80030d2:	e2b1      	b.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

      /* Remap internal channels on STM32U5-2M revA */
#if defined (STM32U575xx) || defined (STM32U585xx)
      if (HAL_GetREVID() == REV_ID_A)
 80030dc:	f7fe fa20 	bl	8001520 <HAL_GetREVID>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030e6:	d130      	bne.n	800314a <HAL_ADC_ConfigChannel+0x8a6>
      {
        if (pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a3e      	ldr	r2, [pc, #248]	@ (80031e8 <HAL_ADC_ConfigChannel+0x944>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d103      	bne.n	80030fa <HAL_ADC_ConfigChannel+0x856>
        {
          tmp_channel = (LL_ADC_CHANNEL_22 | ADC_CHANNEL_ID_INTERNAL_CH);
 80030f2:	4b3e      	ldr	r3, [pc, #248]	@ (80031ec <HAL_ADC_ConfigChannel+0x948>)
 80030f4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030f8:	e027      	b.n	800314a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC4_CHANNEL_VBAT)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a3c      	ldr	r2, [pc, #240]	@ (80031f0 <HAL_ADC_ConfigChannel+0x94c>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d103      	bne.n	800310c <HAL_ADC_ConfigChannel+0x868>
        {
          tmp_channel = (LL_ADC_CHANNEL_23 | ADC_CHANNEL_ID_INTERNAL_CH);
 8003104:	4b3b      	ldr	r3, [pc, #236]	@ (80031f4 <HAL_ADC_ConfigChannel+0x950>)
 8003106:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800310a:	e01e      	b.n	800314a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a39      	ldr	r2, [pc, #228]	@ (80031f8 <HAL_ADC_ConfigChannel+0x954>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d103      	bne.n	800311e <HAL_ADC_ConfigChannel+0x87a>
        {
          tmp_channel = (LL_ADC_CHANNEL_VREFINT | LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE);
 8003116:	4b39      	ldr	r3, [pc, #228]	@ (80031fc <HAL_ADC_ConfigChannel+0x958>)
 8003118:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800311c:	e015      	b.n	800314a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH1_ADC4)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a37      	ldr	r2, [pc, #220]	@ (8003200 <HAL_ADC_ConfigChannel+0x95c>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d103      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x88c>
        {
          tmp_channel = (LL_ADC_CHANNEL_20 | ADC_CHANNEL_ID_INTERNAL_CH);
 8003128:	4b36      	ldr	r3, [pc, #216]	@ (8003204 <HAL_ADC_ConfigChannel+0x960>)
 800312a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800312e:	e00c      	b.n	800314a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a34      	ldr	r2, [pc, #208]	@ (8003208 <HAL_ADC_ConfigChannel+0x964>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d103      	bne.n	8003142 <HAL_ADC_ConfigChannel+0x89e>
        {
          tmp_channel = (LL_ADC_CHANNEL_21 | ADC_CHANNEL_ID_INTERNAL_CH);
 800313a:	4b31      	ldr	r3, [pc, #196]	@ (8003200 <HAL_ADC_ConfigChannel+0x95c>)
 800313c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003140:	e003      	b.n	800314a <HAL_ADC_ConfigChannel+0x8a6>
        }
        else
        {
          tmp_channel = pConfig->Channel;
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b02      	cmp	r3, #2
 8003150:	f000 81a2 	beq.w	8003498 <HAL_ADC_ConfigChannel+0xbf4>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	691b      	ldr	r3, [r3, #16]
 8003158:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800315c:	d004      	beq.n	8003168 <HAL_ADC_ConfigChannel+0x8c4>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003162:	4a2a      	ldr	r2, [pc, #168]	@ (800320c <HAL_ADC_ConfigChannel+0x968>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d107      	bne.n	8003178 <HAL_ADC_ConfigChannel+0x8d4>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8003170:	4618      	mov	r0, r3
 8003172:	f7fe fb8b 	bl	800188c <LL_ADC_REG_SetSequencerChAdd>
 8003176:	e0c1      	b.n	80032fc <HAL_ADC_ConfigChannel+0xa58>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f003 031f 	and.w	r3, r3, #31
 8003186:	210f      	movs	r1, #15
 8003188:	fa01 f303 	lsl.w	r3, r1, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	401a      	ands	r2, r3
 8003190:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8003194:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d105      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x904>
 800319c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80031a0:	0e9b      	lsrs	r3, r3, #26
 80031a2:	f003 031f 	and.w	r3, r3, #31
 80031a6:	e037      	b.n	8003218 <HAL_ADC_ConfigChannel+0x974>
 80031a8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80031ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031b0:	fa93 f3a3 	rbit	r3, r3
 80031b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80031ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d127      	bne.n	8003210 <HAL_ADC_ConfigChannel+0x96c>
    return 32U;
 80031c0:	2320      	movs	r3, #32
 80031c2:	e029      	b.n	8003218 <HAL_ADC_ConfigChannel+0x974>
 80031c4:	42028000 	.word	0x42028000
 80031c8:	42028308 	.word	0x42028308
 80031cc:	46021308 	.word	0x46021308
 80031d0:	46021000 	.word	0x46021000
 80031d4:	ce080000 	.word	0xce080000
 80031d8:	20000000 	.word	0x20000000
 80031dc:	053e2d63 	.word	0x053e2d63
 80031e0:	ca040000 	.word	0xca040000
 80031e4:	80000001 	.word	0x80000001
 80031e8:	b6002000 	.word	0xb6002000
 80031ec:	da400000 	.word	0xda400000
 80031f0:	ba004000 	.word	0xba004000
 80031f4:	de800000 	.word	0xde800000
 80031f8:	b2001000 	.word	0xb2001000
 80031fc:	81000001 	.word	0x81000001
 8003200:	d6200000 	.word	0xd6200000
 8003204:	d2100000 	.word	0xd2100000
 8003208:	d7200000 	.word	0xd7200000
 800320c:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 8003210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003212:	fab3 f383 	clz	r3, r3
 8003216:	b2db      	uxtb	r3, r3
 8003218:	6839      	ldr	r1, [r7, #0]
 800321a:	6849      	ldr	r1, [r1, #4]
 800321c:	f001 011f 	and.w	r1, r1, #31
 8003220:	408b      	lsls	r3, r1
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	089b      	lsrs	r3, r3, #2
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003236:	429a      	cmp	r2, r3
 8003238:	d860      	bhi.n	80032fc <HAL_ADC_ConfigChannel+0xa58>
          {
#if !defined (ADC2)
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 800323a:	f7fe f971 	bl	8001520 <HAL_GetREVID>
 800323e:	4603      	mov	r3, r0
 8003240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003244:	d851      	bhi.n	80032ea <HAL_ADC_ConfigChannel+0xa46>
            {
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 8003246:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800324a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10a      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x9c4>
 8003252:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8003256:	0e9b      	lsrs	r3, r3, #26
 8003258:	f003 031f 	and.w	r3, r3, #31
 800325c:	2b13      	cmp	r3, #19
 800325e:	bf8c      	ite	hi
 8003260:	2301      	movhi	r3, #1
 8003262:	2300      	movls	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	e016      	b.n	8003296 <HAL_ADC_ConfigChannel+0x9f2>
 8003268:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800326c:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	fa93 f3a3 	rbit	r3, r3
 8003274:	61bb      	str	r3, [r7, #24]
  return result;
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800327a:	6a3b      	ldr	r3, [r7, #32]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x9e0>
    return 32U;
 8003280:	2320      	movs	r3, #32
 8003282:	e003      	b.n	800328c <HAL_ADC_ConfigChannel+0x9e8>
  return __builtin_clz(value);
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	fab3 f383 	clz	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b13      	cmp	r3, #19
 800328e:	bf8c      	ite	hi
 8003290:	2301      	movhi	r3, #1
 8003292:	2300      	movls	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d027      	beq.n	80032ea <HAL_ADC_ConfigChannel+0xa46>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 800329a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800329e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d109      	bne.n	80032ba <HAL_ADC_ConfigChannel+0xa16>
 80032a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80032aa:	0e9b      	lsrs	r3, r3, #26
 80032ac:	f003 031f 	and.w	r3, r3, #31
 80032b0:	3b09      	subs	r3, #9
 80032b2:	2201      	movs	r2, #1
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	e015      	b.n	80032e6 <HAL_ADC_ConfigChannel+0xa42>
 80032ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80032be:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	fa93 f3a3 	rbit	r3, r3
 80032c6:	60fb      	str	r3, [r7, #12]
  return result;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0xa32>
    return 32U;
 80032d2:	2320      	movs	r3, #32
 80032d4:	e003      	b.n	80032de <HAL_ADC_ConfigChannel+0xa3a>
  return __builtin_clz(value);
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	fab3 f383 	clz	r3, r3
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	3b09      	subs	r3, #9
 80032e0:	2201      	movs	r2, #1
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6818      	ldr	r0, [r3, #0]
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80032f6:	4619      	mov	r1, r3
 80032f8:	f7fe fa68 	bl	80017cc <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6818      	ldr	r0, [r3, #0]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	461a      	mov	r2, r3
 8003306:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800330a:	f7fe fb2b 	bl	8001964 <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	f280 8190 	bge.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a97      	ldr	r2, [pc, #604]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d101      	bne.n	8003326 <HAL_ADC_ConfigChannel+0xa82>
 8003322:	4b97      	ldr	r3, [pc, #604]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 8003324:	e000      	b.n	8003328 <HAL_ADC_ConfigChannel+0xa84>
 8003326:	4b97      	ldr	r3, [pc, #604]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 8003328:	4618      	mov	r0, r3
 800332a:	f7fe f92d 	bl	8001588 <LL_ADC_GetCommonPathInternalCh>
 800332e:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a94      	ldr	r2, [pc, #592]	@ (8003588 <HAL_ADC_ConfigChannel+0xce4>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d126      	bne.n	800338a <HAL_ADC_ConfigChannel+0xae6>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800333c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003340:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d120      	bne.n	800338a <HAL_ADC_ConfigChannel+0xae6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a8b      	ldr	r2, [pc, #556]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d101      	bne.n	8003356 <HAL_ADC_ConfigChannel+0xab2>
 8003352:	4a8b      	ldr	r2, [pc, #556]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 8003354:	e000      	b.n	8003358 <HAL_ADC_ConfigChannel+0xab4>
 8003356:	4a8b      	ldr	r2, [pc, #556]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 8003358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800335c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003360:	4619      	mov	r1, r3
 8003362:	4610      	mov	r0, r2
 8003364:	f7fe f8fd 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003368:	4b88      	ldr	r3, [pc, #544]	@ (800358c <HAL_ADC_ConfigChannel+0xce8>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	099b      	lsrs	r3, r3, #6
 800336e:	4a88      	ldr	r2, [pc, #544]	@ (8003590 <HAL_ADC_ConfigChannel+0xcec>)
 8003370:	fba2 2303 	umull	r2, r3, r2, r3
 8003374:	099b      	lsrs	r3, r3, #6
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 800337a:	e002      	b.n	8003382 <HAL_ADC_ConfigChannel+0xade>
            {
              wait_loop_index--;
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	3b01      	subs	r3, #1
 8003380:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1f9      	bne.n	800337c <HAL_ADC_ConfigChannel+0xad8>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8003388:	e067      	b.n	800345a <HAL_ADC_ConfigChannel+0xbb6>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a81      	ldr	r2, [pc, #516]	@ (8003594 <HAL_ADC_ConfigChannel+0xcf0>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d116      	bne.n	80033c2 <HAL_ADC_ConfigChannel+0xb1e>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003394:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003398:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 800339c:	2b00      	cmp	r3, #0
 800339e:	d110      	bne.n	80033c2 <HAL_ADC_ConfigChannel+0xb1e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a75      	ldr	r2, [pc, #468]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d101      	bne.n	80033ae <HAL_ADC_ConfigChannel+0xb0a>
 80033aa:	4a75      	ldr	r2, [pc, #468]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 80033ac:	e000      	b.n	80033b0 <HAL_ADC_ConfigChannel+0xb0c>
 80033ae:	4a75      	ldr	r2, [pc, #468]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 80033b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033b8:	4619      	mov	r1, r3
 80033ba:	4610      	mov	r0, r2
 80033bc:	f7fe f8d1 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
 80033c0:	e04b      	b.n	800345a <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a74      	ldr	r2, [pc, #464]	@ (8003598 <HAL_ADC_ConfigChannel+0xcf4>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d116      	bne.n	80033fa <HAL_ADC_ConfigChannel+0xb56>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d110      	bne.n	80033fa <HAL_ADC_ConfigChannel+0xb56>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a67      	ldr	r2, [pc, #412]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d101      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0xb42>
 80033e2:	4a67      	ldr	r2, [pc, #412]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 80033e4:	e000      	b.n	80033e8 <HAL_ADC_ConfigChannel+0xb44>
 80033e6:	4a67      	ldr	r2, [pc, #412]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 80033e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033f0:	4619      	mov	r1, r3
 80033f2:	4610      	mov	r0, r2
 80033f4:	f7fe f8b5 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
 80033f8:	e02f      	b.n	800345a <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a67      	ldr	r2, [pc, #412]	@ (800359c <HAL_ADC_ConfigChannel+0xcf8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d12a      	bne.n	800345a <HAL_ADC_ConfigChannel+0xbb6>
                   && ((tmp_config_internal_channel  & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003408:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d124      	bne.n	800345a <HAL_ADC_ConfigChannel+0xbb6>
          {
#if !defined (ADC2)
            if (ADC_VCORE_INSTANCE(hadc))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a62      	ldr	r2, [pc, #392]	@ (80035a0 <HAL_ADC_ConfigChannel+0xcfc>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d11f      	bne.n	800345a <HAL_ADC_ConfigChannel+0xbb6>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a57      	ldr	r2, [pc, #348]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d101      	bne.n	8003428 <HAL_ADC_ConfigChannel+0xb84>
 8003424:	4a56      	ldr	r2, [pc, #344]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 8003426:	e000      	b.n	800342a <HAL_ADC_ConfigChannel+0xb86>
 8003428:	4a56      	ldr	r2, [pc, #344]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 800342a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800342e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003432:	4619      	mov	r1, r3
 8003434:	4610      	mov	r0, r2
 8003436:	f7fe f894 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
                                             LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
              if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 800343a:	f7fe f871 	bl	8001520 <HAL_GetREVID>
 800343e:	4603      	mov	r3, r0
 8003440:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003444:	d809      	bhi.n	800345a <HAL_ADC_ConfigChannel+0xbb6>
              {
                SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 800345a:	f7fe f861 	bl	8001520 <HAL_GetREVID>
 800345e:	4603      	mov	r3, r0
 8003460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003464:	f040 80e8 	bne.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a4d      	ldr	r2, [pc, #308]	@ (80035a4 <HAL_ADC_ConfigChannel+0xd00>)
 800346e:	4293      	cmp	r3, r2
 8003470:	f040 80e2 	bne.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003478:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800347c:	2b00      	cmp	r3, #0
 800347e:	f040 80db 	bne.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f042 0201 	orr.w	r2, r2, #1
 8003492:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8003496:	e0cf      	b.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80034a0:	d004      	beq.n	80034ac <HAL_ADC_ConfigChannel+0xc08>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80034a6:	4a40      	ldr	r2, [pc, #256]	@ (80035a8 <HAL_ADC_ConfigChannel+0xd04>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d106      	bne.n	80034ba <HAL_ADC_ConfigChannel+0xc16>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7fe fa1c 	bl	80018f2 <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f280 80ba 	bge.w	8003638 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a2c      	ldr	r2, [pc, #176]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d101      	bne.n	80034d2 <HAL_ADC_ConfigChannel+0xc2e>
 80034ce:	4b2c      	ldr	r3, [pc, #176]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 80034d0:	e000      	b.n	80034d4 <HAL_ADC_ConfigChannel+0xc30>
 80034d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7fe f857 	bl	8001588 <LL_ADC_GetCommonPathInternalCh>
 80034da:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a32      	ldr	r2, [pc, #200]	@ (80035ac <HAL_ADC_ConfigChannel+0xd08>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d110      	bne.n	800350a <HAL_ADC_ConfigChannel+0xc66>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a23      	ldr	r2, [pc, #140]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d101      	bne.n	80034f6 <HAL_ADC_ConfigChannel+0xc52>
 80034f2:	4a23      	ldr	r2, [pc, #140]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 80034f4:	e000      	b.n	80034f8 <HAL_ADC_ConfigChannel+0xc54>
 80034f6:	4a23      	ldr	r2, [pc, #140]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 80034f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034fc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003500:	4619      	mov	r1, r3
 8003502:	4610      	mov	r0, r2
 8003504:	f7fe f82d 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
 8003508:	e06d      	b.n	80035e6 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a28      	ldr	r2, [pc, #160]	@ (80035b0 <HAL_ADC_ConfigChannel+0xd0c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d110      	bne.n	8003536 <HAL_ADC_ConfigChannel+0xc92>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a18      	ldr	r2, [pc, #96]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d101      	bne.n	8003522 <HAL_ADC_ConfigChannel+0xc7e>
 800351e:	4a18      	ldr	r2, [pc, #96]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 8003520:	e000      	b.n	8003524 <HAL_ADC_ConfigChannel+0xc80>
 8003522:	4a18      	ldr	r2, [pc, #96]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 8003524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003528:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800352c:	4619      	mov	r1, r3
 800352e:	4610      	mov	r0, r2
 8003530:	f7fe f817 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
 8003534:	e057      	b.n	80035e6 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a17      	ldr	r2, [pc, #92]	@ (8003598 <HAL_ADC_ConfigChannel+0xcf4>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d110      	bne.n	8003562 <HAL_ADC_ConfigChannel+0xcbe>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a0d      	ldr	r2, [pc, #52]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d101      	bne.n	800354e <HAL_ADC_ConfigChannel+0xcaa>
 800354a:	4a0d      	ldr	r2, [pc, #52]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 800354c:	e000      	b.n	8003550 <HAL_ADC_ConfigChannel+0xcac>
 800354e:	4a0d      	ldr	r2, [pc, #52]	@ (8003584 <HAL_ADC_ConfigChannel+0xce0>)
 8003550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003554:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003558:	4619      	mov	r1, r3
 800355a:	4610      	mov	r0, r2
 800355c:	f7fe f801 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
 8003560:	e041      	b.n	80035e6 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a0d      	ldr	r2, [pc, #52]	@ (800359c <HAL_ADC_ConfigChannel+0xcf8>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d13c      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0xd42>
          {
#if !defined (ADC2)
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a02      	ldr	r2, [pc, #8]	@ (800357c <HAL_ADC_ConfigChannel+0xcd8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d11e      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0xd10>
 8003576:	4a02      	ldr	r2, [pc, #8]	@ (8003580 <HAL_ADC_ConfigChannel+0xcdc>)
 8003578:	e01d      	b.n	80035b6 <HAL_ADC_ConfigChannel+0xd12>
 800357a:	bf00      	nop
 800357c:	42028000 	.word	0x42028000
 8003580:	42028308 	.word	0x42028308
 8003584:	46021308 	.word	0x46021308
 8003588:	b6002000 	.word	0xb6002000
 800358c:	20000000 	.word	0x20000000
 8003590:	053e2d63 	.word	0x053e2d63
 8003594:	ba004000 	.word	0xba004000
 8003598:	80000001 	.word	0x80000001
 800359c:	b2001000 	.word	0xb2001000
 80035a0:	46021000 	.word	0x46021000
 80035a4:	d7200000 	.word	0xd7200000
 80035a8:	80000010 	.word	0x80000010
 80035ac:	ce080000 	.word	0xce080000
 80035b0:	ca040000 	.word	0xca040000
 80035b4:	4a25      	ldr	r2, [pc, #148]	@ (800364c <HAL_ADC_ConfigChannel+0xda8>)
 80035b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ba:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80035be:	4619      	mov	r1, r3
 80035c0:	4610      	mov	r0, r2
 80035c2:	f7fd ffce 	bl	8001562 <LL_ADC_SetCommonPathInternalCh>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 80035c6:	f7fd ffab 	bl	8001520 <HAL_GetREVID>
 80035ca:	4603      	mov	r3, r0
 80035cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035d0:	d809      	bhi.n	80035e6 <HAL_ADC_ConfigChannel+0xd42>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f042 0201 	orr.w	r2, r2, #1
 80035e2:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 2M silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 80035e6:	f7fd ff9b 	bl	8001520 <HAL_GetREVID>
 80035ea:	4603      	mov	r3, r0
 80035ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035f0:	d122      	bne.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a16      	ldr	r2, [pc, #88]	@ (8003650 <HAL_ADC_ConfigChannel+0xdac>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d11d      	bne.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80035fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003600:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d117      	bne.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f042 0201 	orr.w	r2, r2, #1
 8003618:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 800361c:	e00c      	b.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003622:	f043 0220 	orr.w	r2, r3, #32
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8003630:	e002      	b.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003632:	bf00      	nop
 8003634:	e000      	b.n	8003638 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003636:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8003640:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 8003644:	4618      	mov	r0, r3
 8003646:	37f0      	adds	r7, #240	@ 0xf0
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	46021308 	.word	0x46021308
 8003650:	d7200000 	.word	0xd7200000

08003654 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	f7fe fa7d 	bl	8001b60 <LL_ADC_IsEnabled>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d15a      	bne.n	8003722 <ADC_Enable+0xce>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	4b2e      	ldr	r3, [pc, #184]	@ (800372c <ADC_Enable+0xd8>)
 8003674:	4013      	ands	r3, r2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00d      	beq.n	8003696 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800367e:	f043 0210 	orr.w	r2, r3, #16
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800368a:	f043 0201 	orr.w	r2, r3, #1
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e046      	b.n	8003724 <ADC_Enable+0xd0>
    }

    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2201      	movs	r2, #1
 800369c:	601a      	str	r2, [r3, #0]

    LL_ADC_Enable(hadc->Instance);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7fe fa34 	bl	8001b10 <LL_ADC_Enable>

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d004      	beq.n	80036ba <ADC_Enable+0x66>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a1e      	ldr	r2, [pc, #120]	@ (8003730 <ADC_Enable+0xdc>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d033      	beq.n	8003722 <ADC_Enable+0xce>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80036ba:	f7fd ff25 	bl	8001508 <HAL_GetTick>
 80036be:	60f8      	str	r0, [r7, #12]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
         )
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036c0:	e028      	b.n	8003714 <ADC_Enable+0xc0>
              The workaround is to continue setting ADEN until ADRDY is becomes 1.
              Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
              4 ADC clock cycle duration */
          /* Note: Test of ADC enabled required due to hardware constraint to     */
          /*       not enable ADC if already enabled.                             */
          if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7fe fa4a 	bl	8001b60 <LL_ADC_IsEnabled>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d104      	bne.n	80036dc <ADC_Enable+0x88>
          {
            LL_ADC_Enable(hadc->Instance);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fe fa1a 	bl	8001b10 <LL_ADC_Enable>
          }

          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80036dc:	f7fd ff14 	bl	8001508 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d914      	bls.n	8003714 <ADC_Enable+0xc0>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d00d      	beq.n	8003714 <ADC_Enable+0xc0>
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036fc:	f043 0210 	orr.w	r2, r3, #16
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003708:	f043 0201 	orr.w	r2, r3, #1
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	67da      	str	r2, [r3, #124]	@ 0x7c

              return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e007      	b.n	8003724 <ADC_Enable+0xd0>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b01      	cmp	r3, #1
 8003720:	d1cf      	bne.n	80036c2 <ADC_Enable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	8000003f 	.word	0x8000003f
 8003730:	46021000 	.word	0x46021000

08003734 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f7fe fa20 	bl	8001b86 <LL_ADC_IsDisableOngoing>
 8003746:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4618      	mov	r0, r3
 800374e:	f7fe fa07 	bl	8001b60 <LL_ADC_IsEnabled>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d047      	beq.n	80037e8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d144      	bne.n	80037e8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 030d 	and.w	r3, r3, #13
 8003768:	2b01      	cmp	r3, #1
 800376a:	d10c      	bne.n	8003786 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4618      	mov	r0, r3
 8003772:	f7fe f9e1 	bl	8001b38 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2203      	movs	r2, #3
 800377c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800377e:	f7fd fec3 	bl	8001508 <HAL_GetTick>
 8003782:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003784:	e029      	b.n	80037da <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800378a:	f043 0210 	orr.w	r2, r3, #16
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	679a      	str	r2, [r3, #120]	@ 0x78
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003796:	f043 0201 	orr.w	r2, r3, #1
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	67da      	str	r2, [r3, #124]	@ 0x7c
      return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e023      	b.n	80037ea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037a2:	f7fd feb1 	bl	8001508 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d914      	bls.n	80037da <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00d      	beq.n	80037da <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037c2:	f043 0210 	orr.w	r2, r3, #16
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037ce:	f043 0201 	orr.w	r2, r3, #1
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e007      	b.n	80037ea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1dc      	bne.n	80037a2 <ADC_Disable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b084      	sub	sp, #16
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003804:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003808:	2b00      	cmp	r3, #0
 800380a:	d14b      	bne.n	80038a4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003810:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0308 	and.w	r3, r3, #8
 8003822:	2b00      	cmp	r3, #0
 8003824:	d021      	beq.n	800386a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f7fd ffba 	bl	80017a4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d032      	beq.n	800389c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_CONT) == 0UL)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d12b      	bne.n	800389c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003848:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	679a      	str	r2, [r3, #120]	@ 0x78
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003854:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d11f      	bne.n	800389c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003860:	f043 0201 	orr.w	r2, r3, #1
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	679a      	str	r2, [r3, #120]	@ 0x78
 8003868:	e018      	b.n	800389c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT) == 0UL)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	f003 0303 	and.w	r3, r3, #3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d111      	bne.n	800389c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800387c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	679a      	str	r2, [r3, #120]	@ 0x78
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003888:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d105      	bne.n	800389c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003894:	f043 0201 	orr.w	r2, r3, #1
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f7fd f9cb 	bl	8000c38 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80038a2:	e00e      	b.n	80038c2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f7fe ffcf 	bl	8002854 <HAL_ADC_ErrorCallback>
}
 80038b6:	e004      	b.n	80038c2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	4798      	blx	r3
}
 80038c2:	bf00      	nop
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b084      	sub	sp, #16
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f7fe ffa7 	bl	800282c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038de:	bf00      	nop
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003904:	f043 0204 	orr.w	r2, r3, #4
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f7fe ffa1 	bl	8002854 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003912:	bf00      	nop
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
	...

0800391c <LL_ADC_StartCalibration>:
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a0f      	ldr	r2, [pc, #60]	@ (8003968 <LL_ADC_StartCalibration+0x4c>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d00c      	beq.n	8003948 <LL_ADC_StartCalibration+0x2c>
    MODIFY_REG(ADCx->CR,
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	689a      	ldr	r2, [r3, #8]
 8003932:	4b0e      	ldr	r3, [pc, #56]	@ (800396c <LL_ADC_StartCalibration+0x50>)
 8003934:	4013      	ands	r3, r2
 8003936:	683a      	ldr	r2, [r7, #0]
 8003938:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 800393c:	4313      	orrs	r3, r2
 800393e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	609a      	str	r2, [r3, #8]
}
 8003946:	e009      	b.n	800395c <LL_ADC_StartCalibration+0x40>
    MODIFY_REG(ADCx->CR,  ADC_CR_BITS_PROPERTY_RS,    ADC_CR_ADCAL);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003950:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003954:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	609a      	str	r2, [r3, #8]
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	46021000 	.word	0x46021000
 800396c:	7ffeffc0 	.word	0x7ffeffc0

08003970 <LL_ADC_IsCalibrationOnGoing>:
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003980:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003984:	d101      	bne.n	800398a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003986:	2301      	movs	r3, #1
 8003988:	e000      	b.n	800398c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b08a      	sub	sp, #40	@ 0x28
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80039a4:	2300      	movs	r3, #0
 80039a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  __HAL_LOCK(hadc);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d101      	bne.n	80039b6 <HAL_ADCEx_Calibration_Start+0x1e>
 80039b2:	2302      	movs	r3, #2
 80039b4:	e138      	b.n	8003c28 <HAL_ADCEx_Calibration_Start+0x290>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f7ff feb8 	bl	8003734 <ADC_Disable>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80039ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f040 811e 	bne.w	8003c10 <HAL_ADCEx_Calibration_Start+0x278>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80039dc:	f023 0302 	bic.w	r3, r3, #2
 80039e0:	f043 0202 	orr.w	r2, r3, #2
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hadc->Instance == ADC4)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a90      	ldr	r2, [pc, #576]	@ (8003c30 <HAL_ADCEx_Calibration_Start+0x298>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d150      	bne.n	8003a94 <HAL_ADCEx_Calibration_Start+0xfc>
      /* Note: Specificity of this STM32 series: Calibration factor is          */
      /*       available in data register and also transferred by DMA.          */
      /*       To not insert ADC calibration factor among ADC conversion data   */
      /*       in array variable, DMA transfer must be disabled during          */
      /*       calibration.                                                     */
      backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	61bb      	str	r3, [r7, #24]
      backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f003 0303 	and.w	r3, r3, #3
 8003a08:	617b      	str	r3, [r7, #20]
      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 0203 	bic.w	r2, r2, #3
 8003a18:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 0201 	bic.w	r2, r2, #1
 8003a28:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Start ADC calibration in mode single-ended */
      LL_ADC_StartCalibration(hadc->Instance, LL_ADC_CALIB_OFFSET);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2100      	movs	r1, #0
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff ff73 	bl	800391c <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a36:	e014      	b.n	8003a62 <HAL_ADCEx_Calibration_Start+0xca>
      {
        wait_loop_index++;
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	613b      	str	r3, [r7, #16]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	4a7c      	ldr	r2, [pc, #496]	@ (8003c34 <HAL_ADCEx_Calibration_Start+0x29c>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d90d      	bls.n	8003a62 <HAL_ADCEx_Calibration_Start+0xca>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a4a:	f023 0312 	bic.w	r3, r3, #18
 8003a4e:	f043 0210 	orr.w	r2, r3, #16
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	679a      	str	r2, [r3, #120]	@ 0x78

          __HAL_UNLOCK(hadc);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e0e2      	b.n	8003c28 <HAL_ADCEx_Calibration_Start+0x290>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff ff82 	bl	8003970 <LL_ADC_IsCalibrationOnGoing>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1e2      	bne.n	8003a38 <HAL_ADCEx_Calibration_Start+0xa0>
        }
      }

      /* Restore configuration after calibration */
      SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	68d9      	ldr	r1, [r3, #12]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	60da      	str	r2, [r3, #12]
      SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	645a      	str	r2, [r3, #68]	@ 0x44
 8003a92:	e0b4      	b.n	8003bfe <HAL_ADCEx_Calibration_Start+0x266>
    }
    else /* ADC instance ADC1 or ADC2 */
    {
      /* Get device information */
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
 8003a94:	4b68      	ldr	r3, [pc, #416]	@ (8003c38 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a9c:	623b      	str	r3, [r7, #32]
      uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;
 8003a9e:	4b66      	ldr	r3, [pc, #408]	@ (8003c38 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	0c1b      	lsrs	r3, r3, #16
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	61fb      	str	r3, [r7, #28]

      /* Assess whether extended calibration is available on the selected device */
      if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	f240 4255 	movw	r2, #1109	@ 0x455
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d012      	beq.n	8003ad8 <HAL_ADCEx_Calibration_Start+0x140>
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	f240 4276 	movw	r2, #1142	@ 0x476
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d00d      	beq.n	8003ad8 <HAL_ADCEx_Calibration_Start+0x140>
          || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 8003abc:	6a3b      	ldr	r3, [r7, #32]
 8003abe:	f240 4281 	movw	r2, #1153	@ 0x481
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d004      	beq.n	8003ad0 <HAL_ADCEx_Calibration_Start+0x138>
 8003ac6:	6a3b      	ldr	r3, [r7, #32]
 8003ac8:	f240 4282 	movw	r2, #1154	@ 0x482
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d172      	bne.n	8003bb6 <HAL_ADCEx_Calibration_Start+0x21e>
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ad6:	d36e      	bcc.n	8003bb6 <HAL_ADCEx_Calibration_Start+0x21e>
      {
        /* Perform extended calibration */
        /* Refer to ref manual for extended calibration procedure details */
        tmp_hal_status = ADC_Enable(hadc);
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f7ff fdbb 	bl	8003654 <ADC_Enable>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (tmp_hal_status == HAL_OK)
 8003ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f040 8088 	bne.w	8003bfe <HAL_ADCEx_Calibration_Start+0x266>
        {
          /* Use a Data Memory Barrier instruction to avoid synchronization issues when accessing ADC registers */
          MODIFY_REG(hadc->Instance->CR, ADC_CR_CALINDEX, 0x9UL << ADC_CR_CALINDEX_Pos);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f042 6210 	orr.w	r2, r2, #150994944	@ 0x9000000
 8003b00:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 8003b02:	f3bf 8f5f 	dmb	sy
}
 8003b06:	bf00      	nop
          __DMB();
          MODIFY_REG(hadc->Instance->CALFACT2, 0xFFFFFF00UL, 0x03021100UL);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003b10:	b2d9      	uxtb	r1, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	4b49      	ldr	r3, [pc, #292]	@ (8003c3c <HAL_ADCEx_Calibration_Start+0x2a4>)
 8003b18:	430b      	orrs	r3, r1
 8003b1a:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  __ASM volatile ("dmb 0xF":::"memory");
 8003b1e:	f3bf 8f5f 	dmb	sy
}
 8003b22:	bf00      	nop
          __DMB();
          SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003b34:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

          tmp_hal_status = ADC_Disable(hadc);
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f7ff fdfb 	bl	8003734 <ADC_Disable>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

          if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8003b4a:	d109      	bne.n	8003b60 <HAL_ADCEx_Calibration_Start+0x1c8>
          {
            MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALLIN);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	4b3b      	ldr	r3, [pc, #236]	@ (8003c40 <HAL_ADCEx_Calibration_Start+0x2a8>)
 8003b54:	4013      	ands	r3, r2
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	6812      	ldr	r2, [r2, #0]
 8003b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b5e:	6093      	str	r3, [r2, #8]
          }

          MODIFY_REG(hadc->Instance->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCAL);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b6a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	6812      	ldr	r2, [r2, #0]
 8003b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003b76:	6093      	str	r3, [r2, #8]

          /* Wait for calibration completion */
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003b78:	e014      	b.n	8003ba4 <HAL_ADCEx_Calibration_Start+0x20c>
          {
            wait_loop_index++;
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	613b      	str	r3, [r7, #16]
            if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	4a2c      	ldr	r2, [pc, #176]	@ (8003c34 <HAL_ADCEx_Calibration_Start+0x29c>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d90d      	bls.n	8003ba4 <HAL_ADCEx_Calibration_Start+0x20c>
            {
              /* Update ADC state machine to error */
              ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b8c:	f023 0312 	bic.w	r3, r3, #18
 8003b90:	f043 0210 	orr.w	r2, r3, #16
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	679a      	str	r2, [r3, #120]	@ 0x78

              __HAL_UNLOCK(hadc);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

              return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e041      	b.n	8003c28 <HAL_ADCEx_Calibration_Start+0x290>
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff fee1 	bl	8003970 <LL_ADC_IsCalibrationOnGoing>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1e2      	bne.n	8003b7a <HAL_ADCEx_Calibration_Start+0x1e2>
        if (tmp_hal_status == HAL_OK)
 8003bb4:	e023      	b.n	8003bfe <HAL_ADCEx_Calibration_Start+0x266>
        }
      }
      else
      {
        /* Start ADC calibration in mode single-ended or differential */
        LL_ADC_StartCalibration(hadc->Instance, CalibrationMode);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68b9      	ldr	r1, [r7, #8]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7ff fead 	bl	800391c <LL_ADC_StartCalibration>

        /* Wait for calibration completion */
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003bc2:	e014      	b.n	8003bee <HAL_ADCEx_Calibration_Start+0x256>
        {
          wait_loop_index++;
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	613b      	str	r3, [r7, #16]
          if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4a19      	ldr	r2, [pc, #100]	@ (8003c34 <HAL_ADCEx_Calibration_Start+0x29c>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d90d      	bls.n	8003bee <HAL_ADCEx_Calibration_Start+0x256>
          {
            /* Update ADC state machine to error */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bd6:	f023 0312 	bic.w	r3, r3, #18
 8003bda:	f043 0210 	orr.w	r2, r3, #16
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	679a      	str	r2, [r3, #120]	@ 0x78

            __HAL_UNLOCK(hadc);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

            return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e01c      	b.n	8003c28 <HAL_ADCEx_Calibration_Start+0x290>
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7ff febc 	bl	8003970 <LL_ADC_IsCalibrationOnGoing>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1e2      	bne.n	8003bc4 <HAL_ADCEx_Calibration_Start+0x22c>
        }
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c02:	f023 0303 	bic.w	r3, r3, #3
 8003c06:	f043 0201 	orr.w	r2, r3, #1
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	679a      	str	r2, [r3, #120]	@ 0x78
 8003c0e:	e005      	b.n	8003c1c <HAL_ADCEx_Calibration_Start+0x284>
  }
  else /* ADC not disabled */
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c14:	f043 0210 	orr.w	r2, r3, #16
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8003c24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3728      	adds	r7, #40	@ 0x28
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	46021000 	.word	0x46021000
 8003c34:	022b6b7f 	.word	0x022b6b7f
 8003c38:	e0044000 	.word	0xe0044000
 8003c3c:	03021100 	.word	0x03021100
 8003c40:	7ffeffc0 	.word	0x7ffeffc0

08003c44 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr

08003c58 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003c74:	bf00      	nop
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cc6:	4a04      	ldr	r2, [pc, #16]	@ (8003cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	60d3      	str	r3, [r2, #12]
}
 8003ccc:	bf00      	nop
 8003cce:	3714      	adds	r7, #20
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	e000ed00 	.word	0xe000ed00

08003cdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ce0:	4b04      	ldr	r3, [pc, #16]	@ (8003cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	0a1b      	lsrs	r3, r3, #8
 8003ce6:	f003 0307 	and.w	r3, r3, #7
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr
 8003cf4:	e000ed00 	.word	0xe000ed00

08003cf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	db0b      	blt.n	8003d22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	f003 021f 	and.w	r2, r3, #31
 8003d10:	4907      	ldr	r1, [pc, #28]	@ (8003d30 <__NVIC_EnableIRQ+0x38>)
 8003d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d16:	095b      	lsrs	r3, r3, #5
 8003d18:	2001      	movs	r0, #1
 8003d1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	e000e100 	.word	0xe000e100

08003d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	6039      	str	r1, [r7, #0]
 8003d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	db0a      	blt.n	8003d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	490c      	ldr	r1, [pc, #48]	@ (8003d80 <__NVIC_SetPriority+0x4c>)
 8003d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d52:	0112      	lsls	r2, r2, #4
 8003d54:	b2d2      	uxtb	r2, r2
 8003d56:	440b      	add	r3, r1
 8003d58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d5c:	e00a      	b.n	8003d74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	4908      	ldr	r1, [pc, #32]	@ (8003d84 <__NVIC_SetPriority+0x50>)
 8003d64:	79fb      	ldrb	r3, [r7, #7]
 8003d66:	f003 030f 	and.w	r3, r3, #15
 8003d6a:	3b04      	subs	r3, #4
 8003d6c:	0112      	lsls	r2, r2, #4
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	440b      	add	r3, r1
 8003d72:	761a      	strb	r2, [r3, #24]
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	e000e100 	.word	0xe000e100
 8003d84:	e000ed00 	.word	0xe000ed00

08003d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b089      	sub	sp, #36	@ 0x24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	f1c3 0307 	rsb	r3, r3, #7
 8003da2:	2b04      	cmp	r3, #4
 8003da4:	bf28      	it	cs
 8003da6:	2304      	movcs	r3, #4
 8003da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	3304      	adds	r3, #4
 8003dae:	2b06      	cmp	r3, #6
 8003db0:	d902      	bls.n	8003db8 <NVIC_EncodePriority+0x30>
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	3b03      	subs	r3, #3
 8003db6:	e000      	b.n	8003dba <NVIC_EncodePriority+0x32>
 8003db8:	2300      	movs	r3, #0
 8003dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc6:	43da      	mvns	r2, r3
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	401a      	ands	r2, r3
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dda:	43d9      	mvns	r1, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de0:	4313      	orrs	r3, r2
         );
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3724      	adds	r7, #36	@ 0x24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr

08003dee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b082      	sub	sp, #8
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f7ff ff4c 	bl	8003c94 <__NVIC_SetPriorityGrouping>
}
 8003dfc:	bf00      	nop
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b086      	sub	sp, #24
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	607a      	str	r2, [r7, #4]
 8003e10:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e12:	f7ff ff63 	bl	8003cdc <__NVIC_GetPriorityGrouping>
 8003e16:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	68b9      	ldr	r1, [r7, #8]
 8003e1c:	6978      	ldr	r0, [r7, #20]
 8003e1e:	f7ff ffb3 	bl	8003d88 <NVIC_EncodePriority>
 8003e22:	4602      	mov	r2, r0
 8003e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e28:	4611      	mov	r1, r2
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff ff82 	bl	8003d34 <__NVIC_SetPriority>
}
 8003e30:	bf00      	nop
 8003e32:	3718      	adds	r7, #24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	4603      	mov	r3, r0
 8003e40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7ff ff56 	bl	8003cf8 <__NVIC_EnableIRQ>
}
 8003e4c:	bf00      	nop
 8003e4e:	3708      	adds	r7, #8
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e64:	d301      	bcc.n	8003e6a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003e66:	2301      	movs	r3, #1
 8003e68:	e00d      	b.n	8003e86 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e94 <HAL_SYSTICK_Config+0x40>)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003e72:	4b08      	ldr	r3, [pc, #32]	@ (8003e94 <HAL_SYSTICK_Config+0x40>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003e78:	4b06      	ldr	r3, [pc, #24]	@ (8003e94 <HAL_SYSTICK_Config+0x40>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a05      	ldr	r2, [pc, #20]	@ (8003e94 <HAL_SYSTICK_Config+0x40>)
 8003e7e:	f043 0303 	orr.w	r3, r3, #3
 8003e82:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	e000e010 	.word	0xe000e010

08003e98 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	d844      	bhi.n	8003f30 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8003eac <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eac:	08003ecf 	.word	0x08003ecf
 8003eb0:	08003eed 	.word	0x08003eed
 8003eb4:	08003f0f 	.word	0x08003f0f
 8003eb8:	08003f31 	.word	0x08003f31
 8003ebc:	08003ec1 	.word	0x08003ec1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8003f40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a1e      	ldr	r2, [pc, #120]	@ (8003f40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ec6:	f043 0304 	orr.w	r3, r3, #4
 8003eca:	6013      	str	r3, [r2, #0]
      break;
 8003ecc:	e031      	b.n	8003f32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003ece:	4b1c      	ldr	r3, [pc, #112]	@ (8003f40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8003f40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ed4:	f023 0304 	bic.w	r3, r3, #4
 8003ed8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8003eda:	4b1a      	ldr	r3, [pc, #104]	@ (8003f44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003edc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ee0:	4a18      	ldr	r2, [pc, #96]	@ (8003f44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003ee2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003ee6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003eea:	e022      	b.n	8003f32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003eec:	4b14      	ldr	r3, [pc, #80]	@ (8003f40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a13      	ldr	r2, [pc, #76]	@ (8003f40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ef2:	f023 0304 	bic.w	r3, r3, #4
 8003ef6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003ef8:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003efa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003efe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003f02:	4a10      	ldr	r2, [pc, #64]	@ (8003f44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003f0c:	e011      	b.n	8003f32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a0b      	ldr	r2, [pc, #44]	@ (8003f40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003f14:	f023 0304 	bic.w	r3, r3, #4
 8003f18:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8003f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f20:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003f24:	4a07      	ldr	r2, [pc, #28]	@ (8003f44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003f26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003f2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003f2e:	e000      	b.n	8003f32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003f30:	bf00      	nop
  }
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	e000e010 	.word	0xe000e010
 8003f44:	46020c00 	.word	0x46020c00

08003f48 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003f4e:	4b19      	ldr	r3, [pc, #100]	@ (8003fb4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0304 	and.w	r3, r3, #4
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003f5a:	2304      	movs	r3, #4
 8003f5c:	607b      	str	r3, [r7, #4]
 8003f5e:	e021      	b.n	8003fa4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003f60:	4b15      	ldr	r3, [pc, #84]	@ (8003fb8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f66:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003f6a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f72:	d011      	beq.n	8003f98 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f7a:	d810      	bhi.n	8003f9e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d004      	beq.n	8003f8c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f88:	d003      	beq.n	8003f92 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003f8a:	e008      	b.n	8003f9e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	607b      	str	r3, [r7, #4]
        break;
 8003f90:	e008      	b.n	8003fa4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003f92:	2301      	movs	r3, #1
 8003f94:	607b      	str	r3, [r7, #4]
        break;
 8003f96:	e005      	b.n	8003fa4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	607b      	str	r3, [r7, #4]
        break;
 8003f9c:	e002      	b.n	8003fa4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	607b      	str	r3, [r7, #4]
        break;
 8003fa2:	bf00      	nop
    }
  }
  return systick_source;
 8003fa4:	687b      	ldr	r3, [r7, #4]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	e000e010 	.word	0xe000e010
 8003fb8:	46020c00 	.word	0x46020c00

08003fbc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e014      	b.n	8003ff8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	791b      	ldrb	r3, [r3, #4]
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d105      	bne.n	8003fe4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7fc ff62 	bl	8000ea8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e056      	b.n	80040c2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	795b      	ldrb	r3, [r3, #5]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d101      	bne.n	8004020 <HAL_DAC_Start+0x20>
 800401c:	2302      	movs	r3, #2
 800401e:	e050      	b.n	80040c2 <HAL_DAC_Start+0xc2>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2202      	movs	r2, #2
 800402a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6819      	ldr	r1, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	f003 0310 	and.w	r3, r3, #16
 8004038:	2201      	movs	r2, #1
 800403a:	409a      	lsls	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	430a      	orrs	r2, r1
 8004042:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004044:	4b22      	ldr	r3, [pc, #136]	@ (80040d0 <HAL_DAC_Start+0xd0>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	099b      	lsrs	r3, r3, #6
 800404a:	4a22      	ldr	r2, [pc, #136]	@ (80040d4 <HAL_DAC_Start+0xd4>)
 800404c:	fba2 2303 	umull	r2, r3, r2, r3
 8004050:	099b      	lsrs	r3, r3, #6
 8004052:	3301      	adds	r3, #1
 8004054:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8004056:	e002      	b.n	800405e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	3b01      	subs	r3, #1
 800405c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1f9      	bne.n	8004058 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10f      	bne.n	800408a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8004074:	2b02      	cmp	r3, #2
 8004076:	d11d      	bne.n	80040b4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f042 0201 	orr.w	r2, r2, #1
 8004086:	605a      	str	r2, [r3, #4]
 8004088:	e014      	b.n	80040b4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	f003 0310 	and.w	r3, r3, #16
 800409a:	2102      	movs	r1, #2
 800409c:	fa01 f303 	lsl.w	r3, r1, r3
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d107      	bne.n	80040b4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 0202 	orr.w	r2, r2, #2
 80040b2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	20000000 	.word	0x20000000
 80040d4:	053e2d63 	.word	0x053e2d63

080040d8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80040d8:	b480      	push	{r7}
 80040da:	b087      	sub	sp, #28
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
 80040e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e018      	b.n	8004126 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d105      	bne.n	8004112 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4413      	add	r3, r2
 800410c:	3308      	adds	r3, #8
 800410e:	617b      	str	r3, [r7, #20]
 8004110:	e004      	b.n	800411c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004112:	697a      	ldr	r2, [r7, #20]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4413      	add	r3, r2
 8004118:	3314      	adds	r3, #20
 800411a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	461a      	mov	r2, r3
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	371c      	adds	r7, #28
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
	...

08004134 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b08a      	sub	sp, #40	@ 0x28
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004140:	2300      	movs	r3, #0
 8004142:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_DAC_ConfigChannel+0x1c>
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d101      	bne.n	8004154 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e187      	b.n	8004464 <HAL_DAC_ConfigChannel+0x330>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	795b      	ldrb	r3, [r3, #5]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d101      	bne.n	8004166 <HAL_DAC_ConfigChannel+0x32>
 8004162:	2302      	movs	r3, #2
 8004164:	e17e      	b.n	8004464 <HAL_DAC_ConfigChannel+0x330>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2201      	movs	r2, #1
 800416a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2202      	movs	r2, #2
 8004170:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	2b04      	cmp	r3, #4
 8004178:	d17a      	bne.n	8004270 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800417a:	f7fd f9c5 	bl	8001508 <HAL_GetTick>
 800417e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d13d      	bne.n	8004202 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004186:	e018      	b.n	80041ba <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004188:	f7fd f9be 	bl	8001508 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b01      	cmp	r3, #1
 8004194:	d911      	bls.n	80041ba <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800419c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d00a      	beq.n	80041ba <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	f043 0208 	orr.w	r2, r3, #8
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2203      	movs	r2, #3
 80041b4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e154      	b.n	8004464 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d1df      	bne.n	8004188 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80041d2:	e020      	b.n	8004216 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80041d4:	f7fd f998 	bl	8001508 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d90f      	bls.n	8004202 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	da0a      	bge.n	8004202 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	f043 0208 	orr.w	r2, r3, #8
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2203      	movs	r2, #3
 80041fc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e130      	b.n	8004464 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004208:	2b00      	cmp	r3, #0
 800420a:	dbe3      	blt.n	80041d4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004214:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f003 0310 	and.w	r3, r3, #16
 8004222:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004226:	fa01 f303 	lsl.w	r3, r1, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	ea02 0103 	and.w	r1, r2, r3
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f003 0310 	and.w	r3, r3, #16
 800423a:	409a      	lsls	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f003 0310 	and.w	r3, r3, #16
 8004250:	21ff      	movs	r1, #255	@ 0xff
 8004252:	fa01 f303 	lsl.w	r3, r1, r3
 8004256:	43db      	mvns	r3, r3
 8004258:	ea02 0103 	and.w	r1, r2, r3
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f003 0310 	and.w	r3, r3, #16
 8004266:	409a      	lsls	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	430a      	orrs	r2, r1
 800426e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  /* Autonomous mode configuration */
  MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->DAC_AutonomousMode);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004276:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	655a      	str	r2, [r3, #84]	@ 0x54

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d11d      	bne.n	80042ca <HAL_DAC_ConfigChannel+0x196>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004294:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f003 0310 	and.w	r3, r3, #16
 800429c:	221f      	movs	r2, #31
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43db      	mvns	r3, r3
 80042a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042a6:	4013      	ands	r3, r2
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f003 0310 	and.w	r3, r3, #16
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042be:	4313      	orrs	r3, r2
 80042c0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f003 0310 	and.w	r3, r3, #16
 80042d8:	2207      	movs	r2, #7
 80042da:	fa02 f303 	lsl.w	r3, r2, r3
 80042de:	43db      	mvns	r3, r3
 80042e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042e2:	4013      	ands	r3, r2
 80042e4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d102      	bne.n	80042f4 <HAL_DAC_ConfigChannel+0x1c0>
  {
    connectOnChip = 0x00000000UL;
 80042ee:	2300      	movs	r3, #0
 80042f0:	623b      	str	r3, [r7, #32]
 80042f2:	e00f      	b.n	8004314 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d102      	bne.n	8004302 <HAL_DAC_ConfigChannel+0x1ce>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80042fc:	2301      	movs	r3, #1
 80042fe:	623b      	str	r3, [r7, #32]
 8004300:	e008      	b.n	8004314 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d102      	bne.n	8004310 <HAL_DAC_ConfigChannel+0x1dc>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800430a:	2301      	movs	r3, #1
 800430c:	623b      	str	r3, [r7, #32]
 800430e:	e001      	b.n	8004314 <HAL_DAC_ConfigChannel+0x1e0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004310:	2300      	movs	r3, #0
 8004312:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	68da      	ldr	r2, [r3, #12]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	4313      	orrs	r3, r2
 800431e:	6a3a      	ldr	r2, [r7, #32]
 8004320:	4313      	orrs	r3, r2
 8004322:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f003 0310 	and.w	r3, r3, #16
 800432a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800432e:	fa02 f303 	lsl.w	r3, r2, r3
 8004332:	43db      	mvns	r3, r3
 8004334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004336:	4013      	ands	r3, r2
 8004338:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	7a1b      	ldrb	r3, [r3, #8]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d102      	bne.n	8004348 <HAL_DAC_ConfigChannel+0x214>
 8004342:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004346:	e000      	b.n	800434a <HAL_DAC_ConfigChannel+0x216>
 8004348:	2300      	movs	r3, #0
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	4313      	orrs	r3, r2
 800434e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f003 0310 	and.w	r3, r3, #16
 8004356:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	43db      	mvns	r3, r3
 8004360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004362:	4013      	ands	r3, r2
 8004364:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	7a5b      	ldrb	r3, [r3, #9]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d102      	bne.n	8004374 <HAL_DAC_ConfigChannel+0x240>
 800436e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004372:	e000      	b.n	8004376 <HAL_DAC_ConfigChannel+0x242>
 8004374:	2300      	movs	r3, #0
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	4313      	orrs	r3, r2
 800437a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004382:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b02      	cmp	r3, #2
 800438a:	d114      	bne.n	80043b6 <HAL_DAC_ConfigChannel+0x282>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800438c:	f003 f8e8 	bl	8007560 <HAL_RCC_GetHCLKFreq>
 8004390:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	4a35      	ldr	r2, [pc, #212]	@ (800446c <HAL_DAC_ConfigChannel+0x338>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d904      	bls.n	80043a4 <HAL_DAC_ConfigChannel+0x270>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800439a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80043a2:	e00f      	b.n	80043c4 <HAL_DAC_ConfigChannel+0x290>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	4a32      	ldr	r2, [pc, #200]	@ (8004470 <HAL_DAC_ConfigChannel+0x33c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d90a      	bls.n	80043c2 <HAL_DAC_ConfigChannel+0x28e>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80043ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80043b4:	e006      	b.n	80043c4 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043bc:	4313      	orrs	r3, r2
 80043be:	627b      	str	r3, [r7, #36]	@ 0x24
 80043c0:	e000      	b.n	80043c4 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80043c2:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f003 0310 	and.w	r3, r3, #16
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d2:	4313      	orrs	r3, r2
 80043d4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6819      	ldr	r1, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f003 0310 	and.w	r3, r3, #16
 80043ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80043ee:	fa02 f303 	lsl.w	r3, r2, r3
 80043f2:	43da      	mvns	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	400a      	ands	r2, r1
 80043fa:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f003 0310 	and.w	r3, r3, #16
 800440a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800440e:	fa02 f303 	lsl.w	r3, r2, r3
 8004412:	43db      	mvns	r3, r3
 8004414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004416:	4013      	ands	r3, r2
 8004418:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f003 0310 	and.w	r3, r3, #16
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	fa02 f303 	lsl.w	r3, r2, r3
 800442c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800442e:	4313      	orrs	r3, r2
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004438:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	6819      	ldr	r1, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f003 0310 	and.w	r3, r3, #16
 8004446:	22c0      	movs	r2, #192	@ 0xc0
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43da      	mvns	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	400a      	ands	r2, r1
 8004454:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2201      	movs	r2, #1
 800445a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004462:	7ffb      	ldrb	r3, [r7, #31]
}
 8004464:	4618      	mov	r0, r3
 8004466:	3728      	adds	r7, #40	@ 0x28
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	09896800 	.word	0x09896800
 8004470:	04c4b400 	.word	0x04c4b400

08004474 <HAL_DACEx_SetConfigAutonomousMode>:
  * @param sConfig pointer to Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_SetConfigAutonomousMode(DAC_HandleTypeDef *hdac,
                                                    const DAC_AutonomousModeConfTypeDef *sConfig)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle and autonomous mode configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d002      	beq.n	800448a <HAL_DACEx_SetConfigAutonomousMode+0x16>
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d101      	bne.n	800448e <HAL_DACEx_SetConfigAutonomousMode+0x1a>
  {
    return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e024      	b.n	80044d8 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }

  assert_param(IS_DAC_AUTONOMOUS(sConfig->AutonomousModeState));

  if (hdac->State == HAL_DAC_STATE_READY)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	791b      	ldrb	r3, [r3, #4]
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b01      	cmp	r3, #1
 8004496:	d11e      	bne.n	80044d6 <HAL_DACEx_SetConfigAutonomousMode+0x62>
  {
    /* Process Locked */
    __HAL_LOCK(hdac);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	795b      	ldrb	r3, [r3, #5]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d101      	bne.n	80044a4 <HAL_DACEx_SetConfigAutonomousMode+0x30>
 80044a0:	2302      	movs	r3, #2
 80044a2:	e019      	b.n	80044d8 <HAL_DACEx_SetConfigAutonomousMode+0x64>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	715a      	strb	r2, [r3, #5]

    hdac->State = HAL_DAC_STATE_BUSY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2202      	movs	r2, #2
 80044ae:	711a      	strb	r2, [r3, #4]

    /* NOTE: The set/reset of the bit automode in the AUTOCR
             register is for both dac_channel1 and dac_channel2 */

    /* Update the AUTOCR register */
    MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->AutonomousModeState);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b6:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Update the DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	711a      	strb	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdac);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 80044d2:	2300      	movs	r3, #0
 80044d4:	e000      	b.n	80044d8 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }
  else
  {
    return HAL_BUSY;
 80044d6:	2302      	movs	r3, #2
  }
}
 80044d8:	4618      	mov	r0, r3
 80044da:	370c      	adds	r7, #12
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80044ec:	f7fd f80c 	bl	8001508 <HAL_GetTick>
 80044f0:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e0f0      	b.n	80046de <HAL_DMA_Init+0x1fa>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a79      	ldr	r2, [pc, #484]	@ (80046e8 <HAL_DMA_Init+0x204>)
 8004502:	4293      	cmp	r3, r2
 8004504:	f000 809f 	beq.w	8004646 <HAL_DMA_Init+0x162>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a77      	ldr	r2, [pc, #476]	@ (80046ec <HAL_DMA_Init+0x208>)
 800450e:	4293      	cmp	r3, r2
 8004510:	f000 8099 	beq.w	8004646 <HAL_DMA_Init+0x162>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a75      	ldr	r2, [pc, #468]	@ (80046f0 <HAL_DMA_Init+0x20c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	f000 8093 	beq.w	8004646 <HAL_DMA_Init+0x162>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a73      	ldr	r2, [pc, #460]	@ (80046f4 <HAL_DMA_Init+0x210>)
 8004526:	4293      	cmp	r3, r2
 8004528:	f000 808d 	beq.w	8004646 <HAL_DMA_Init+0x162>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a71      	ldr	r2, [pc, #452]	@ (80046f8 <HAL_DMA_Init+0x214>)
 8004532:	4293      	cmp	r3, r2
 8004534:	f000 8087 	beq.w	8004646 <HAL_DMA_Init+0x162>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a6f      	ldr	r2, [pc, #444]	@ (80046fc <HAL_DMA_Init+0x218>)
 800453e:	4293      	cmp	r3, r2
 8004540:	f000 8081 	beq.w	8004646 <HAL_DMA_Init+0x162>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a6d      	ldr	r2, [pc, #436]	@ (8004700 <HAL_DMA_Init+0x21c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d07b      	beq.n	8004646 <HAL_DMA_Init+0x162>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a6c      	ldr	r2, [pc, #432]	@ (8004704 <HAL_DMA_Init+0x220>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d076      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a6a      	ldr	r2, [pc, #424]	@ (8004708 <HAL_DMA_Init+0x224>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d071      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a69      	ldr	r2, [pc, #420]	@ (800470c <HAL_DMA_Init+0x228>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d06c      	beq.n	8004646 <HAL_DMA_Init+0x162>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a67      	ldr	r2, [pc, #412]	@ (8004710 <HAL_DMA_Init+0x22c>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d067      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a66      	ldr	r2, [pc, #408]	@ (8004714 <HAL_DMA_Init+0x230>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d062      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a64      	ldr	r2, [pc, #400]	@ (8004718 <HAL_DMA_Init+0x234>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d05d      	beq.n	8004646 <HAL_DMA_Init+0x162>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a63      	ldr	r2, [pc, #396]	@ (800471c <HAL_DMA_Init+0x238>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d058      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a61      	ldr	r2, [pc, #388]	@ (8004720 <HAL_DMA_Init+0x23c>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d053      	beq.n	8004646 <HAL_DMA_Init+0x162>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a60      	ldr	r2, [pc, #384]	@ (8004724 <HAL_DMA_Init+0x240>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d04e      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a5e      	ldr	r2, [pc, #376]	@ (8004728 <HAL_DMA_Init+0x244>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d049      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a5d      	ldr	r2, [pc, #372]	@ (800472c <HAL_DMA_Init+0x248>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d044      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a5b      	ldr	r2, [pc, #364]	@ (8004730 <HAL_DMA_Init+0x24c>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d03f      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a5a      	ldr	r2, [pc, #360]	@ (8004734 <HAL_DMA_Init+0x250>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d03a      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a58      	ldr	r2, [pc, #352]	@ (8004738 <HAL_DMA_Init+0x254>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d035      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a57      	ldr	r2, [pc, #348]	@ (800473c <HAL_DMA_Init+0x258>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d030      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a55      	ldr	r2, [pc, #340]	@ (8004740 <HAL_DMA_Init+0x25c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d02b      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a54      	ldr	r2, [pc, #336]	@ (8004744 <HAL_DMA_Init+0x260>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d026      	beq.n	8004646 <HAL_DMA_Init+0x162>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a52      	ldr	r2, [pc, #328]	@ (8004748 <HAL_DMA_Init+0x264>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d021      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a51      	ldr	r2, [pc, #324]	@ (800474c <HAL_DMA_Init+0x268>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d01c      	beq.n	8004646 <HAL_DMA_Init+0x162>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a4f      	ldr	r2, [pc, #316]	@ (8004750 <HAL_DMA_Init+0x26c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d017      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a4e      	ldr	r2, [pc, #312]	@ (8004754 <HAL_DMA_Init+0x270>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d012      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a4c      	ldr	r2, [pc, #304]	@ (8004758 <HAL_DMA_Init+0x274>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d00d      	beq.n	8004646 <HAL_DMA_Init+0x162>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a4b      	ldr	r2, [pc, #300]	@ (800475c <HAL_DMA_Init+0x278>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d008      	beq.n	8004646 <HAL_DMA_Init+0x162>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a49      	ldr	r2, [pc, #292]	@ (8004760 <HAL_DMA_Init+0x27c>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d003      	beq.n	8004646 <HAL_DMA_Init+0x162>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a48      	ldr	r2, [pc, #288]	@ (8004764 <HAL_DMA_Init+0x280>)
 8004644:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d10e      	bne.n	8004678 <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695a      	ldr	r2, [r3, #20]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0206 	orr.w	r2, r2, #6
 800468e:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8004690:	e00f      	b.n	80046b2 <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8004692:	f7fc ff39 	bl	8001508 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b05      	cmp	r3, #5
 800469e:	d908      	bls.n	80046b2 <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2210      	movs	r2, #16
 80046a4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2203      	movs	r2, #3
 80046aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e015      	b.n	80046de <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	695b      	ldr	r3, [r3, #20]
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1e8      	bne.n	8004692 <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 fa9d 	bl	8004c00 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40020050 	.word	0x40020050
 80046ec:	50020050 	.word	0x50020050
 80046f0:	400200d0 	.word	0x400200d0
 80046f4:	500200d0 	.word	0x500200d0
 80046f8:	40020150 	.word	0x40020150
 80046fc:	50020150 	.word	0x50020150
 8004700:	400201d0 	.word	0x400201d0
 8004704:	500201d0 	.word	0x500201d0
 8004708:	40020250 	.word	0x40020250
 800470c:	50020250 	.word	0x50020250
 8004710:	400202d0 	.word	0x400202d0
 8004714:	500202d0 	.word	0x500202d0
 8004718:	40020350 	.word	0x40020350
 800471c:	50020350 	.word	0x50020350
 8004720:	400203d0 	.word	0x400203d0
 8004724:	500203d0 	.word	0x500203d0
 8004728:	40020450 	.word	0x40020450
 800472c:	50020450 	.word	0x50020450
 8004730:	400204d0 	.word	0x400204d0
 8004734:	500204d0 	.word	0x500204d0
 8004738:	40020550 	.word	0x40020550
 800473c:	50020550 	.word	0x50020550
 8004740:	400205d0 	.word	0x400205d0
 8004744:	500205d0 	.word	0x500205d0
 8004748:	40020650 	.word	0x40020650
 800474c:	50020650 	.word	0x50020650
 8004750:	400206d0 	.word	0x400206d0
 8004754:	500206d0 	.word	0x500206d0
 8004758:	40020750 	.word	0x40020750
 800475c:	50020750 	.word	0x50020750
 8004760:	400207d0 	.word	0x400207d0
 8004764:	500207d0 	.word	0x500207d0

08004768 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
 8004774:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e04f      	b.n	8004820 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004786:	2b01      	cmp	r3, #1
 8004788:	d101      	bne.n	800478e <HAL_DMA_Start_IT+0x26>
 800478a:	2302      	movs	r3, #2
 800478c:	e048      	b.n	8004820 <HAL_DMA_Start_IT+0xb8>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d136      	bne.n	8004810 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2202      	movs	r2, #2
 80047a6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	68b9      	ldr	r1, [r7, #8]
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 f9fc 	bl	8004bb4 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695a      	ldr	r2, [r3, #20]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80047ca:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d007      	beq.n	80047e4 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695a      	ldr	r2, [r3, #20]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047e2:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d007      	beq.n	80047fc <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695a      	ldr	r2, [r3, #20]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047fa:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	695a      	ldr	r2, [r3, #20]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f042 0201 	orr.w	r2, r2, #1
 800480a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
 800480e:	e007      	b.n	8004820 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2240      	movs	r2, #64	@ 0x40
 8004814:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
}
 8004820:	4618      	mov	r0, r3
 8004822:	3710      	adds	r7, #16
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e019      	b.n	800486e <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b02      	cmp	r3, #2
 8004844:	d004      	beq.n	8004850 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2220      	movs	r2, #32
 800484a:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e00e      	b.n	800486e <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2204      	movs	r2, #4
 8004854:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	6812      	ldr	r2, [r2, #0]
 8004862:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004866:	f043 0304 	orr.w	r3, r3, #4
 800486a:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	370c      	adds	r7, #12
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr

0800487a <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b086      	sub	sp, #24
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800488a:	f023 030f 	bic.w	r3, r3, #15
 800488e:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004898:	3b50      	subs	r3, #80	@ 0x50
 800489a:	09db      	lsrs	r3, r3, #7
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	2201      	movs	r2, #1
 80048a2:	fa02 f303 	lsl.w	r3, r2, r3
 80048a6:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	4013      	ands	r3, r2
 80048b0:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f000 813b 	beq.w	8004b30 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	691b      	ldr	r3, [r3, #16]
 80048c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d011      	beq.n	80048ec <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00a      	beq.n	80048ec <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048de:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e4:	f043 0201 	orr.w	r2, r3, #1
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d011      	beq.n	800491e <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004910:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004916:	f043 0202 	orr.w	r2, r3, #2
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d011      	beq.n	8004950 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00a      	beq.n	8004950 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004942:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004948:	f043 0204 	orr.w	r2, r3, #4
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d011      	beq.n	8004982 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00a      	beq.n	8004982 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004974:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800497a:	f043 0208 	orr.w	r2, r3, #8
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800498c:	2b00      	cmp	r3, #0
 800498e:	d013      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00c      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049a6:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d04c      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d045      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80049dc:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d12e      	bne.n	8004a48 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	695a      	ldr	r2, [r3, #20]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049f8:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	695a      	ldr	r2, [r3, #20]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f042 0202 	orr.w	r2, r2, #2
 8004a08:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d007      	beq.n	8004a2e <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a22:	2201      	movs	r2, #1
 8004a24:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d07a      	beq.n	8004b34 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	4798      	blx	r3
        }

        return;
 8004a46:	e075      	b.n	8004b34 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2205      	movs	r2, #5
 8004a4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d003      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d039      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d032      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d012      	beq.n	8004aae <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d116      	bne.n	8004ac0 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d111      	bne.n	8004ac0 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	731a      	strb	r2, [r3, #12]
 8004aac:	e008      	b.n	8004ac0 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d103      	bne.n	8004ac0 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8004ac8:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d025      	beq.n	8004b36 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	695a      	ldr	r2, [r3, #20]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f042 0202 	orr.w	r2, r2, #2
 8004af8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b12:	2201      	movs	r2, #1
 8004b14:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d007      	beq.n	8004b36 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	4798      	blx	r3
 8004b2e:	e002      	b.n	8004b36 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8004b30:	bf00      	nop
 8004b32:	e000      	b.n	8004b36 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8004b34:	bf00      	nop
    }
  }
}
 8004b36:	3718      	adds	r7, #24
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d101      	bne.n	8004b50 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e02b      	b.n	8004ba8 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8004b58:	f023 030f 	bic.w	r3, r3, #15
 8004b5c:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b66:	3b50      	subs	r3, #80	@ 0x50
 8004b68:	09db      	lsrs	r3, r3, #7
 8004b6a:	f003 031f 	and.w	r3, r3, #31
 8004b6e:	2201      	movs	r2, #1
 8004b70:	fa02 f303 	lsl.w	r3, r2, r3
 8004b74:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	f003 0310 	and.w	r3, r3, #16
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d012      	beq.n	8004ba6 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	f003 0311 	and.w	r3, r3, #17
 8004b86:	2b11      	cmp	r3, #17
 8004b88:	d106      	bne.n	8004b98 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	431a      	orrs	r2, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	605a      	str	r2, [r3, #4]
 8004b96:	e006      	b.n	8004ba6 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	685a      	ldr	r2, [r3, #4]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	43db      	mvns	r3, r3
 8004ba0:	401a      	ands	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3714      	adds	r7, #20
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
 8004bc0:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bc8:	0c1b      	lsrs	r3, r3, #16
 8004bca:	041b      	lsls	r3, r3, #16
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	b291      	uxth	r1, r2
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	6812      	ldr	r2, [r2, #0]
 8004bd4:	430b      	orrs	r3, r1
 8004bd6:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8004be0:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004bf2:	bf00      	nop
 8004bf4:	3714      	adds	r7, #20
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
	...

08004c00 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	695a      	ldr	r2, [r3, #20]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	431a      	orrs	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	431a      	orrs	r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a53      	ldr	r2, [pc, #332]	@ (8004d8c <DMA_Init+0x18c>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	f000 80a0 	beq.w	8004d86 <DMA_Init+0x186>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a51      	ldr	r2, [pc, #324]	@ (8004d90 <DMA_Init+0x190>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	f000 809a 	beq.w	8004d86 <DMA_Init+0x186>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a4f      	ldr	r2, [pc, #316]	@ (8004d94 <DMA_Init+0x194>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	f000 8094 	beq.w	8004d86 <DMA_Init+0x186>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a4d      	ldr	r2, [pc, #308]	@ (8004d98 <DMA_Init+0x198>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	f000 808e 	beq.w	8004d86 <DMA_Init+0x186>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a4b      	ldr	r2, [pc, #300]	@ (8004d9c <DMA_Init+0x19c>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	f000 8088 	beq.w	8004d86 <DMA_Init+0x186>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a49      	ldr	r2, [pc, #292]	@ (8004da0 <DMA_Init+0x1a0>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	f000 8082 	beq.w	8004d86 <DMA_Init+0x186>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a47      	ldr	r2, [pc, #284]	@ (8004da4 <DMA_Init+0x1a4>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d07c      	beq.n	8004d86 <DMA_Init+0x186>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a45      	ldr	r2, [pc, #276]	@ (8004da8 <DMA_Init+0x1a8>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d077      	beq.n	8004d86 <DMA_Init+0x186>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a44      	ldr	r2, [pc, #272]	@ (8004dac <DMA_Init+0x1ac>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d072      	beq.n	8004d86 <DMA_Init+0x186>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a42      	ldr	r2, [pc, #264]	@ (8004db0 <DMA_Init+0x1b0>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d06d      	beq.n	8004d86 <DMA_Init+0x186>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a41      	ldr	r2, [pc, #260]	@ (8004db4 <DMA_Init+0x1b4>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d068      	beq.n	8004d86 <DMA_Init+0x186>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a3f      	ldr	r2, [pc, #252]	@ (8004db8 <DMA_Init+0x1b8>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d063      	beq.n	8004d86 <DMA_Init+0x186>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a3e      	ldr	r2, [pc, #248]	@ (8004dbc <DMA_Init+0x1bc>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d05e      	beq.n	8004d86 <DMA_Init+0x186>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a3c      	ldr	r2, [pc, #240]	@ (8004dc0 <DMA_Init+0x1c0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d059      	beq.n	8004d86 <DMA_Init+0x186>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a3b      	ldr	r2, [pc, #236]	@ (8004dc4 <DMA_Init+0x1c4>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d054      	beq.n	8004d86 <DMA_Init+0x186>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a39      	ldr	r2, [pc, #228]	@ (8004dc8 <DMA_Init+0x1c8>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d04f      	beq.n	8004d86 <DMA_Init+0x186>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a38      	ldr	r2, [pc, #224]	@ (8004dcc <DMA_Init+0x1cc>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d04a      	beq.n	8004d86 <DMA_Init+0x186>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a36      	ldr	r2, [pc, #216]	@ (8004dd0 <DMA_Init+0x1d0>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d045      	beq.n	8004d86 <DMA_Init+0x186>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a35      	ldr	r2, [pc, #212]	@ (8004dd4 <DMA_Init+0x1d4>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d040      	beq.n	8004d86 <DMA_Init+0x186>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a33      	ldr	r2, [pc, #204]	@ (8004dd8 <DMA_Init+0x1d8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d03b      	beq.n	8004d86 <DMA_Init+0x186>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a32      	ldr	r2, [pc, #200]	@ (8004ddc <DMA_Init+0x1dc>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d036      	beq.n	8004d86 <DMA_Init+0x186>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a30      	ldr	r2, [pc, #192]	@ (8004de0 <DMA_Init+0x1e0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d031      	beq.n	8004d86 <DMA_Init+0x186>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a2f      	ldr	r2, [pc, #188]	@ (8004de4 <DMA_Init+0x1e4>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d02c      	beq.n	8004d86 <DMA_Init+0x186>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a2d      	ldr	r2, [pc, #180]	@ (8004de8 <DMA_Init+0x1e8>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d027      	beq.n	8004d86 <DMA_Init+0x186>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a2c      	ldr	r2, [pc, #176]	@ (8004dec <DMA_Init+0x1ec>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d022      	beq.n	8004d86 <DMA_Init+0x186>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a2a      	ldr	r2, [pc, #168]	@ (8004df0 <DMA_Init+0x1f0>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d01d      	beq.n	8004d86 <DMA_Init+0x186>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a29      	ldr	r2, [pc, #164]	@ (8004df4 <DMA_Init+0x1f4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d018      	beq.n	8004d86 <DMA_Init+0x186>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a27      	ldr	r2, [pc, #156]	@ (8004df8 <DMA_Init+0x1f8>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d013      	beq.n	8004d86 <DMA_Init+0x186>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a26      	ldr	r2, [pc, #152]	@ (8004dfc <DMA_Init+0x1fc>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d00e      	beq.n	8004d86 <DMA_Init+0x186>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a24      	ldr	r2, [pc, #144]	@ (8004e00 <DMA_Init+0x200>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d009      	beq.n	8004d86 <DMA_Init+0x186>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a23      	ldr	r2, [pc, #140]	@ (8004e04 <DMA_Init+0x204>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d004      	beq.n	8004d86 <DMA_Init+0x186>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a21      	ldr	r2, [pc, #132]	@ (8004e08 <DMA_Init+0x208>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d142      	bne.n	8004e0c <DMA_Init+0x20c>
 8004d86:	2301      	movs	r3, #1
 8004d88:	e041      	b.n	8004e0e <DMA_Init+0x20e>
 8004d8a:	bf00      	nop
 8004d8c:	40020050 	.word	0x40020050
 8004d90:	50020050 	.word	0x50020050
 8004d94:	400200d0 	.word	0x400200d0
 8004d98:	500200d0 	.word	0x500200d0
 8004d9c:	40020150 	.word	0x40020150
 8004da0:	50020150 	.word	0x50020150
 8004da4:	400201d0 	.word	0x400201d0
 8004da8:	500201d0 	.word	0x500201d0
 8004dac:	40020250 	.word	0x40020250
 8004db0:	50020250 	.word	0x50020250
 8004db4:	400202d0 	.word	0x400202d0
 8004db8:	500202d0 	.word	0x500202d0
 8004dbc:	40020350 	.word	0x40020350
 8004dc0:	50020350 	.word	0x50020350
 8004dc4:	400203d0 	.word	0x400203d0
 8004dc8:	500203d0 	.word	0x500203d0
 8004dcc:	40020450 	.word	0x40020450
 8004dd0:	50020450 	.word	0x50020450
 8004dd4:	400204d0 	.word	0x400204d0
 8004dd8:	500204d0 	.word	0x500204d0
 8004ddc:	40020550 	.word	0x40020550
 8004de0:	50020550 	.word	0x50020550
 8004de4:	400205d0 	.word	0x400205d0
 8004de8:	500205d0 	.word	0x500205d0
 8004dec:	40020650 	.word	0x40020650
 8004df0:	50020650 	.word	0x50020650
 8004df4:	400206d0 	.word	0x400206d0
 8004df8:	500206d0 	.word	0x500206d0
 8004dfc:	40020750 	.word	0x40020750
 8004e00:	50020750 	.word	0x50020750
 8004e04:	400207d0 	.word	0x400207d0
 8004e08:	500207d0 	.word	0x500207d0
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d012      	beq.n	8004e38 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	051b      	lsls	r3, r3, #20
 8004e1e:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004e22:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8004e30:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3e:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e58:	431a      	orrs	r2, r3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e6a:	f040 80b0 	bne.w	8004fce <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a82      	ldr	r2, [pc, #520]	@ (800507c <DMA_Init+0x47c>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	f000 80a0 	beq.w	8004fba <DMA_Init+0x3ba>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a80      	ldr	r2, [pc, #512]	@ (8005080 <DMA_Init+0x480>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	f000 809a 	beq.w	8004fba <DMA_Init+0x3ba>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a7e      	ldr	r2, [pc, #504]	@ (8005084 <DMA_Init+0x484>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	f000 8094 	beq.w	8004fba <DMA_Init+0x3ba>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a7c      	ldr	r2, [pc, #496]	@ (8005088 <DMA_Init+0x488>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	f000 808e 	beq.w	8004fba <DMA_Init+0x3ba>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a7a      	ldr	r2, [pc, #488]	@ (800508c <DMA_Init+0x48c>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	f000 8088 	beq.w	8004fba <DMA_Init+0x3ba>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a78      	ldr	r2, [pc, #480]	@ (8005090 <DMA_Init+0x490>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	f000 8082 	beq.w	8004fba <DMA_Init+0x3ba>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a76      	ldr	r2, [pc, #472]	@ (8005094 <DMA_Init+0x494>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d07c      	beq.n	8004fba <DMA_Init+0x3ba>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a74      	ldr	r2, [pc, #464]	@ (8005098 <DMA_Init+0x498>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d077      	beq.n	8004fba <DMA_Init+0x3ba>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a73      	ldr	r2, [pc, #460]	@ (800509c <DMA_Init+0x49c>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d072      	beq.n	8004fba <DMA_Init+0x3ba>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a71      	ldr	r2, [pc, #452]	@ (80050a0 <DMA_Init+0x4a0>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d06d      	beq.n	8004fba <DMA_Init+0x3ba>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a70      	ldr	r2, [pc, #448]	@ (80050a4 <DMA_Init+0x4a4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d068      	beq.n	8004fba <DMA_Init+0x3ba>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a6e      	ldr	r2, [pc, #440]	@ (80050a8 <DMA_Init+0x4a8>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d063      	beq.n	8004fba <DMA_Init+0x3ba>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a6d      	ldr	r2, [pc, #436]	@ (80050ac <DMA_Init+0x4ac>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d05e      	beq.n	8004fba <DMA_Init+0x3ba>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a6b      	ldr	r2, [pc, #428]	@ (80050b0 <DMA_Init+0x4b0>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d059      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a6a      	ldr	r2, [pc, #424]	@ (80050b4 <DMA_Init+0x4b4>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d054      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a68      	ldr	r2, [pc, #416]	@ (80050b8 <DMA_Init+0x4b8>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d04f      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a67      	ldr	r2, [pc, #412]	@ (80050bc <DMA_Init+0x4bc>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d04a      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a65      	ldr	r2, [pc, #404]	@ (80050c0 <DMA_Init+0x4c0>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d045      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a64      	ldr	r2, [pc, #400]	@ (80050c4 <DMA_Init+0x4c4>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d040      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a62      	ldr	r2, [pc, #392]	@ (80050c8 <DMA_Init+0x4c8>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d03b      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a61      	ldr	r2, [pc, #388]	@ (80050cc <DMA_Init+0x4cc>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d036      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a5f      	ldr	r2, [pc, #380]	@ (80050d0 <DMA_Init+0x4d0>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d031      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a5e      	ldr	r2, [pc, #376]	@ (80050d4 <DMA_Init+0x4d4>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d02c      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a5c      	ldr	r2, [pc, #368]	@ (80050d8 <DMA_Init+0x4d8>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d027      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a5b      	ldr	r2, [pc, #364]	@ (80050dc <DMA_Init+0x4dc>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d022      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a59      	ldr	r2, [pc, #356]	@ (80050e0 <DMA_Init+0x4e0>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d01d      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a58      	ldr	r2, [pc, #352]	@ (80050e4 <DMA_Init+0x4e4>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d018      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a56      	ldr	r2, [pc, #344]	@ (80050e8 <DMA_Init+0x4e8>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d013      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a55      	ldr	r2, [pc, #340]	@ (80050ec <DMA_Init+0x4ec>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d00e      	beq.n	8004fba <DMA_Init+0x3ba>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a53      	ldr	r2, [pc, #332]	@ (80050f0 <DMA_Init+0x4f0>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d009      	beq.n	8004fba <DMA_Init+0x3ba>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a52      	ldr	r2, [pc, #328]	@ (80050f4 <DMA_Init+0x4f4>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d004      	beq.n	8004fba <DMA_Init+0x3ba>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a50      	ldr	r2, [pc, #320]	@ (80050f8 <DMA_Init+0x4f8>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d101      	bne.n	8004fbe <DMA_Init+0x3be>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e000      	b.n	8004fc0 <DMA_Init+0x3c0>
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00d      	beq.n	8004fe0 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	e008      	b.n	8004fe0 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fd6:	d103      	bne.n	8004fe0 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004fde:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fe6:	4b45      	ldr	r3, [pc, #276]	@ (80050fc <DMA_Init+0x4fc>)
 8004fe8:	4013      	ands	r3, r2
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	6812      	ldr	r2, [r2, #0]
 8004fee:	68f9      	ldr	r1, [r7, #12]
 8004ff0:	430b      	orrs	r3, r1
 8004ff2:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a36      	ldr	r2, [pc, #216]	@ (80050dc <DMA_Init+0x4dc>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d022      	beq.n	800504c <DMA_Init+0x44c>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a35      	ldr	r2, [pc, #212]	@ (80050e0 <DMA_Init+0x4e0>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d01d      	beq.n	800504c <DMA_Init+0x44c>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a33      	ldr	r2, [pc, #204]	@ (80050e4 <DMA_Init+0x4e4>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d018      	beq.n	800504c <DMA_Init+0x44c>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a32      	ldr	r2, [pc, #200]	@ (80050e8 <DMA_Init+0x4e8>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d013      	beq.n	800504c <DMA_Init+0x44c>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a30      	ldr	r2, [pc, #192]	@ (80050ec <DMA_Init+0x4ec>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00e      	beq.n	800504c <DMA_Init+0x44c>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a2f      	ldr	r2, [pc, #188]	@ (80050f0 <DMA_Init+0x4f0>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d009      	beq.n	800504c <DMA_Init+0x44c>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a2d      	ldr	r2, [pc, #180]	@ (80050f4 <DMA_Init+0x4f4>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d004      	beq.n	800504c <DMA_Init+0x44c>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a2c      	ldr	r2, [pc, #176]	@ (80050f8 <DMA_Init+0x4f8>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d101      	bne.n	8005050 <DMA_Init+0x450>
 800504c:	2301      	movs	r3, #1
 800504e:	e000      	b.n	8005052 <DMA_Init+0x452>
 8005050:	2300      	movs	r3, #0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d007      	beq.n	8005066 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2200      	movs	r2, #0
 800505c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2200      	movs	r2, #0
 8005064:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2200      	movs	r2, #0
 800506c:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800506e:	bf00      	nop
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	40020050 	.word	0x40020050
 8005080:	50020050 	.word	0x50020050
 8005084:	400200d0 	.word	0x400200d0
 8005088:	500200d0 	.word	0x500200d0
 800508c:	40020150 	.word	0x40020150
 8005090:	50020150 	.word	0x50020150
 8005094:	400201d0 	.word	0x400201d0
 8005098:	500201d0 	.word	0x500201d0
 800509c:	40020250 	.word	0x40020250
 80050a0:	50020250 	.word	0x50020250
 80050a4:	400202d0 	.word	0x400202d0
 80050a8:	500202d0 	.word	0x500202d0
 80050ac:	40020350 	.word	0x40020350
 80050b0:	50020350 	.word	0x50020350
 80050b4:	400203d0 	.word	0x400203d0
 80050b8:	500203d0 	.word	0x500203d0
 80050bc:	40020450 	.word	0x40020450
 80050c0:	50020450 	.word	0x50020450
 80050c4:	400204d0 	.word	0x400204d0
 80050c8:	500204d0 	.word	0x500204d0
 80050cc:	40020550 	.word	0x40020550
 80050d0:	50020550 	.word	0x50020550
 80050d4:	400205d0 	.word	0x400205d0
 80050d8:	500205d0 	.word	0x500205d0
 80050dc:	40020650 	.word	0x40020650
 80050e0:	50020650 	.word	0x50020650
 80050e4:	400206d0 	.word	0x400206d0
 80050e8:	500206d0 	.word	0x500206d0
 80050ec:	40020750 	.word	0x40020750
 80050f0:	50020750 	.word	0x50020750
 80050f4:	400207d0 	.word	0x400207d0
 80050f8:	500207d0 	.word	0x500207d0
 80050fc:	3cc03180 	.word	0x3cc03180

08005100 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b086      	sub	sp, #24
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_DMAEx_List_Start_IT+0x16>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005112:	2b00      	cmp	r3, #0
 8005114:	d101      	bne.n	800511a <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e082      	b.n	8005220 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005120:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800512c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 800512e:	7dfb      	ldrb	r3, [r7, #23]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d005      	beq.n	8005140 <HAL_DMAEx_List_Start_IT+0x40>
 8005134:	7dfb      	ldrb	r3, [r7, #23]
 8005136:	2b02      	cmp	r3, #2
 8005138:	d16a      	bne.n	8005210 <HAL_DMAEx_List_Start_IT+0x110>
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d067      	beq.n	8005210 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b01      	cmp	r3, #1
 800514a:	d157      	bne.n	80051fc <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8005152:	2b01      	cmp	r3, #1
 8005154:	d101      	bne.n	800515a <HAL_DMAEx_List_Start_IT+0x5a>
 8005156:	2302      	movs	r3, #2
 8005158:	e062      	b.n	8005220 <HAL_DMAEx_List_Start_IT+0x120>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800516e:	2202      	movs	r2, #2
 8005170:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800517c:	2200      	movs	r2, #0
 800517e:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	695a      	ldr	r2, [r3, #20]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 800518e:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	695a      	ldr	r2, [r3, #20]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051a6:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d007      	beq.n	80051c0 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	695a      	ldr	r2, [r3, #20]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051be:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f107 010c 	add.w	r1, r7, #12
 80051ca:	2200      	movs	r2, #0
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 f94b 	bl	8005468 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4619      	mov	r1, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	0c0b      	lsrs	r3, r1, #16
 80051e0:	041b      	lsls	r3, r3, #16
 80051e2:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	461a      	mov	r2, r3
 80051ec:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80051f0:	4013      	ands	r3, r2
 80051f2:	68f9      	ldr	r1, [r7, #12]
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	6812      	ldr	r2, [r2, #0]
 80051f8:	430b      	orrs	r3, r1
 80051fa:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	695a      	ldr	r2, [r3, #20]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0201 	orr.w	r2, r2, #1
 800520a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 800520c:	2300      	movs	r3, #0
 800520e:	e007      	b.n	8005220 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2240      	movs	r2, #64	@ 0x40
 8005214:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
}
 8005220:	4618      	mov	r0, r3
 8005222:	3718      	adds	r7, #24
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <HAL_DMAEx_List_GetNodeConfig+0x16>
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e004      	b.n	800524c <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 8005242:	6839      	ldr	r1, [r7, #0]
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f805 	bl	8005254 <DMA_List_GetNodeConfig>

  return HAL_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	3708      	adds	r7, #8
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	6a1b      	ldr	r3, [r3, #32]
 8005262:	b2da      	uxtb	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0208 	and.w	r2, r3, #8
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0203 	and.w	r2, r3, #3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 800529c:	091b      	lsrs	r3, r3, #4
 800529e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052a2:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 80052ac:	0d1b      	lsrs	r3, r3, #20
 80052ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052b2:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	4b66      	ldr	r3, [pc, #408]	@ (8005464 <DMA_List_GetNodeConfig+0x210>)
 80052ca:	4013      	ands	r3, r2
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d008      	beq.n	80052fa <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052ee:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052f6:	60da      	str	r2, [r3, #12]
 80052f8:	e013      	b.n	8005322 <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800530e:	2b00      	cmp	r3, #0
 8005310:	d004      	beq.n	800531c <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005318:	60da      	str	r2, [r3, #12]
 800531a:	e002      	b.n	8005322 <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 800534a:	0c1b      	lsrs	r3, r3, #16
 800534c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	b29a      	uxth	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0302 	and.w	r3, r3, #2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d008      	beq.n	8005388 <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	0c1b      	lsrs	r3, r3, #16
 800537c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005380:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	64da      	str	r2, [r3, #76]	@ 0x4c
 8005386:	e002      	b.n	800538e <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	691a      	ldr	r2, [r3, #16]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d04a      	beq.n	8005440 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053b4:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 80053b6:	89fa      	ldrh	r2, [r7, #14]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	0c1b      	lsrs	r3, r3, #16
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80053c8:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 80053ca:	89fa      	ldrh	r2, [r7, #14]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d004      	beq.n	80053e6 <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053e0:	425a      	negs	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d004      	beq.n	80053fc <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f6:	425a      	negs	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8005402:	89fa      	ldrh	r2, [r7, #14]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	699b      	ldr	r3, [r3, #24]
 800540c:	0c1b      	lsrs	r3, r3, #16
 800540e:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 8005410:	89fa      	ldrh	r2, [r7, #14]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d004      	beq.n	800542c <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005426:	425a      	negs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	da11      	bge.n	8005458 <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005438:	425a      	negs	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 800543e:	e00b      	b.n	8005458 <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005458:	bf00      	nop
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	0c002000 	.word	0x0c002000

08005468 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8005468:	b480      	push	{r7}
 800546a:	b085      	sub	sp, #20
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6a1b      	ldr	r3, [r3, #32]
 8005478:	f003 0302 	and.w	r3, r3, #2
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00c      	beq.n	800549a <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d002      	beq.n	800548c <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	4a0d      	ldr	r2, [pc, #52]	@ (80054c0 <DMA_List_GetCLLRNodeInfo+0x58>)
 800548a:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00f      	beq.n	80054b2 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2207      	movs	r2, #7
 8005496:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8005498:	e00b      	b.n	80054b2 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d002      	beq.n	80054a6 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4a08      	ldr	r2, [pc, #32]	@ (80054c4 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80054a4:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d002      	beq.n	80054b2 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2205      	movs	r2, #5
 80054b0:	601a      	str	r2, [r3, #0]
}
 80054b2:	bf00      	nop
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	fe010000 	.word	0xfe010000
 80054c4:	f8010000 	.word	0xf8010000

080054c8 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	0c1b      	lsrs	r3, r3, #16
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 031f 	and.w	r3, r3, #31
 80054e4:	2201      	movs	r2, #1
 80054e6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ea:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	015a      	lsls	r2, r3, #5
 80054f0:	4b17      	ldr	r3, [pc, #92]	@ (8005550 <HAL_EXTI_IRQHandler+0x88>)
 80054f2:	4413      	add	r3, r2
 80054f4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4013      	ands	r3, r2
 80054fe:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d009      	beq.n	800551a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	4b0d      	ldr	r3, [pc, #52]	@ (8005554 <HAL_EXTI_IRQHandler+0x8c>)
 8005520:	4413      	add	r3, r2
 8005522:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4013      	ands	r3, r2
 800552c:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d009      	beq.n	8005548 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	693a      	ldr	r2, [r7, #16]
 8005538:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d002      	beq.n	8005548 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	4798      	blx	r3
    }
  }
}
 8005548:	bf00      	nop
 800554a:	3718      	adds	r7, #24
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	4602200c 	.word	0x4602200c
 8005554:	46022010 	.word	0x46022010

08005558 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d101      	bne.n	800556a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e142      	b.n	80057f0 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d106      	bne.n	8005584 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7fb fcfa 	bl	8000f78 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699a      	ldr	r2, [r3, #24]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0210 	bic.w	r2, r2, #16
 8005592:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005594:	f7fb ffb8 	bl	8001508 <HAL_GetTick>
 8005598:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800559a:	e012      	b.n	80055c2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800559c:	f7fb ffb4 	bl	8001508 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b0a      	cmp	r3, #10
 80055a8:	d90b      	bls.n	80055c2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055ae:	f043 0201 	orr.w	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2203      	movs	r2, #3
 80055ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e116      	b.n	80057f0 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	f003 0308 	and.w	r3, r3, #8
 80055cc:	2b08      	cmp	r3, #8
 80055ce:	d0e5      	beq.n	800559c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	699a      	ldr	r2, [r3, #24]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f042 0201 	orr.w	r2, r2, #1
 80055de:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055e0:	f7fb ff92 	bl	8001508 <HAL_GetTick>
 80055e4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80055e6:	e012      	b.n	800560e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80055e8:	f7fb ff8e 	bl	8001508 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	2b0a      	cmp	r3, #10
 80055f4:	d90b      	bls.n	800560e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055fa:	f043 0201 	orr.w	r2, r3, #1
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2203      	movs	r2, #3
 8005606:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e0f0      	b.n	80057f0 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d0e5      	beq.n	80055e8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699a      	ldr	r2, [r3, #24]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0202 	orr.w	r2, r2, #2
 800562a:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800562c:	4a72      	ldr	r2, [pc, #456]	@ (80057f8 <HAL_FDCAN_Init+0x2a0>)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	7c1b      	ldrb	r3, [r3, #16]
 8005638:	2b01      	cmp	r3, #1
 800563a:	d108      	bne.n	800564e <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699a      	ldr	r2, [r3, #24]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800564a:	619a      	str	r2, [r3, #24]
 800564c:	e007      	b.n	800565e <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	699a      	ldr	r2, [r3, #24]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800565c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	7c5b      	ldrb	r3, [r3, #17]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d108      	bne.n	8005678 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	699a      	ldr	r2, [r3, #24]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005674:	619a      	str	r2, [r3, #24]
 8005676:	e007      	b.n	8005688 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699a      	ldr	r2, [r3, #24]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005686:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	7c9b      	ldrb	r3, [r3, #18]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d108      	bne.n	80056a2 <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	699a      	ldr	r2, [r3, #24]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800569e:	619a      	str	r2, [r3, #24]
 80056a0:	e007      	b.n	80056b2 <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	699a      	ldr	r2, [r3, #24]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80056b0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689a      	ldr	r2, [r3, #8]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	430a      	orrs	r2, r1
 80056c6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	699a      	ldr	r2, [r3, #24]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80056d6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	691a      	ldr	r2, [r3, #16]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 0210 	bic.w	r2, r2, #16
 80056e6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d108      	bne.n	8005702 <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699a      	ldr	r2, [r3, #24]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f042 0204 	orr.w	r2, r2, #4
 80056fe:	619a      	str	r2, [r3, #24]
 8005700:	e02c      	b.n	800575c <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d028      	beq.n	800575c <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	2b02      	cmp	r3, #2
 8005710:	d01c      	beq.n	800574c <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	699a      	ldr	r2, [r3, #24]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005720:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	691a      	ldr	r2, [r3, #16]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f042 0210 	orr.w	r2, r2, #16
 8005730:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	2b03      	cmp	r3, #3
 8005738:	d110      	bne.n	800575c <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	699a      	ldr	r2, [r3, #24]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f042 0220 	orr.w	r2, r2, #32
 8005748:	619a      	str	r2, [r3, #24]
 800574a:	e007      	b.n	800575c <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699a      	ldr	r2, [r3, #24]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f042 0220 	orr.w	r2, r2, #32
 800575a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	3b01      	subs	r3, #1
 8005762:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	69db      	ldr	r3, [r3, #28]
 8005768:	3b01      	subs	r3, #1
 800576a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800576c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005774:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	3b01      	subs	r3, #1
 800577e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005784:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005786:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005790:	d115      	bne.n	80057be <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005796:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579c:	3b01      	subs	r3, #1
 800579e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80057a0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a6:	3b01      	subs	r3, #1
 80057a8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80057aa:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b2:	3b01      	subs	r3, #1
 80057b4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80057ba:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80057bc:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 f9b9 	bl	8005b4c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	4000a500 	.word	0x4000a500

080057fc <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b08c      	sub	sp, #48	@ 0x30
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800580a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800580e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005816:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005818:	4013      	ands	r3, r2
 800581a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005822:	f003 0307 	and.w	r3, r3, #7
 8005826:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800582e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005830:	4013      	ands	r3, r2
 8005832:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800583a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800583e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005848:	4013      	ands	r3, r2
 800584a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005852:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005856:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800585e:	6a3a      	ldr	r2, [r7, #32]
 8005860:	4013      	ands	r3, r2
 8005862:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800586a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800586e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005876:	69fa      	ldr	r2, [r7, #28]
 8005878:	4013      	ands	r3, r2
 800587a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005882:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800588a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	099b      	lsrs	r3, r3, #6
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00c      	beq.n	80058b2 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	099b      	lsrs	r3, r3, #6
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d006      	beq.n	80058b2 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2240      	movs	r2, #64	@ 0x40
 80058aa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 f92d 	bl	8005b0c <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	0a1b      	lsrs	r3, r3, #8
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d01a      	beq.n	80058f4 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	0a1b      	lsrs	r3, r3, #8
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d014      	beq.n	80058f4 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80058d2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4013      	ands	r3, r2
 80058e0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80058ea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80058ec:	6939      	ldr	r1, [r7, #16]
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f000 f8ed 	bl	8005ace <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80058f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d007      	beq.n	800590a <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005900:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005902:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f8ac 	bl	8005a62 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800590a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800590c:	2b00      	cmp	r3, #0
 800590e:	d007      	beq.n	8005920 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005916:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005918:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f8ac 	bl	8005a78 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	2b00      	cmp	r3, #0
 8005924:	d007      	beq.n	8005936 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800592c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800592e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 f8ac 	bl	8005a8e <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	0a5b      	lsrs	r3, r3, #9
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00d      	beq.n	800595e <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	0a5b      	lsrs	r3, r3, #9
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b00      	cmp	r3, #0
 800594c:	d007      	beq.n	800595e <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005956:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 f8a3 	bl	8005aa4 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	09db      	lsrs	r3, r3, #7
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d019      	beq.n	800599e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	09db      	lsrs	r3, r3, #7
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d013      	beq.n	800599e <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800597e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005988:	68fa      	ldr	r2, [r7, #12]
 800598a:	4013      	ands	r3, r2
 800598c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2280      	movs	r2, #128	@ 0x80
 8005994:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005996:	68f9      	ldr	r1, [r7, #12]
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f88d 	bl	8005ab8 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	0b5b      	lsrs	r3, r3, #13
 80059a2:	f003 0301 	and.w	r3, r3, #1
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00d      	beq.n	80059c6 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	0b5b      	lsrs	r3, r3, #13
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d007      	beq.n	80059c6 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80059be:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 f88f 	bl	8005ae4 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	0bdb      	lsrs	r3, r3, #15
 80059ca:	f003 0301 	and.w	r3, r3, #1
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00d      	beq.n	80059ee <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	0bdb      	lsrs	r3, r3, #15
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d007      	beq.n	80059ee <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80059e6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f885 	bl	8005af8 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	0b9b      	lsrs	r3, r3, #14
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d010      	beq.n	8005a1c <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	0b9b      	lsrs	r3, r3, #14
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00a      	beq.n	8005a1c <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005a0e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a14:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d007      	beq.n	8005a32 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	69fa      	ldr	r2, [r7, #28]
 8005a28:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005a2a:	69f9      	ldr	r1, [r7, #28]
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f000 f881 	bl	8005b34 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005a32:	6a3b      	ldr	r3, [r7, #32]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d009      	beq.n	8005a4c <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6a3a      	ldr	r2, [r7, #32]
 8005a3e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	431a      	orrs	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d002      	beq.n	8005a5a <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 f863 	bl	8005b20 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005a5a:	bf00      	nop
 8005a5c:	3730      	adds	r7, #48	@ 0x30
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005a62:	b480      	push	{r7}
 8005a64:	b083      	sub	sp, #12
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
 8005a6a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005a6c:	bf00      	nop
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005a82:	bf00      	nop
 8005a84:	370c      	adds	r7, #12
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr

08005a8e <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b083      	sub	sp, #12
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
 8005a96:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005ac2:	bf00      	nop
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b083      	sub	sp, #12
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
 8005ad6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005b3e:	bf00      	nop
 8005b40:	370c      	adds	r7, #12
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
	...

08005b4c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b085      	sub	sp, #20
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005b54:	4b27      	ldr	r3, [pc, #156]	@ (8005bf4 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8005b56:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b66:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b6e:	041a      	lsls	r2, r3, #16
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	430a      	orrs	r2, r1
 8005b76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b8c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b94:	061a      	lsls	r2, r3, #24
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	e005      	b.n	8005bda <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	3304      	adds	r3, #4
 8005bd8:	60fb      	str	r3, [r7, #12]
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d3f3      	bcc.n	8005bce <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8005be6:	bf00      	nop
 8005be8:	bf00      	nop
 8005bea:	3714      	adds	r7, #20
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	4000ac00 	.word	0x4000ac00

08005bf8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b089      	sub	sp, #36	@ 0x24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8005c02:	2300      	movs	r3, #0
 8005c04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005c0a:	e1c2      	b.n	8005f92 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	2101      	movs	r1, #1
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	fa01 f303 	lsl.w	r3, r1, r3
 8005c18:	4013      	ands	r3, r2
 8005c1a:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	f000 81b2 	beq.w	8005f8c <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a55      	ldr	r2, [pc, #340]	@ (8005d80 <HAL_GPIO_Init+0x188>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d15d      	bne.n	8005cec <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8005c36:	2201      	movs	r2, #1
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3e:	43db      	mvns	r3, r3
 8005c40:	69fa      	ldr	r2, [r7, #28]
 8005c42:	4013      	ands	r3, r2
 8005c44:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f003 0201 	and.w	r2, r3, #1
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	fa02 f303 	lsl.w	r3, r2, r3
 8005c54:	69fa      	ldr	r2, [r7, #28]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	69fa      	ldr	r2, [r7, #28]
 8005c5e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8005c60:	4a48      	ldr	r2, [pc, #288]	@ (8005d84 <HAL_GPIO_Init+0x18c>)
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005c68:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8005c6a:	4a46      	ldr	r2, [pc, #280]	@ (8005d84 <HAL_GPIO_Init+0x18c>)
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	00db      	lsls	r3, r3, #3
 8005c70:	4413      	add	r3, r2
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	08da      	lsrs	r2, r3, #3
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	3208      	adds	r2, #8
 8005c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c82:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	f003 0307 	and.w	r3, r3, #7
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	220f      	movs	r2, #15
 8005c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c92:	43db      	mvns	r3, r3
 8005c94:	69fa      	ldr	r2, [r7, #28]
 8005c96:	4013      	ands	r3, r2
 8005c98:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	f003 0307 	and.w	r3, r3, #7
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	220b      	movs	r2, #11
 8005ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca8:	69fa      	ldr	r2, [r7, #28]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	08da      	lsrs	r2, r3, #3
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	3208      	adds	r2, #8
 8005cb6:	69f9      	ldr	r1, [r7, #28]
 8005cb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	2203      	movs	r2, #3
 8005cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ccc:	43db      	mvns	r3, r3
 8005cce:	69fa      	ldr	r2, [r7, #28]
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	2202      	movs	r2, #2
 8005cda:	fa02 f303 	lsl.w	r3, r2, r3
 8005cde:	69fa      	ldr	r2, [r7, #28]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	69fa      	ldr	r2, [r7, #28]
 8005ce8:	601a      	str	r2, [r3, #0]
 8005cea:	e067      	b.n	8005dbc <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d003      	beq.n	8005cfc <HAL_GPIO_Init+0x104>
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	2b12      	cmp	r3, #18
 8005cfa:	d145      	bne.n	8005d88 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	08da      	lsrs	r2, r3, #3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	3208      	adds	r2, #8
 8005d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d08:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f003 0307 	and.w	r3, r3, #7
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	220f      	movs	r2, #15
 8005d14:	fa02 f303 	lsl.w	r3, r2, r3
 8005d18:	43db      	mvns	r3, r3
 8005d1a:	69fa      	ldr	r2, [r7, #28]
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	f003 020f 	and.w	r2, r3, #15
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f003 0307 	and.w	r3, r3, #7
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	fa02 f303 	lsl.w	r3, r2, r3
 8005d34:	69fa      	ldr	r2, [r7, #28]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	08da      	lsrs	r2, r3, #3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	3208      	adds	r2, #8
 8005d42:	69f9      	ldr	r1, [r7, #28]
 8005d44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	2203      	movs	r2, #3
 8005d54:	fa02 f303 	lsl.w	r3, r2, r3
 8005d58:	43db      	mvns	r3, r3
 8005d5a:	69fa      	ldr	r2, [r7, #28]
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	f003 0203 	and.w	r2, r3, #3
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d70:	69fa      	ldr	r2, [r7, #28]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	69fa      	ldr	r2, [r7, #28]
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	e01e      	b.n	8005dbc <HAL_GPIO_Init+0x1c4>
 8005d7e:	bf00      	nop
 8005d80:	46020000 	.word	0x46020000
 8005d84:	080093a8 	.word	0x080093a8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	2203      	movs	r2, #3
 8005d94:	fa02 f303 	lsl.w	r3, r2, r3
 8005d98:	43db      	mvns	r3, r3
 8005d9a:	69fa      	ldr	r2, [r7, #28]
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	f003 0203 	and.w	r2, r3, #3
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	005b      	lsls	r3, r3, #1
 8005dac:	fa02 f303 	lsl.w	r3, r2, r3
 8005db0:	69fa      	ldr	r2, [r7, #28]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	69fa      	ldr	r2, [r7, #28]
 8005dba:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d00b      	beq.n	8005ddc <HAL_GPIO_Init+0x1e4>
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d007      	beq.n	8005ddc <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005dd0:	2b11      	cmp	r3, #17
 8005dd2:	d003      	beq.n	8005ddc <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	2b12      	cmp	r3, #18
 8005dda:	d130      	bne.n	8005e3e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	005b      	lsls	r3, r3, #1
 8005de6:	2203      	movs	r2, #3
 8005de8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dec:	43db      	mvns	r3, r3
 8005dee:	69fa      	ldr	r2, [r7, #28]
 8005df0:	4013      	ands	r3, r2
 8005df2:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	68da      	ldr	r2, [r3, #12]
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	005b      	lsls	r3, r3, #1
 8005dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005e00:	69fa      	ldr	r2, [r7, #28]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	69fa      	ldr	r2, [r7, #28]
 8005e0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005e12:	2201      	movs	r2, #1
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1a:	43db      	mvns	r3, r3
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	4013      	ands	r3, r2
 8005e20:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	091b      	lsrs	r3, r3, #4
 8005e28:	f003 0201 	and.w	r2, r3, #1
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e32:	69fa      	ldr	r2, [r7, #28]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	69fa      	ldr	r2, [r7, #28]
 8005e3c:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	2b03      	cmp	r3, #3
 8005e44:	d107      	bne.n	8005e56 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8005e4a:	2b03      	cmp	r3, #3
 8005e4c:	d11b      	bne.n	8005e86 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d017      	beq.n	8005e86 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	005b      	lsls	r3, r3, #1
 8005e60:	2203      	movs	r2, #3
 8005e62:	fa02 f303 	lsl.w	r3, r2, r3
 8005e66:	43db      	mvns	r3, r3
 8005e68:	69fa      	ldr	r2, [r7, #28]
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	689a      	ldr	r2, [r3, #8]
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	005b      	lsls	r3, r3, #1
 8005e76:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7a:	69fa      	ldr	r2, [r7, #28]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	69fa      	ldr	r2, [r7, #28]
 8005e84:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d07c      	beq.n	8005f8c <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8005e92:	4a47      	ldr	r2, [pc, #284]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	089b      	lsrs	r3, r3, #2
 8005e98:	3318      	adds	r3, #24
 8005e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e9e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f003 0303 	and.w	r3, r3, #3
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	220f      	movs	r2, #15
 8005eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005eae:	43db      	mvns	r3, r3
 8005eb0:	69fa      	ldr	r2, [r7, #28]
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	0a9a      	lsrs	r2, r3, #10
 8005eba:	4b3e      	ldr	r3, [pc, #248]	@ (8005fb4 <HAL_GPIO_Init+0x3bc>)
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	f002 0203 	and.w	r2, r2, #3
 8005ec4:	00d2      	lsls	r2, r2, #3
 8005ec6:	4093      	lsls	r3, r2
 8005ec8:	69fa      	ldr	r2, [r7, #28]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8005ece:	4938      	ldr	r1, [pc, #224]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	089b      	lsrs	r3, r3, #2
 8005ed4:	3318      	adds	r3, #24
 8005ed6:	69fa      	ldr	r2, [r7, #28]
 8005ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8005edc:	4b34      	ldr	r3, [pc, #208]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	43db      	mvns	r3, r3
 8005ee6:	69fa      	ldr	r2, [r7, #28]
 8005ee8:	4013      	ands	r3, r2
 8005eea:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d003      	beq.n	8005f00 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8005ef8:	69fa      	ldr	r2, [r7, #28]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8005f00:	4a2b      	ldr	r2, [pc, #172]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8005f06:	4b2a      	ldr	r3, [pc, #168]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	43db      	mvns	r3, r3
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	4013      	ands	r3, r2
 8005f14:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d003      	beq.n	8005f2a <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8005f22:	69fa      	ldr	r2, [r7, #28]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8005f2a:	4a21      	ldr	r2, [pc, #132]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005f30:	4b1f      	ldr	r3, [pc, #124]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f36:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	43db      	mvns	r3, r3
 8005f3c:	69fa      	ldr	r2, [r7, #28]
 8005f3e:	4013      	ands	r3, r2
 8005f40:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d003      	beq.n	8005f56 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8005f4e:	69fa      	ldr	r2, [r7, #28]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8005f56:	4a16      	ldr	r2, [pc, #88]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8005f5e:	4b14      	ldr	r3, [pc, #80]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f64:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	69fa      	ldr	r2, [r7, #28]
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d003      	beq.n	8005f84 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8005f7c:	69fa      	ldr	r2, [r7, #28]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005f84:	4a0a      	ldr	r2, [pc, #40]	@ (8005fb0 <HAL_GPIO_Init+0x3b8>)
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	3301      	adds	r3, #1
 8005f90:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	fa22 f303 	lsr.w	r3, r2, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f47f ae35 	bne.w	8005c0c <HAL_GPIO_Init+0x14>
  }
}
 8005fa2:	bf00      	nop
 8005fa4:	bf00      	nop
 8005fa6:	3724      	adds	r7, #36	@ 0x24
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	46022000 	.word	0x46022000
 8005fb4:	002f7f7f 	.word	0x002f7f7f

08005fb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	807b      	strh	r3, [r7, #2]
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005fc8:	787b      	ldrb	r3, [r7, #1]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005fce:	887a      	ldrh	r2, [r7, #2]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005fd4:	e002      	b.n	8005fdc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8005fd6:	887a      	ldrh	r2, [r7, #2]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005fdc:	bf00      	nop
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	4603      	mov	r3, r0
 8005ff0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8005ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8006030 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8005ff4:	68da      	ldr	r2, [r3, #12]
 8005ff6:	88fb      	ldrh	r3, [r7, #6]
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d006      	beq.n	800600c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8005ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8006030 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8006000:	88fb      	ldrh	r3, [r7, #6]
 8006002:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8006004:	88fb      	ldrh	r3, [r7, #6]
 8006006:	4618      	mov	r0, r3
 8006008:	f000 f814 	bl	8006034 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800600c:	4b08      	ldr	r3, [pc, #32]	@ (8006030 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800600e:	691a      	ldr	r2, [r3, #16]
 8006010:	88fb      	ldrh	r3, [r7, #6]
 8006012:	4013      	ands	r3, r2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d006      	beq.n	8006026 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8006018:	4a05      	ldr	r2, [pc, #20]	@ (8006030 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800601a:	88fb      	ldrh	r3, [r7, #6]
 800601c:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800601e:	88fb      	ldrh	r3, [r7, #6]
 8006020:	4618      	mov	r0, r3
 8006022:	f000 f812 	bl	800604a <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8006026:	bf00      	nop
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	46022000 	.word	0x46022000

08006034 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	4603      	mov	r3, r0
 800603c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800603e:	bf00      	nop
 8006040:	370c      	adds	r7, #12
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr

0800604a <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800604a:	b480      	push	{r7}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	4603      	mov	r3, r0
 8006052:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8006054:	bf00      	nop
 8006056:	370c      	adds	r7, #12
 8006058:	46bd      	mov	sp, r7
 800605a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605e:	4770      	bx	lr

08006060 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8006060:	b480      	push	{r7}
 8006062:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8006064:	4b05      	ldr	r3, [pc, #20]	@ (800607c <HAL_ICACHE_Enable+0x1c>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a04      	ldr	r2, [pc, #16]	@ (800607c <HAL_ICACHE_Enable+0x1c>)
 800606a:	f043 0301 	orr.w	r3, r3, #1
 800606e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr
 800607c:	40030400 	.word	0x40030400

08006080 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006080:	b480      	push	{r7}
 8006082:	b085      	sub	sp, #20
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8006088:	4b39      	ldr	r3, [pc, #228]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800608a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800608c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006090:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	429a      	cmp	r2, r3
 8006098:	d10b      	bne.n	80060b2 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060a0:	d905      	bls.n	80060ae <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80060a2:	4b33      	ldr	r3, [pc, #204]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	4a32      	ldr	r2, [pc, #200]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060ac:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80060ae:	2300      	movs	r3, #0
 80060b0:	e057      	b.n	8006162 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b8:	d90a      	bls.n	80060d0 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80060ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	4a2a      	ldr	r2, [pc, #168]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060cc:	60d3      	str	r3, [r2, #12]
 80060ce:	e007      	b.n	80060e0 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80060d0:	4b27      	ldr	r3, [pc, #156]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80060d8:	4925      	ldr	r1, [pc, #148]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4313      	orrs	r3, r2
 80060de:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80060e0:	4b24      	ldr	r3, [pc, #144]	@ (8006174 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a24      	ldr	r2, [pc, #144]	@ (8006178 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80060e6:	fba2 2303 	umull	r2, r3, r2, r3
 80060ea:	099b      	lsrs	r3, r3, #6
 80060ec:	2232      	movs	r2, #50	@ 0x32
 80060ee:	fb02 f303 	mul.w	r3, r2, r3
 80060f2:	4a21      	ldr	r2, [pc, #132]	@ (8006178 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80060f4:	fba2 2303 	umull	r2, r3, r2, r3
 80060f8:	099b      	lsrs	r3, r3, #6
 80060fa:	3301      	adds	r3, #1
 80060fc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80060fe:	e002      	b.n	8006106 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	3b01      	subs	r3, #1
 8006104:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8006106:	4b1a      	ldr	r3, [pc, #104]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d102      	bne.n	8006118 <HAL_PWREx_ControlVoltageScaling+0x98>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d1f3      	bne.n	8006100 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d01b      	beq.n	8006156 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800611e:	4b15      	ldr	r3, [pc, #84]	@ (8006174 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a15      	ldr	r2, [pc, #84]	@ (8006178 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006124:	fba2 2303 	umull	r2, r3, r2, r3
 8006128:	099b      	lsrs	r3, r3, #6
 800612a:	2232      	movs	r2, #50	@ 0x32
 800612c:	fb02 f303 	mul.w	r3, r2, r3
 8006130:	4a11      	ldr	r2, [pc, #68]	@ (8006178 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8006132:	fba2 2303 	umull	r2, r3, r2, r3
 8006136:	099b      	lsrs	r3, r3, #6
 8006138:	3301      	adds	r3, #1
 800613a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800613c:	e002      	b.n	8006144 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	3b01      	subs	r3, #1
 8006142:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8006144:	4b0a      	ldr	r3, [pc, #40]	@ (8006170 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8006146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d102      	bne.n	8006156 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1f3      	bne.n	800613e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d101      	bne.n	8006160 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 800615c:	2303      	movs	r3, #3
 800615e:	e000      	b.n	8006162 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	46020800 	.word	0x46020800
 8006174:	20000000 	.word	0x20000000
 8006178:	10624dd3 	.word	0x10624dd3

0800617c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8006180:	4b04      	ldr	r3, [pc, #16]	@ (8006194 <HAL_PWREx_GetVoltageRange+0x18>)
 8006182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006184:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8006188:	4618      	mov	r0, r3
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	46020800 	.word	0x46020800

08006198 <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 8006198:	b480      	push	{r7}
 800619a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 800619c:	4b05      	ldr	r3, [pc, #20]	@ (80061b4 <HAL_PWREx_EnableVddA+0x1c>)
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	4a04      	ldr	r2, [pc, #16]	@ (80061b4 <HAL_PWREx_EnableVddA+0x1c>)
 80061a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061a6:	6113      	str	r3, [r2, #16]
}
 80061a8:	bf00      	nop
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	46020800 	.word	0x46020800

080061b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b08e      	sub	sp, #56	@ 0x38
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80061c0:	2300      	movs	r3, #0
 80061c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d102      	bne.n	80061d2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	f000 bec8 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061d2:	4b99      	ldr	r3, [pc, #612]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	f003 030c 	and.w	r3, r3, #12
 80061da:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061dc:	4b96      	ldr	r3, [pc, #600]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80061de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e0:	f003 0303 	and.w	r3, r3, #3
 80061e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0310 	and.w	r3, r3, #16
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 816c 	beq.w	80064cc <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80061f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d007      	beq.n	800620a <HAL_RCC_OscConfig+0x52>
 80061fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fc:	2b0c      	cmp	r3, #12
 80061fe:	f040 80de 	bne.w	80063be <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006204:	2b01      	cmp	r3, #1
 8006206:	f040 80da 	bne.w	80063be <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d102      	bne.n	8006218 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	f000 bea5 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800621c:	4b86      	ldr	r3, [pc, #536]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d004      	beq.n	8006232 <HAL_RCC_OscConfig+0x7a>
 8006228:	4b83      	ldr	r3, [pc, #524]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006230:	e005      	b.n	800623e <HAL_RCC_OscConfig+0x86>
 8006232:	4b81      	ldr	r3, [pc, #516]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006234:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006238:	041b      	lsls	r3, r3, #16
 800623a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800623e:	4293      	cmp	r3, r2
 8006240:	d255      	bcs.n	80062ee <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10a      	bne.n	800625e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624c:	4618      	mov	r0, r3
 800624e:	f001 f9a1 	bl	8007594 <RCC_SetFlashLatencyFromMSIRange>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d002      	beq.n	800625e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	f000 be82 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800625e:	4b76      	ldr	r3, [pc, #472]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	4a75      	ldr	r2, [pc, #468]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006264:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006268:	6093      	str	r3, [r2, #8]
 800626a:	4b73      	ldr	r3, [pc, #460]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006276:	4970      	ldr	r1, [pc, #448]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006278:	4313      	orrs	r3, r2
 800627a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006280:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006284:	d309      	bcc.n	800629a <HAL_RCC_OscConfig+0xe2>
 8006286:	4b6c      	ldr	r3, [pc, #432]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	f023 021f 	bic.w	r2, r3, #31
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	4969      	ldr	r1, [pc, #420]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006294:	4313      	orrs	r3, r2
 8006296:	60cb      	str	r3, [r1, #12]
 8006298:	e07e      	b.n	8006398 <HAL_RCC_OscConfig+0x1e0>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629e:	2b00      	cmp	r3, #0
 80062a0:	da0a      	bge.n	80062b8 <HAL_RCC_OscConfig+0x100>
 80062a2:	4b65      	ldr	r3, [pc, #404]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6a1b      	ldr	r3, [r3, #32]
 80062ae:	015b      	lsls	r3, r3, #5
 80062b0:	4961      	ldr	r1, [pc, #388]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60cb      	str	r3, [r1, #12]
 80062b6:	e06f      	b.n	8006398 <HAL_RCC_OscConfig+0x1e0>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062c0:	d30a      	bcc.n	80062d8 <HAL_RCC_OscConfig+0x120>
 80062c2:	4b5d      	ldr	r3, [pc, #372]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	029b      	lsls	r3, r3, #10
 80062d0:	4959      	ldr	r1, [pc, #356]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062d2:	4313      	orrs	r3, r2
 80062d4:	60cb      	str	r3, [r1, #12]
 80062d6:	e05f      	b.n	8006398 <HAL_RCC_OscConfig+0x1e0>
 80062d8:	4b57      	ldr	r3, [pc, #348]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6a1b      	ldr	r3, [r3, #32]
 80062e4:	03db      	lsls	r3, r3, #15
 80062e6:	4954      	ldr	r1, [pc, #336]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	60cb      	str	r3, [r1, #12]
 80062ec:	e054      	b.n	8006398 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80062ee:	4b52      	ldr	r3, [pc, #328]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	4a51      	ldr	r2, [pc, #324]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80062f8:	6093      	str	r3, [r2, #8]
 80062fa:	4b4f      	ldr	r3, [pc, #316]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006306:	494c      	ldr	r1, [pc, #304]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006308:	4313      	orrs	r3, r2
 800630a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006310:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006314:	d309      	bcc.n	800632a <HAL_RCC_OscConfig+0x172>
 8006316:	4b48      	ldr	r3, [pc, #288]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	f023 021f 	bic.w	r2, r3, #31
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	4945      	ldr	r1, [pc, #276]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006324:	4313      	orrs	r3, r2
 8006326:	60cb      	str	r3, [r1, #12]
 8006328:	e028      	b.n	800637c <HAL_RCC_OscConfig+0x1c4>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632e:	2b00      	cmp	r3, #0
 8006330:	da0a      	bge.n	8006348 <HAL_RCC_OscConfig+0x190>
 8006332:	4b41      	ldr	r3, [pc, #260]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a1b      	ldr	r3, [r3, #32]
 800633e:	015b      	lsls	r3, r3, #5
 8006340:	493d      	ldr	r1, [pc, #244]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006342:	4313      	orrs	r3, r2
 8006344:	60cb      	str	r3, [r1, #12]
 8006346:	e019      	b.n	800637c <HAL_RCC_OscConfig+0x1c4>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006350:	d30a      	bcc.n	8006368 <HAL_RCC_OscConfig+0x1b0>
 8006352:	4b39      	ldr	r3, [pc, #228]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	029b      	lsls	r3, r3, #10
 8006360:	4935      	ldr	r1, [pc, #212]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006362:	4313      	orrs	r3, r2
 8006364:	60cb      	str	r3, [r1, #12]
 8006366:	e009      	b.n	800637c <HAL_RCC_OscConfig+0x1c4>
 8006368:	4b33      	ldr	r3, [pc, #204]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	03db      	lsls	r3, r3, #15
 8006376:	4930      	ldr	r1, [pc, #192]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006378:	4313      	orrs	r3, r2
 800637a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800637c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10a      	bne.n	8006398 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006386:	4618      	mov	r0, r3
 8006388:	f001 f904 	bl	8007594 <RCC_SetFlashLatencyFromMSIRange>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d002      	beq.n	8006398 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	f000 bde5 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8006398:	f001 f8e2 	bl	8007560 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800639c:	4b27      	ldr	r3, [pc, #156]	@ (800643c <HAL_RCC_OscConfig+0x284>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7fb f827 	bl	80013f4 <HAL_InitTick>
 80063a6:	4603      	mov	r3, r0
 80063a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80063ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f000 808a 	beq.w	80064ca <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80063b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063ba:	f000 bdd2 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	69db      	ldr	r3, [r3, #28]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d066      	beq.n	8006494 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80063c6:	4b1c      	ldr	r3, [pc, #112]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80063cc:	f043 0301 	orr.w	r3, r3, #1
 80063d0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80063d2:	f7fb f899 	bl	8001508 <HAL_GetTick>
 80063d6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80063d8:	e009      	b.n	80063ee <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80063da:	f7fb f895 	bl	8001508 <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d902      	bls.n	80063ee <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80063e8:	2303      	movs	r3, #3
 80063ea:	f000 bdba 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80063ee:	4b12      	ldr	r3, [pc, #72]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0304 	and.w	r3, r3, #4
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d0ef      	beq.n	80063da <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80063fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	4a0e      	ldr	r2, [pc, #56]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006400:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006404:	6093      	str	r3, [r2, #8]
 8006406:	4b0c      	ldr	r3, [pc, #48]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006412:	4909      	ldr	r1, [pc, #36]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006414:	4313      	orrs	r3, r2
 8006416:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006420:	d30e      	bcc.n	8006440 <HAL_RCC_OscConfig+0x288>
 8006422:	4b05      	ldr	r3, [pc, #20]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	f023 021f 	bic.w	r2, r3, #31
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	4902      	ldr	r1, [pc, #8]	@ (8006438 <HAL_RCC_OscConfig+0x280>)
 8006430:	4313      	orrs	r3, r2
 8006432:	60cb      	str	r3, [r1, #12]
 8006434:	e04a      	b.n	80064cc <HAL_RCC_OscConfig+0x314>
 8006436:	bf00      	nop
 8006438:	46020c00 	.word	0x46020c00
 800643c:	20000004 	.word	0x20000004
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	2b00      	cmp	r3, #0
 8006446:	da0a      	bge.n	800645e <HAL_RCC_OscConfig+0x2a6>
 8006448:	4b98      	ldr	r3, [pc, #608]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6a1b      	ldr	r3, [r3, #32]
 8006454:	015b      	lsls	r3, r3, #5
 8006456:	4995      	ldr	r1, [pc, #596]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006458:	4313      	orrs	r3, r2
 800645a:	60cb      	str	r3, [r1, #12]
 800645c:	e036      	b.n	80064cc <HAL_RCC_OscConfig+0x314>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006466:	d30a      	bcc.n	800647e <HAL_RCC_OscConfig+0x2c6>
 8006468:	4b90      	ldr	r3, [pc, #576]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	029b      	lsls	r3, r3, #10
 8006476:	498d      	ldr	r1, [pc, #564]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006478:	4313      	orrs	r3, r2
 800647a:	60cb      	str	r3, [r1, #12]
 800647c:	e026      	b.n	80064cc <HAL_RCC_OscConfig+0x314>
 800647e:	4b8b      	ldr	r3, [pc, #556]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6a1b      	ldr	r3, [r3, #32]
 800648a:	03db      	lsls	r3, r3, #15
 800648c:	4987      	ldr	r1, [pc, #540]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800648e:	4313      	orrs	r3, r2
 8006490:	60cb      	str	r3, [r1, #12]
 8006492:	e01b      	b.n	80064cc <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8006494:	4b85      	ldr	r3, [pc, #532]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a84      	ldr	r2, [pc, #528]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800649a:	f023 0301 	bic.w	r3, r3, #1
 800649e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80064a0:	f7fb f832 	bl	8001508 <HAL_GetTick>
 80064a4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80064a6:	e009      	b.n	80064bc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80064a8:	f7fb f82e 	bl	8001508 <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d902      	bls.n	80064bc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	f000 bd53 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80064bc:	4b7b      	ldr	r3, [pc, #492]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0304 	and.w	r3, r3, #4
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1ef      	bne.n	80064a8 <HAL_RCC_OscConfig+0x2f0>
 80064c8:	e000      	b.n	80064cc <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80064ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0301 	and.w	r3, r3, #1
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f000 808b 	beq.w	80065f0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80064da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064dc:	2b08      	cmp	r3, #8
 80064de:	d005      	beq.n	80064ec <HAL_RCC_OscConfig+0x334>
 80064e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e2:	2b0c      	cmp	r3, #12
 80064e4:	d109      	bne.n	80064fa <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80064e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e8:	2b03      	cmp	r3, #3
 80064ea:	d106      	bne.n	80064fa <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d17d      	bne.n	80065f0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	f000 bd34 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006502:	d106      	bne.n	8006512 <HAL_RCC_OscConfig+0x35a>
 8006504:	4b69      	ldr	r3, [pc, #420]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a68      	ldr	r2, [pc, #416]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800650a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800650e:	6013      	str	r3, [r2, #0]
 8006510:	e041      	b.n	8006596 <HAL_RCC_OscConfig+0x3de>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800651a:	d112      	bne.n	8006542 <HAL_RCC_OscConfig+0x38a>
 800651c:	4b63      	ldr	r3, [pc, #396]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a62      	ldr	r2, [pc, #392]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006522:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006526:	6013      	str	r3, [r2, #0]
 8006528:	4b60      	ldr	r3, [pc, #384]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a5f      	ldr	r2, [pc, #380]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800652e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006532:	6013      	str	r3, [r2, #0]
 8006534:	4b5d      	ldr	r3, [pc, #372]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a5c      	ldr	r2, [pc, #368]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800653a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800653e:	6013      	str	r3, [r2, #0]
 8006540:	e029      	b.n	8006596 <HAL_RCC_OscConfig+0x3de>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800654a:	d112      	bne.n	8006572 <HAL_RCC_OscConfig+0x3ba>
 800654c:	4b57      	ldr	r3, [pc, #348]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a56      	ldr	r2, [pc, #344]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006552:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006556:	6013      	str	r3, [r2, #0]
 8006558:	4b54      	ldr	r3, [pc, #336]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a53      	ldr	r2, [pc, #332]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800655e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006562:	6013      	str	r3, [r2, #0]
 8006564:	4b51      	ldr	r3, [pc, #324]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a50      	ldr	r2, [pc, #320]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800656a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800656e:	6013      	str	r3, [r2, #0]
 8006570:	e011      	b.n	8006596 <HAL_RCC_OscConfig+0x3de>
 8006572:	4b4e      	ldr	r3, [pc, #312]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a4d      	ldr	r2, [pc, #308]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006578:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800657c:	6013      	str	r3, [r2, #0]
 800657e:	4b4b      	ldr	r3, [pc, #300]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a4a      	ldr	r2, [pc, #296]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006584:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006588:	6013      	str	r3, [r2, #0]
 800658a:	4b48      	ldr	r3, [pc, #288]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a47      	ldr	r2, [pc, #284]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006590:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006594:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d014      	beq.n	80065c8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800659e:	f7fa ffb3 	bl	8001508 <HAL_GetTick>
 80065a2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065a4:	e009      	b.n	80065ba <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065a6:	f7fa ffaf 	bl	8001508 <HAL_GetTick>
 80065aa:	4602      	mov	r2, r0
 80065ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ae:	1ad3      	subs	r3, r2, r3
 80065b0:	2b64      	cmp	r3, #100	@ 0x64
 80065b2:	d902      	bls.n	80065ba <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80065b4:	2303      	movs	r3, #3
 80065b6:	f000 bcd4 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065ba:	4b3c      	ldr	r3, [pc, #240]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0ef      	beq.n	80065a6 <HAL_RCC_OscConfig+0x3ee>
 80065c6:	e013      	b.n	80065f0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80065c8:	f7fa ff9e 	bl	8001508 <HAL_GetTick>
 80065cc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065ce:	e009      	b.n	80065e4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065d0:	f7fa ff9a 	bl	8001508 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	2b64      	cmp	r3, #100	@ 0x64
 80065dc:	d902      	bls.n	80065e4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	f000 bcbf 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065e4:	4b31      	ldr	r3, [pc, #196]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1ef      	bne.n	80065d0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0302 	and.w	r3, r3, #2
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d05f      	beq.n	80066bc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80065fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fe:	2b04      	cmp	r3, #4
 8006600:	d005      	beq.n	800660e <HAL_RCC_OscConfig+0x456>
 8006602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006604:	2b0c      	cmp	r3, #12
 8006606:	d114      	bne.n	8006632 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800660a:	2b02      	cmp	r3, #2
 800660c:	d111      	bne.n	8006632 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d102      	bne.n	800661c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	f000 bca3 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800661c:	4b23      	ldr	r3, [pc, #140]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800661e:	691b      	ldr	r3, [r3, #16]
 8006620:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	691b      	ldr	r3, [r3, #16]
 8006628:	041b      	lsls	r3, r3, #16
 800662a:	4920      	ldr	r1, [pc, #128]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800662c:	4313      	orrs	r3, r2
 800662e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006630:	e044      	b.n	80066bc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d024      	beq.n	8006684 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800663a:	4b1c      	ldr	r3, [pc, #112]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a1b      	ldr	r2, [pc, #108]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006644:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006646:	f7fa ff5f 	bl	8001508 <HAL_GetTick>
 800664a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800664c:	e009      	b.n	8006662 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800664e:	f7fa ff5b 	bl	8001508 <HAL_GetTick>
 8006652:	4602      	mov	r2, r0
 8006654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	2b02      	cmp	r3, #2
 800665a:	d902      	bls.n	8006662 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	f000 bc80 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006662:	4b12      	ldr	r3, [pc, #72]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0ef      	beq.n	800664e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800666e:	4b0f      	ldr	r3, [pc, #60]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	041b      	lsls	r3, r3, #16
 800667c:	490b      	ldr	r1, [pc, #44]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800667e:	4313      	orrs	r3, r2
 8006680:	610b      	str	r3, [r1, #16]
 8006682:	e01b      	b.n	80066bc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8006684:	4b09      	ldr	r3, [pc, #36]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a08      	ldr	r2, [pc, #32]	@ (80066ac <HAL_RCC_OscConfig+0x4f4>)
 800668a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800668e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006690:	f7fa ff3a 	bl	8001508 <HAL_GetTick>
 8006694:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006696:	e00b      	b.n	80066b0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006698:	f7fa ff36 	bl	8001508 <HAL_GetTick>
 800669c:	4602      	mov	r2, r0
 800669e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d904      	bls.n	80066b0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	f000 bc5b 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
 80066ac:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066b0:	4baf      	ldr	r3, [pc, #700]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1ed      	bne.n	8006698 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0308 	and.w	r3, r3, #8
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 80c8 	beq.w	800685a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80066ca:	2300      	movs	r3, #0
 80066cc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066d0:	4ba7      	ldr	r3, [pc, #668]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80066d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066d6:	f003 0304 	and.w	r3, r3, #4
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d111      	bne.n	8006702 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066de:	4ba4      	ldr	r3, [pc, #656]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80066e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066e4:	4aa2      	ldr	r2, [pc, #648]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80066e6:	f043 0304 	orr.w	r3, r3, #4
 80066ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80066ee:	4ba0      	ldr	r3, [pc, #640]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80066f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066f4:	f003 0304 	and.w	r3, r3, #4
 80066f8:	617b      	str	r3, [r7, #20]
 80066fa:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80066fc:	2301      	movs	r3, #1
 80066fe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006702:	4b9c      	ldr	r3, [pc, #624]	@ (8006974 <HAL_RCC_OscConfig+0x7bc>)
 8006704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	2b00      	cmp	r3, #0
 800670c:	d119      	bne.n	8006742 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800670e:	4b99      	ldr	r3, [pc, #612]	@ (8006974 <HAL_RCC_OscConfig+0x7bc>)
 8006710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006712:	4a98      	ldr	r2, [pc, #608]	@ (8006974 <HAL_RCC_OscConfig+0x7bc>)
 8006714:	f043 0301 	orr.w	r3, r3, #1
 8006718:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800671a:	f7fa fef5 	bl	8001508 <HAL_GetTick>
 800671e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006720:	e009      	b.n	8006736 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006722:	f7fa fef1 	bl	8001508 <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	2b02      	cmp	r3, #2
 800672e:	d902      	bls.n	8006736 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	f000 bc16 	b.w	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006736:	4b8f      	ldr	r3, [pc, #572]	@ (8006974 <HAL_RCC_OscConfig+0x7bc>)
 8006738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d0ef      	beq.n	8006722 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d05f      	beq.n	800680a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800674a:	4b89      	ldr	r3, [pc, #548]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800674c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006750:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	699a      	ldr	r2, [r3, #24]
 8006756:	6a3b      	ldr	r3, [r7, #32]
 8006758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800675c:	429a      	cmp	r2, r3
 800675e:	d037      	beq.n	80067d0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8006760:	6a3b      	ldr	r3, [r7, #32]
 8006762:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d006      	beq.n	8006778 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800676a:	6a3b      	ldr	r3, [r7, #32]
 800676c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e3f4      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8006778:	6a3b      	ldr	r3, [r7, #32]
 800677a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d01b      	beq.n	80067ba <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8006782:	4b7b      	ldr	r3, [pc, #492]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006784:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006788:	4a79      	ldr	r2, [pc, #484]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800678a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800678e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8006792:	f7fa feb9 	bl	8001508 <HAL_GetTick>
 8006796:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006798:	e008      	b.n	80067ac <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800679a:	f7fa feb5 	bl	8001508 <HAL_GetTick>
 800679e:	4602      	mov	r2, r0
 80067a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	2b05      	cmp	r3, #5
 80067a6:	d901      	bls.n	80067ac <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80067a8:	2303      	movs	r3, #3
 80067aa:	e3da      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80067ac:	4b70      	ldr	r3, [pc, #448]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80067ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1ef      	bne.n	800679a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80067ba:	4b6d      	ldr	r3, [pc, #436]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80067bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067c0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	699b      	ldr	r3, [r3, #24]
 80067c8:	4969      	ldr	r1, [pc, #420]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80067ca:	4313      	orrs	r3, r2
 80067cc:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80067d0:	4b67      	ldr	r3, [pc, #412]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80067d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067d6:	4a66      	ldr	r2, [pc, #408]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80067d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80067dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80067e0:	f7fa fe92 	bl	8001508 <HAL_GetTick>
 80067e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80067e6:	e008      	b.n	80067fa <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067e8:	f7fa fe8e 	bl	8001508 <HAL_GetTick>
 80067ec:	4602      	mov	r2, r0
 80067ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f0:	1ad3      	subs	r3, r2, r3
 80067f2:	2b05      	cmp	r3, #5
 80067f4:	d901      	bls.n	80067fa <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e3b3      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80067fa:	4b5d      	ldr	r3, [pc, #372]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80067fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006800:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d0ef      	beq.n	80067e8 <HAL_RCC_OscConfig+0x630>
 8006808:	e01b      	b.n	8006842 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800680a:	4b59      	ldr	r3, [pc, #356]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800680c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006810:	4a57      	ldr	r2, [pc, #348]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006812:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8006816:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800681a:	f7fa fe75 	bl	8001508 <HAL_GetTick>
 800681e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006820:	e008      	b.n	8006834 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006822:	f7fa fe71 	bl	8001508 <HAL_GetTick>
 8006826:	4602      	mov	r2, r0
 8006828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	2b05      	cmp	r3, #5
 800682e:	d901      	bls.n	8006834 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e396      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006834:	4b4e      	ldr	r3, [pc, #312]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006836:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800683a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d1ef      	bne.n	8006822 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006842:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8006846:	2b01      	cmp	r3, #1
 8006848:	d107      	bne.n	800685a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800684a:	4b49      	ldr	r3, [pc, #292]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800684c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006850:	4a47      	ldr	r2, [pc, #284]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006852:	f023 0304 	bic.w	r3, r3, #4
 8006856:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f003 0304 	and.w	r3, r3, #4
 8006862:	2b00      	cmp	r3, #0
 8006864:	f000 8111 	beq.w	8006a8a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8006868:	2300      	movs	r3, #0
 800686a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800686e:	4b40      	ldr	r3, [pc, #256]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006870:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b00      	cmp	r3, #0
 800687a:	d111      	bne.n	80068a0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800687c:	4b3c      	ldr	r3, [pc, #240]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800687e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006882:	4a3b      	ldr	r2, [pc, #236]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006884:	f043 0304 	orr.w	r3, r3, #4
 8006888:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800688c:	4b38      	ldr	r3, [pc, #224]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800688e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006892:	f003 0304 	and.w	r3, r3, #4
 8006896:	613b      	str	r3, [r7, #16]
 8006898:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800689a:	2301      	movs	r3, #1
 800689c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80068a0:	4b34      	ldr	r3, [pc, #208]	@ (8006974 <HAL_RCC_OscConfig+0x7bc>)
 80068a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a4:	f003 0301 	and.w	r3, r3, #1
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d118      	bne.n	80068de <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80068ac:	4b31      	ldr	r3, [pc, #196]	@ (8006974 <HAL_RCC_OscConfig+0x7bc>)
 80068ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b0:	4a30      	ldr	r2, [pc, #192]	@ (8006974 <HAL_RCC_OscConfig+0x7bc>)
 80068b2:	f043 0301 	orr.w	r3, r3, #1
 80068b6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068b8:	f7fa fe26 	bl	8001508 <HAL_GetTick>
 80068bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80068be:	e008      	b.n	80068d2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068c0:	f7fa fe22 	bl	8001508 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d901      	bls.n	80068d2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e347      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80068d2:	4b28      	ldr	r3, [pc, #160]	@ (8006974 <HAL_RCC_OscConfig+0x7bc>)
 80068d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d6:	f003 0301 	and.w	r3, r3, #1
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d0f0      	beq.n	80068c0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d01f      	beq.n	800692a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f003 0304 	and.w	r3, r3, #4
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d010      	beq.n	8006918 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80068f6:	4b1e      	ldr	r3, [pc, #120]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80068f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80068fc:	4a1c      	ldr	r2, [pc, #112]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 80068fe:	f043 0304 	orr.w	r3, r3, #4
 8006902:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006906:	4b1a      	ldr	r3, [pc, #104]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006908:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800690c:	4a18      	ldr	r2, [pc, #96]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800690e:	f043 0301 	orr.w	r3, r3, #1
 8006912:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006916:	e018      	b.n	800694a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006918:	4b15      	ldr	r3, [pc, #84]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800691a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800691e:	4a14      	ldr	r2, [pc, #80]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006920:	f043 0301 	orr.w	r3, r3, #1
 8006924:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006928:	e00f      	b.n	800694a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800692a:	4b11      	ldr	r3, [pc, #68]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800692c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006930:	4a0f      	ldr	r2, [pc, #60]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006932:	f023 0301 	bic.w	r3, r3, #1
 8006936:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800693a:	4b0d      	ldr	r3, [pc, #52]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 800693c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006940:	4a0b      	ldr	r2, [pc, #44]	@ (8006970 <HAL_RCC_OscConfig+0x7b8>)
 8006942:	f023 0304 	bic.w	r3, r3, #4
 8006946:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d057      	beq.n	8006a02 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8006952:	f7fa fdd9 	bl	8001508 <HAL_GetTick>
 8006956:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006958:	e00e      	b.n	8006978 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800695a:	f7fa fdd5 	bl	8001508 <HAL_GetTick>
 800695e:	4602      	mov	r2, r0
 8006960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006968:	4293      	cmp	r3, r2
 800696a:	d905      	bls.n	8006978 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800696c:	2303      	movs	r3, #3
 800696e:	e2f8      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
 8006970:	46020c00 	.word	0x46020c00
 8006974:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006978:	4b9c      	ldr	r3, [pc, #624]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 800697a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800697e:	f003 0302 	and.w	r3, r3, #2
 8006982:	2b00      	cmp	r3, #0
 8006984:	d0e9      	beq.n	800695a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800698e:	2b00      	cmp	r3, #0
 8006990:	d01b      	beq.n	80069ca <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006992:	4b96      	ldr	r3, [pc, #600]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006994:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006998:	4a94      	ldr	r2, [pc, #592]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 800699a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800699e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80069a2:	e00a      	b.n	80069ba <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069a4:	f7fa fdb0 	bl	8001508 <HAL_GetTick>
 80069a8:	4602      	mov	r2, r0
 80069aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d901      	bls.n	80069ba <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e2d3      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80069ba:	4b8c      	ldr	r3, [pc, #560]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 80069bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d0ed      	beq.n	80069a4 <HAL_RCC_OscConfig+0x7ec>
 80069c8:	e053      	b.n	8006a72 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80069ca:	4b88      	ldr	r3, [pc, #544]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 80069cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069d0:	4a86      	ldr	r2, [pc, #536]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 80069d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80069da:	e00a      	b.n	80069f2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069dc:	f7fa fd94 	bl	8001508 <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d901      	bls.n	80069f2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e2b7      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80069f2:	4b7e      	ldr	r3, [pc, #504]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 80069f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1ed      	bne.n	80069dc <HAL_RCC_OscConfig+0x824>
 8006a00:	e037      	b.n	8006a72 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8006a02:	f7fa fd81 	bl	8001508 <HAL_GetTick>
 8006a06:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a08:	e00a      	b.n	8006a20 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a0a:	f7fa fd7d 	bl	8001508 <HAL_GetTick>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a12:	1ad3      	subs	r3, r2, r3
 8006a14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d901      	bls.n	8006a20 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8006a1c:	2303      	movs	r3, #3
 8006a1e:	e2a0      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a20:	4b72      	ldr	r3, [pc, #456]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006a22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1ed      	bne.n	8006a0a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8006a2e:	4b6f      	ldr	r3, [pc, #444]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006a30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d01a      	beq.n	8006a72 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006a3c:	4b6b      	ldr	r3, [pc, #428]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006a3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a42:	4a6a      	ldr	r2, [pc, #424]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006a44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a48:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006a4c:	e00a      	b.n	8006a64 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a4e:	f7fa fd5b 	bl	8001508 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d901      	bls.n	8006a64 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e27e      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006a64:	4b61      	ldr	r3, [pc, #388]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006a66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1ed      	bne.n	8006a4e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a72:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d107      	bne.n	8006a8a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a7a:	4b5c      	ldr	r3, [pc, #368]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006a7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a80:	4a5a      	ldr	r2, [pc, #360]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006a82:	f023 0304 	bic.w	r3, r3, #4
 8006a86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0320 	and.w	r3, r3, #32
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d036      	beq.n	8006b04 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d019      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8006a9e:	4b53      	ldr	r3, [pc, #332]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a52      	ldr	r2, [pc, #328]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006aa4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006aa8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006aaa:	f7fa fd2d 	bl	8001508 <HAL_GetTick>
 8006aae:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006ab0:	e008      	b.n	8006ac4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ab2:	f7fa fd29 	bl	8001508 <HAL_GetTick>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aba:	1ad3      	subs	r3, r2, r3
 8006abc:	2b02      	cmp	r3, #2
 8006abe:	d901      	bls.n	8006ac4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8006ac0:	2303      	movs	r3, #3
 8006ac2:	e24e      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006ac4:	4b49      	ldr	r3, [pc, #292]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d0f0      	beq.n	8006ab2 <HAL_RCC_OscConfig+0x8fa>
 8006ad0:	e018      	b.n	8006b04 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8006ad2:	4b46      	ldr	r3, [pc, #280]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a45      	ldr	r2, [pc, #276]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006ad8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006adc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006ade:	f7fa fd13 	bl	8001508 <HAL_GetTick>
 8006ae2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006ae4:	e008      	b.n	8006af8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ae6:	f7fa fd0f 	bl	8001508 <HAL_GetTick>
 8006aea:	4602      	mov	r2, r0
 8006aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d901      	bls.n	8006af8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e234      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006af8:	4b3c      	ldr	r3, [pc, #240]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d1f0      	bne.n	8006ae6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d036      	beq.n	8006b7e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d019      	beq.n	8006b4c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8006b18:	4b34      	ldr	r3, [pc, #208]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a33      	ldr	r2, [pc, #204]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006b1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b22:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006b24:	f7fa fcf0 	bl	8001508 <HAL_GetTick>
 8006b28:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8006b2a:	e008      	b.n	8006b3e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8006b2c:	f7fa fcec 	bl	8001508 <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e211      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8006b3e:	4b2b      	ldr	r3, [pc, #172]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0f0      	beq.n	8006b2c <HAL_RCC_OscConfig+0x974>
 8006b4a:	e018      	b.n	8006b7e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8006b4c:	4b27      	ldr	r3, [pc, #156]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a26      	ldr	r2, [pc, #152]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006b52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b56:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006b58:	f7fa fcd6 	bl	8001508 <HAL_GetTick>
 8006b5c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8006b5e:	e008      	b.n	8006b72 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8006b60:	f7fa fcd2 	bl	8001508 <HAL_GetTick>
 8006b64:	4602      	mov	r2, r0
 8006b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d901      	bls.n	8006b72 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e1f7      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8006b72:	4b1e      	ldr	r3, [pc, #120]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1f0      	bne.n	8006b60 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d07f      	beq.n	8006c8a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d062      	beq.n	8006c58 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8006b92:	4b16      	ldr	r3, [pc, #88]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	4a15      	ldr	r2, [pc, #84]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006b98:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006b9c:	6093      	str	r3, [r2, #8]
 8006b9e:	4b13      	ldr	r3, [pc, #76]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006baa:	4910      	ldr	r1, [pc, #64]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006bac:	4313      	orrs	r3, r2
 8006bae:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006bb8:	d309      	bcc.n	8006bce <HAL_RCC_OscConfig+0xa16>
 8006bba:	4b0c      	ldr	r3, [pc, #48]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	f023 021f 	bic.w	r2, r3, #31
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a1b      	ldr	r3, [r3, #32]
 8006bc6:	4909      	ldr	r1, [pc, #36]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	60cb      	str	r3, [r1, #12]
 8006bcc:	e02a      	b.n	8006c24 <HAL_RCC_OscConfig+0xa6c>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	da0c      	bge.n	8006bf0 <HAL_RCC_OscConfig+0xa38>
 8006bd6:	4b05      	ldr	r3, [pc, #20]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6a1b      	ldr	r3, [r3, #32]
 8006be2:	015b      	lsls	r3, r3, #5
 8006be4:	4901      	ldr	r1, [pc, #4]	@ (8006bec <HAL_RCC_OscConfig+0xa34>)
 8006be6:	4313      	orrs	r3, r2
 8006be8:	60cb      	str	r3, [r1, #12]
 8006bea:	e01b      	b.n	8006c24 <HAL_RCC_OscConfig+0xa6c>
 8006bec:	46020c00 	.word	0x46020c00
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bf8:	d30a      	bcc.n	8006c10 <HAL_RCC_OscConfig+0xa58>
 8006bfa:	4ba1      	ldr	r3, [pc, #644]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	029b      	lsls	r3, r3, #10
 8006c08:	499d      	ldr	r1, [pc, #628]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	60cb      	str	r3, [r1, #12]
 8006c0e:	e009      	b.n	8006c24 <HAL_RCC_OscConfig+0xa6c>
 8006c10:	4b9b      	ldr	r3, [pc, #620]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a1b      	ldr	r3, [r3, #32]
 8006c1c:	03db      	lsls	r3, r3, #15
 8006c1e:	4998      	ldr	r1, [pc, #608]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8006c24:	4b96      	ldr	r3, [pc, #600]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a95      	ldr	r2, [pc, #596]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c2a:	f043 0310 	orr.w	r3, r3, #16
 8006c2e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006c30:	f7fa fc6a 	bl	8001508 <HAL_GetTick>
 8006c34:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8006c36:	e008      	b.n	8006c4a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8006c38:	f7fa fc66 	bl	8001508 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d901      	bls.n	8006c4a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e18b      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8006c4a:	4b8d      	ldr	r3, [pc, #564]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0320 	and.w	r3, r3, #32
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d0f0      	beq.n	8006c38 <HAL_RCC_OscConfig+0xa80>
 8006c56:	e018      	b.n	8006c8a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8006c58:	4b89      	ldr	r3, [pc, #548]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a88      	ldr	r2, [pc, #544]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c5e:	f023 0310 	bic.w	r3, r3, #16
 8006c62:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006c64:	f7fa fc50 	bl	8001508 <HAL_GetTick>
 8006c68:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8006c6a:	e008      	b.n	8006c7e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8006c6c:	f7fa fc4c 	bl	8001508 <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d901      	bls.n	8006c7e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e171      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8006c7e:	4b80      	ldr	r3, [pc, #512]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 0320 	and.w	r3, r3, #32
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1f0      	bne.n	8006c6c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	f000 8166 	beq.w	8006f60 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8006c94:	2300      	movs	r3, #0
 8006c96:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c9a:	4b79      	ldr	r3, [pc, #484]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	f003 030c 	and.w	r3, r3, #12
 8006ca2:	2b0c      	cmp	r3, #12
 8006ca4:	f000 80f2 	beq.w	8006e8c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cac:	2b02      	cmp	r3, #2
 8006cae:	f040 80c5 	bne.w	8006e3c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006cb2:	4b73      	ldr	r3, [pc, #460]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a72      	ldr	r2, [pc, #456]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006cb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006cbc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006cbe:	f7fa fc23 	bl	8001508 <HAL_GetTick>
 8006cc2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006cc4:	e008      	b.n	8006cd8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cc6:	f7fa fc1f 	bl	8001508 <HAL_GetTick>
 8006cca:	4602      	mov	r2, r0
 8006ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d901      	bls.n	8006cd8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	e144      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006cd8:	4b69      	ldr	r3, [pc, #420]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1f0      	bne.n	8006cc6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ce4:	4b66      	ldr	r3, [pc, #408]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cea:	f003 0304 	and.w	r3, r3, #4
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d111      	bne.n	8006d16 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8006cf2:	4b63      	ldr	r3, [pc, #396]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cf8:	4a61      	ldr	r2, [pc, #388]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006cfa:	f043 0304 	orr.w	r3, r3, #4
 8006cfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006d02:	4b5f      	ldr	r3, [pc, #380]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006d04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d08:	f003 0304 	and.w	r3, r3, #4
 8006d0c:	60fb      	str	r3, [r7, #12]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8006d10:	2301      	movs	r3, #1
 8006d12:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8006d16:	4b5b      	ldr	r3, [pc, #364]	@ (8006e84 <HAL_RCC_OscConfig+0xccc>)
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d1e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d22:	d102      	bne.n	8006d2a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8006d24:	2301      	movs	r3, #1
 8006d26:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006d2a:	4b56      	ldr	r3, [pc, #344]	@ (8006e84 <HAL_RCC_OscConfig+0xccc>)
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	4a55      	ldr	r2, [pc, #340]	@ (8006e84 <HAL_RCC_OscConfig+0xccc>)
 8006d30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d34:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8006d36:	4b52      	ldr	r3, [pc, #328]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d3e:	f023 0303 	bic.w	r3, r3, #3
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006d4a:	3a01      	subs	r2, #1
 8006d4c:	0212      	lsls	r2, r2, #8
 8006d4e:	4311      	orrs	r1, r2
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006d54:	430a      	orrs	r2, r1
 8006d56:	494a      	ldr	r1, [pc, #296]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006d5c:	4b48      	ldr	r3, [pc, #288]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006d5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d60:	4b49      	ldr	r3, [pc, #292]	@ (8006e88 <HAL_RCC_OscConfig+0xcd0>)
 8006d62:	4013      	ands	r3, r2
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006d68:	3a01      	subs	r2, #1
 8006d6a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006d72:	3a01      	subs	r2, #1
 8006d74:	0252      	lsls	r2, r2, #9
 8006d76:	b292      	uxth	r2, r2
 8006d78:	4311      	orrs	r1, r2
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d7e:	3a01      	subs	r2, #1
 8006d80:	0412      	lsls	r2, r2, #16
 8006d82:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006d86:	4311      	orrs	r1, r2
 8006d88:	687a      	ldr	r2, [r7, #4]
 8006d8a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006d8c:	3a01      	subs	r2, #1
 8006d8e:	0612      	lsls	r2, r2, #24
 8006d90:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006d94:	430a      	orrs	r2, r1
 8006d96:	493a      	ldr	r1, [pc, #232]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006d9c:	4b38      	ldr	r3, [pc, #224]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da0:	4a37      	ldr	r2, [pc, #220]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006da2:	f023 0310 	bic.w	r3, r3, #16
 8006da6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dac:	4a34      	ldr	r2, [pc, #208]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006dae:	00db      	lsls	r3, r3, #3
 8006db0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006db2:	4b33      	ldr	r3, [pc, #204]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db6:	4a32      	ldr	r2, [pc, #200]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006db8:	f043 0310 	orr.w	r3, r3, #16
 8006dbc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8006dbe:	4b30      	ldr	r3, [pc, #192]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc2:	f023 020c 	bic.w	r2, r3, #12
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dca:	492d      	ldr	r1, [pc, #180]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8006dd0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d105      	bne.n	8006de4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8006e84 <HAL_RCC_OscConfig+0xccc>)
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	4a29      	ldr	r2, [pc, #164]	@ (8006e84 <HAL_RCC_OscConfig+0xccc>)
 8006dde:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006de2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8006de4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d107      	bne.n	8006dfc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8006dec:	4b24      	ldr	r3, [pc, #144]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006df2:	4a23      	ldr	r2, [pc, #140]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006df4:	f023 0304 	bic.w	r3, r3, #4
 8006df8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8006dfc:	4b20      	ldr	r3, [pc, #128]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a1f      	ldr	r2, [pc, #124]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e06:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006e08:	f7fa fb7e 	bl	8001508 <HAL_GetTick>
 8006e0c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006e0e:	e008      	b.n	8006e22 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e10:	f7fa fb7a 	bl	8001508 <HAL_GetTick>
 8006e14:	4602      	mov	r2, r0
 8006e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e18:	1ad3      	subs	r3, r2, r3
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	d901      	bls.n	8006e22 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	e09f      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006e22:	4b17      	ldr	r3, [pc, #92]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d0f0      	beq.n	8006e10 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006e2e:	4b14      	ldr	r3, [pc, #80]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e32:	4a13      	ldr	r2, [pc, #76]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e38:	6293      	str	r3, [r2, #40]	@ 0x28
 8006e3a:	e091      	b.n	8006f60 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006e3c:	4b10      	ldr	r3, [pc, #64]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a0f      	ldr	r2, [pc, #60]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e46:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006e48:	f7fa fb5e 	bl	8001508 <HAL_GetTick>
 8006e4c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006e4e:	e008      	b.n	8006e62 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e50:	f7fa fb5a 	bl	8001508 <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e07f      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006e62:	4b07      	ldr	r3, [pc, #28]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1f0      	bne.n	8006e50 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006e6e:	4b04      	ldr	r3, [pc, #16]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e72:	4a03      	ldr	r2, [pc, #12]	@ (8006e80 <HAL_RCC_OscConfig+0xcc8>)
 8006e74:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8006e78:	f023 0303 	bic.w	r3, r3, #3
 8006e7c:	6293      	str	r3, [r2, #40]	@ 0x28
 8006e7e:	e06f      	b.n	8006f60 <HAL_RCC_OscConfig+0xda8>
 8006e80:	46020c00 	.word	0x46020c00
 8006e84:	46020800 	.word	0x46020800
 8006e88:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006e8c:	4b37      	ldr	r3, [pc, #220]	@ (8006f6c <HAL_RCC_OscConfig+0xdb4>)
 8006e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e90:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006e92:	4b36      	ldr	r3, [pc, #216]	@ (8006f6c <HAL_RCC_OscConfig+0xdb4>)
 8006e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e96:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d039      	beq.n	8006f14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	f003 0203 	and.w	r2, r3, #3
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d132      	bne.n	8006f14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	0a1b      	lsrs	r3, r3, #8
 8006eb2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eba:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d129      	bne.n	8006f14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d122      	bne.n	8006f14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ed8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d11a      	bne.n	8006f14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	0a5b      	lsrs	r3, r3, #9
 8006ee2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006eea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d111      	bne.n	8006f14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	0c1b      	lsrs	r3, r3, #16
 8006ef4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006efc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d108      	bne.n	8006f14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	0e1b      	lsrs	r3, r3, #24
 8006f06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f0e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d001      	beq.n	8006f18 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e024      	b.n	8006f62 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006f18:	4b14      	ldr	r3, [pc, #80]	@ (8006f6c <HAL_RCC_OscConfig+0xdb4>)
 8006f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f1c:	08db      	lsrs	r3, r3, #3
 8006f1e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d01a      	beq.n	8006f60 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006f2a:	4b10      	ldr	r3, [pc, #64]	@ (8006f6c <HAL_RCC_OscConfig+0xdb4>)
 8006f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2e:	4a0f      	ldr	r2, [pc, #60]	@ (8006f6c <HAL_RCC_OscConfig+0xdb4>)
 8006f30:	f023 0310 	bic.w	r3, r3, #16
 8006f34:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f36:	f7fa fae7 	bl	8001508 <HAL_GetTick>
 8006f3a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8006f3c:	bf00      	nop
 8006f3e:	f7fa fae3 	bl	8001508 <HAL_GetTick>
 8006f42:	4602      	mov	r2, r0
 8006f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d0f9      	beq.n	8006f3e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f4e:	4a07      	ldr	r2, [pc, #28]	@ (8006f6c <HAL_RCC_OscConfig+0xdb4>)
 8006f50:	00db      	lsls	r3, r3, #3
 8006f52:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006f54:	4b05      	ldr	r3, [pc, #20]	@ (8006f6c <HAL_RCC_OscConfig+0xdb4>)
 8006f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f58:	4a04      	ldr	r2, [pc, #16]	@ (8006f6c <HAL_RCC_OscConfig+0xdb4>)
 8006f5a:	f043 0310 	orr.w	r3, r3, #16
 8006f5e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8006f60:	2300      	movs	r3, #0
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3738      	adds	r7, #56	@ 0x38
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	46020c00 	.word	0x46020c00

08006f70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b086      	sub	sp, #24
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e1d9      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f84:	4b9b      	ldr	r3, [pc, #620]	@ (80071f4 <HAL_RCC_ClockConfig+0x284>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 030f 	and.w	r3, r3, #15
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d910      	bls.n	8006fb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f92:	4b98      	ldr	r3, [pc, #608]	@ (80071f4 <HAL_RCC_ClockConfig+0x284>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f023 020f 	bic.w	r2, r3, #15
 8006f9a:	4996      	ldr	r1, [pc, #600]	@ (80071f4 <HAL_RCC_ClockConfig+0x284>)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fa2:	4b94      	ldr	r3, [pc, #592]	@ (80071f4 <HAL_RCC_ClockConfig+0x284>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f003 030f 	and.w	r3, r3, #15
 8006faa:	683a      	ldr	r2, [r7, #0]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d001      	beq.n	8006fb4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e1c1      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0310 	and.w	r3, r3, #16
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d010      	beq.n	8006fe2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	695a      	ldr	r2, [r3, #20]
 8006fc4:	4b8c      	ldr	r3, [pc, #560]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d908      	bls.n	8006fe2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8006fd0:	4b89      	ldr	r3, [pc, #548]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8006fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	695b      	ldr	r3, [r3, #20]
 8006fdc:	4986      	ldr	r1, [pc, #536]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f003 0308 	and.w	r3, r3, #8
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d012      	beq.n	8007014 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	691a      	ldr	r2, [r3, #16]
 8006ff2:	4b81      	ldr	r3, [pc, #516]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	091b      	lsrs	r3, r3, #4
 8006ff8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d909      	bls.n	8007014 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007000:	4b7d      	ldr	r3, [pc, #500]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007002:	6a1b      	ldr	r3, [r3, #32]
 8007004:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	011b      	lsls	r3, r3, #4
 800700e:	497a      	ldr	r1, [pc, #488]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007010:	4313      	orrs	r3, r2
 8007012:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 0304 	and.w	r3, r3, #4
 800701c:	2b00      	cmp	r3, #0
 800701e:	d010      	beq.n	8007042 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	68da      	ldr	r2, [r3, #12]
 8007024:	4b74      	ldr	r3, [pc, #464]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800702c:	429a      	cmp	r2, r3
 800702e:	d908      	bls.n	8007042 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007030:	4b71      	ldr	r3, [pc, #452]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	68db      	ldr	r3, [r3, #12]
 800703c:	496e      	ldr	r1, [pc, #440]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 800703e:	4313      	orrs	r3, r2
 8007040:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f003 0302 	and.w	r3, r3, #2
 800704a:	2b00      	cmp	r3, #0
 800704c:	d010      	beq.n	8007070 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	689a      	ldr	r2, [r3, #8]
 8007052:	4b69      	ldr	r3, [pc, #420]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007054:	6a1b      	ldr	r3, [r3, #32]
 8007056:	f003 030f 	and.w	r3, r3, #15
 800705a:	429a      	cmp	r2, r3
 800705c:	d908      	bls.n	8007070 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800705e:	4b66      	ldr	r3, [pc, #408]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	f023 020f 	bic.w	r2, r3, #15
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	4963      	ldr	r1, [pc, #396]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 800706c:	4313      	orrs	r3, r2
 800706e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f003 0301 	and.w	r3, r3, #1
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 80d2 	beq.w	8007222 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 800707e:	2300      	movs	r3, #0
 8007080:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	2b03      	cmp	r3, #3
 8007088:	d143      	bne.n	8007112 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800708a:	4b5b      	ldr	r3, [pc, #364]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 800708c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007090:	f003 0304 	and.w	r3, r3, #4
 8007094:	2b00      	cmp	r3, #0
 8007096:	d110      	bne.n	80070ba <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007098:	4b57      	ldr	r3, [pc, #348]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 800709a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800709e:	4a56      	ldr	r2, [pc, #344]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 80070a0:	f043 0304 	orr.w	r3, r3, #4
 80070a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80070a8:	4b53      	ldr	r3, [pc, #332]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 80070aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070ae:	f003 0304 	and.w	r3, r3, #4
 80070b2:	60bb      	str	r3, [r7, #8]
 80070b4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80070b6:	2301      	movs	r3, #1
 80070b8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80070ba:	f7fa fa25 	bl	8001508 <HAL_GetTick>
 80070be:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80070c0:	4b4e      	ldr	r3, [pc, #312]	@ (80071fc <HAL_RCC_ClockConfig+0x28c>)
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00f      	beq.n	80070ec <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80070cc:	e008      	b.n	80070e0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80070ce:	f7fa fa1b 	bl	8001508 <HAL_GetTick>
 80070d2:	4602      	mov	r2, r0
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	2b02      	cmp	r3, #2
 80070da:	d901      	bls.n	80070e0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80070dc:	2303      	movs	r3, #3
 80070de:	e12b      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80070e0:	4b46      	ldr	r3, [pc, #280]	@ (80071fc <HAL_RCC_ClockConfig+0x28c>)
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d0f0      	beq.n	80070ce <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80070ec:	7dfb      	ldrb	r3, [r7, #23]
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d107      	bne.n	8007102 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80070f2:	4b41      	ldr	r3, [pc, #260]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 80070f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070f8:	4a3f      	ldr	r2, [pc, #252]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 80070fa:	f023 0304 	bic.w	r3, r3, #4
 80070fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8007102:	4b3d      	ldr	r3, [pc, #244]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d121      	bne.n	8007152 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e112      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	2b02      	cmp	r3, #2
 8007118:	d107      	bne.n	800712a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800711a:	4b37      	ldr	r3, [pc, #220]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007122:	2b00      	cmp	r3, #0
 8007124:	d115      	bne.n	8007152 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e106      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d107      	bne.n	8007142 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007132:	4b31      	ldr	r3, [pc, #196]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 0304 	and.w	r3, r3, #4
 800713a:	2b00      	cmp	r3, #0
 800713c:	d109      	bne.n	8007152 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	e0fa      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007142:	4b2d      	ldr	r3, [pc, #180]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e0f2      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8007152:	4b29      	ldr	r3, [pc, #164]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007154:	69db      	ldr	r3, [r3, #28]
 8007156:	f023 0203 	bic.w	r2, r3, #3
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	4926      	ldr	r1, [pc, #152]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 8007160:	4313      	orrs	r3, r2
 8007162:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8007164:	f7fa f9d0 	bl	8001508 <HAL_GetTick>
 8007168:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	2b03      	cmp	r3, #3
 8007170:	d112      	bne.n	8007198 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007172:	e00a      	b.n	800718a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007174:	f7fa f9c8 	bl	8001508 <HAL_GetTick>
 8007178:	4602      	mov	r2, r0
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	1ad3      	subs	r3, r2, r3
 800717e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007182:	4293      	cmp	r3, r2
 8007184:	d901      	bls.n	800718a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8007186:	2303      	movs	r3, #3
 8007188:	e0d6      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800718a:	4b1b      	ldr	r3, [pc, #108]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 800718c:	69db      	ldr	r3, [r3, #28]
 800718e:	f003 030c 	and.w	r3, r3, #12
 8007192:	2b0c      	cmp	r3, #12
 8007194:	d1ee      	bne.n	8007174 <HAL_RCC_ClockConfig+0x204>
 8007196:	e044      	b.n	8007222 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	2b02      	cmp	r3, #2
 800719e:	d112      	bne.n	80071c6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80071a0:	e00a      	b.n	80071b8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071a2:	f7fa f9b1 	bl	8001508 <HAL_GetTick>
 80071a6:	4602      	mov	r2, r0
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	1ad3      	subs	r3, r2, r3
 80071ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d901      	bls.n	80071b8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80071b4:	2303      	movs	r3, #3
 80071b6:	e0bf      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80071b8:	4b0f      	ldr	r3, [pc, #60]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 80071ba:	69db      	ldr	r3, [r3, #28]
 80071bc:	f003 030c 	and.w	r3, r3, #12
 80071c0:	2b08      	cmp	r3, #8
 80071c2:	d1ee      	bne.n	80071a2 <HAL_RCC_ClockConfig+0x232>
 80071c4:	e02d      	b.n	8007222 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d123      	bne.n	8007216 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80071ce:	e00a      	b.n	80071e6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071d0:	f7fa f99a 	bl	8001508 <HAL_GetTick>
 80071d4:	4602      	mov	r2, r0
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071de:	4293      	cmp	r3, r2
 80071e0:	d901      	bls.n	80071e6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80071e2:	2303      	movs	r3, #3
 80071e4:	e0a8      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80071e6:	4b04      	ldr	r3, [pc, #16]	@ (80071f8 <HAL_RCC_ClockConfig+0x288>)
 80071e8:	69db      	ldr	r3, [r3, #28]
 80071ea:	f003 030c 	and.w	r3, r3, #12
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1ee      	bne.n	80071d0 <HAL_RCC_ClockConfig+0x260>
 80071f2:	e016      	b.n	8007222 <HAL_RCC_ClockConfig+0x2b2>
 80071f4:	40022000 	.word	0x40022000
 80071f8:	46020c00 	.word	0x46020c00
 80071fc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007200:	f7fa f982 	bl	8001508 <HAL_GetTick>
 8007204:	4602      	mov	r2, r0
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800720e:	4293      	cmp	r3, r2
 8007210:	d901      	bls.n	8007216 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	e090      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007216:	4b4a      	ldr	r3, [pc, #296]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	f003 030c 	and.w	r3, r3, #12
 800721e:	2b04      	cmp	r3, #4
 8007220:	d1ee      	bne.n	8007200 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0302 	and.w	r3, r3, #2
 800722a:	2b00      	cmp	r3, #0
 800722c:	d010      	beq.n	8007250 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	689a      	ldr	r2, [r3, #8]
 8007232:	4b43      	ldr	r3, [pc, #268]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	f003 030f 	and.w	r3, r3, #15
 800723a:	429a      	cmp	r2, r3
 800723c:	d208      	bcs.n	8007250 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800723e:	4b40      	ldr	r3, [pc, #256]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 8007240:	6a1b      	ldr	r3, [r3, #32]
 8007242:	f023 020f 	bic.w	r2, r3, #15
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	493d      	ldr	r1, [pc, #244]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 800724c:	4313      	orrs	r3, r2
 800724e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007250:	4b3c      	ldr	r3, [pc, #240]	@ (8007344 <HAL_RCC_ClockConfig+0x3d4>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 030f 	and.w	r3, r3, #15
 8007258:	683a      	ldr	r2, [r7, #0]
 800725a:	429a      	cmp	r2, r3
 800725c:	d210      	bcs.n	8007280 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800725e:	4b39      	ldr	r3, [pc, #228]	@ (8007344 <HAL_RCC_ClockConfig+0x3d4>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f023 020f 	bic.w	r2, r3, #15
 8007266:	4937      	ldr	r1, [pc, #220]	@ (8007344 <HAL_RCC_ClockConfig+0x3d4>)
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	4313      	orrs	r3, r2
 800726c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800726e:	4b35      	ldr	r3, [pc, #212]	@ (8007344 <HAL_RCC_ClockConfig+0x3d4>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 030f 	and.w	r3, r3, #15
 8007276:	683a      	ldr	r2, [r7, #0]
 8007278:	429a      	cmp	r2, r3
 800727a:	d001      	beq.n	8007280 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e05b      	b.n	8007338 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0304 	and.w	r3, r3, #4
 8007288:	2b00      	cmp	r3, #0
 800728a:	d010      	beq.n	80072ae <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	68da      	ldr	r2, [r3, #12]
 8007290:	4b2b      	ldr	r3, [pc, #172]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 8007292:	6a1b      	ldr	r3, [r3, #32]
 8007294:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007298:	429a      	cmp	r2, r3
 800729a:	d208      	bcs.n	80072ae <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800729c:	4b28      	ldr	r3, [pc, #160]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 800729e:	6a1b      	ldr	r3, [r3, #32]
 80072a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	4925      	ldr	r1, [pc, #148]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 80072aa:	4313      	orrs	r3, r2
 80072ac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0308 	and.w	r3, r3, #8
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d012      	beq.n	80072e0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	691a      	ldr	r2, [r3, #16]
 80072be:	4b20      	ldr	r3, [pc, #128]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 80072c0:	6a1b      	ldr	r3, [r3, #32]
 80072c2:	091b      	lsrs	r3, r3, #4
 80072c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d209      	bcs.n	80072e0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80072cc:	4b1c      	ldr	r3, [pc, #112]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 80072ce:	6a1b      	ldr	r3, [r3, #32]
 80072d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	011b      	lsls	r3, r3, #4
 80072da:	4919      	ldr	r1, [pc, #100]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 80072dc:	4313      	orrs	r3, r2
 80072de:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0310 	and.w	r3, r3, #16
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d010      	beq.n	800730e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	695a      	ldr	r2, [r3, #20]
 80072f0:	4b13      	ldr	r3, [pc, #76]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 80072f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d208      	bcs.n	800730e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80072fc:	4b10      	ldr	r3, [pc, #64]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 80072fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007300:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	490d      	ldr	r1, [pc, #52]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 800730a:	4313      	orrs	r3, r2
 800730c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800730e:	f000 f821 	bl	8007354 <HAL_RCC_GetSysClockFreq>
 8007312:	4602      	mov	r2, r0
 8007314:	4b0a      	ldr	r3, [pc, #40]	@ (8007340 <HAL_RCC_ClockConfig+0x3d0>)
 8007316:	6a1b      	ldr	r3, [r3, #32]
 8007318:	f003 030f 	and.w	r3, r3, #15
 800731c:	490a      	ldr	r1, [pc, #40]	@ (8007348 <HAL_RCC_ClockConfig+0x3d8>)
 800731e:	5ccb      	ldrb	r3, [r1, r3]
 8007320:	fa22 f303 	lsr.w	r3, r2, r3
 8007324:	4a09      	ldr	r2, [pc, #36]	@ (800734c <HAL_RCC_ClockConfig+0x3dc>)
 8007326:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007328:	4b09      	ldr	r3, [pc, #36]	@ (8007350 <HAL_RCC_ClockConfig+0x3e0>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4618      	mov	r0, r3
 800732e:	f7fa f861 	bl	80013f4 <HAL_InitTick>
 8007332:	4603      	mov	r3, r0
 8007334:	73fb      	strb	r3, [r7, #15]

  return status;
 8007336:	7bfb      	ldrb	r3, [r7, #15]
}
 8007338:	4618      	mov	r0, r3
 800733a:	3718      	adds	r7, #24
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}
 8007340:	46020c00 	.word	0x46020c00
 8007344:	40022000 	.word	0x40022000
 8007348:	08009358 	.word	0x08009358
 800734c:	20000000 	.word	0x20000000
 8007350:	20000004 	.word	0x20000004

08007354 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007354:	b480      	push	{r7}
 8007356:	b08b      	sub	sp, #44	@ 0x2c
 8007358:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800735a:	2300      	movs	r3, #0
 800735c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800735e:	2300      	movs	r3, #0
 8007360:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007362:	4b78      	ldr	r3, [pc, #480]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007364:	69db      	ldr	r3, [r3, #28]
 8007366:	f003 030c 	and.w	r3, r3, #12
 800736a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800736c:	4b75      	ldr	r3, [pc, #468]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800736e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007370:	f003 0303 	and.w	r3, r3, #3
 8007374:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d005      	beq.n	8007388 <HAL_RCC_GetSysClockFreq+0x34>
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	2b0c      	cmp	r3, #12
 8007380:	d121      	bne.n	80073c6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	2b01      	cmp	r3, #1
 8007386:	d11e      	bne.n	80073c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8007388:	4b6e      	ldr	r3, [pc, #440]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d107      	bne.n	80073a4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8007394:	4b6b      	ldr	r3, [pc, #428]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007396:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800739a:	0b1b      	lsrs	r3, r3, #12
 800739c:	f003 030f 	and.w	r3, r3, #15
 80073a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80073a2:	e005      	b.n	80073b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80073a4:	4b67      	ldr	r3, [pc, #412]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	0f1b      	lsrs	r3, r3, #28
 80073aa:	f003 030f 	and.w	r3, r3, #15
 80073ae:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80073b0:	4a65      	ldr	r2, [pc, #404]	@ (8007548 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80073b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073b8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80073ba:	69bb      	ldr	r3, [r7, #24]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d110      	bne.n	80073e2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80073c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80073c4:	e00d      	b.n	80073e2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80073c6:	4b5f      	ldr	r3, [pc, #380]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	f003 030c 	and.w	r3, r3, #12
 80073ce:	2b04      	cmp	r3, #4
 80073d0:	d102      	bne.n	80073d8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80073d2:	4b5e      	ldr	r3, [pc, #376]	@ (800754c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80073d4:	623b      	str	r3, [r7, #32]
 80073d6:	e004      	b.n	80073e2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80073d8:	69bb      	ldr	r3, [r7, #24]
 80073da:	2b08      	cmp	r3, #8
 80073dc:	d101      	bne.n	80073e2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80073de:	4b5c      	ldr	r3, [pc, #368]	@ (8007550 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80073e0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	2b0c      	cmp	r3, #12
 80073e6:	f040 80a5 	bne.w	8007534 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80073ea:	4b56      	ldr	r3, [pc, #344]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ee:	f003 0303 	and.w	r3, r3, #3
 80073f2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80073f4:	4b53      	ldr	r3, [pc, #332]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80073f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f8:	0a1b      	lsrs	r3, r3, #8
 80073fa:	f003 030f 	and.w	r3, r3, #15
 80073fe:	3301      	adds	r3, #1
 8007400:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007402:	4b50      	ldr	r3, [pc, #320]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007406:	091b      	lsrs	r3, r3, #4
 8007408:	f003 0301 	and.w	r3, r3, #1
 800740c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800740e:	4b4d      	ldr	r3, [pc, #308]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007412:	08db      	lsrs	r3, r3, #3
 8007414:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007418:	68ba      	ldr	r2, [r7, #8]
 800741a:	fb02 f303 	mul.w	r3, r2, r3
 800741e:	ee07 3a90 	vmov	s15, r3
 8007422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007426:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	2b02      	cmp	r3, #2
 800742e:	d003      	beq.n	8007438 <HAL_RCC_GetSysClockFreq+0xe4>
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	2b03      	cmp	r3, #3
 8007434:	d022      	beq.n	800747c <HAL_RCC_GetSysClockFreq+0x128>
 8007436:	e043      	b.n	80074c0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	ee07 3a90 	vmov	s15, r3
 800743e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007442:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8007554 <HAL_RCC_GetSysClockFreq+0x200>
 8007446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800744a:	4b3e      	ldr	r3, [pc, #248]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800744c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800744e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007452:	ee07 3a90 	vmov	s15, r3
 8007456:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800745a:	ed97 6a01 	vldr	s12, [r7, #4]
 800745e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007558 <HAL_RCC_GetSysClockFreq+0x204>
 8007462:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007466:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800746a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800746e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007476:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800747a:	e046      	b.n	800750a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	ee07 3a90 	vmov	s15, r3
 8007482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007486:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800755c <HAL_RCC_GetSysClockFreq+0x208>
 800748a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800748e:	4b2d      	ldr	r3, [pc, #180]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007496:	ee07 3a90 	vmov	s15, r3
 800749a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800749e:	ed97 6a01 	vldr	s12, [r7, #4]
 80074a2:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8007558 <HAL_RCC_GetSysClockFreq+0x204>
 80074a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80074ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074be:	e024      	b.n	800750a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c2:	ee07 3a90 	vmov	s15, r3
 80074c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	ee07 3a90 	vmov	s15, r3
 80074d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80074da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074e0:	ee07 3a90 	vmov	s15, r3
 80074e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80074e8:	ed97 6a01 	vldr	s12, [r7, #4]
 80074ec:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8007558 <HAL_RCC_GetSysClockFreq+0x204>
 80074f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80074f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80074f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007504:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007508:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800750a:	4b0e      	ldr	r3, [pc, #56]	@ (8007544 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800750c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800750e:	0e1b      	lsrs	r3, r3, #24
 8007510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007514:	3301      	adds	r3, #1
 8007516:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	ee07 3a90 	vmov	s15, r3
 800751e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007522:	edd7 6a07 	vldr	s13, [r7, #28]
 8007526:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800752a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800752e:	ee17 3a90 	vmov	r3, s15
 8007532:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8007534:	6a3b      	ldr	r3, [r7, #32]
}
 8007536:	4618      	mov	r0, r3
 8007538:	372c      	adds	r7, #44	@ 0x2c
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop
 8007544:	46020c00 	.word	0x46020c00
 8007548:	08009368 	.word	0x08009368
 800754c:	00f42400 	.word	0x00f42400
 8007550:	00b71b00 	.word	0x00b71b00
 8007554:	4b742400 	.word	0x4b742400
 8007558:	46000000 	.word	0x46000000
 800755c:	4b371b00 	.word	0x4b371b00

08007560 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8007564:	f7ff fef6 	bl	8007354 <HAL_RCC_GetSysClockFreq>
 8007568:	4602      	mov	r2, r0
 800756a:	4b07      	ldr	r3, [pc, #28]	@ (8007588 <HAL_RCC_GetHCLKFreq+0x28>)
 800756c:	6a1b      	ldr	r3, [r3, #32]
 800756e:	f003 030f 	and.w	r3, r3, #15
 8007572:	4906      	ldr	r1, [pc, #24]	@ (800758c <HAL_RCC_GetHCLKFreq+0x2c>)
 8007574:	5ccb      	ldrb	r3, [r1, r3]
 8007576:	fa22 f303 	lsr.w	r3, r2, r3
 800757a:	4a05      	ldr	r2, [pc, #20]	@ (8007590 <HAL_RCC_GetHCLKFreq+0x30>)
 800757c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800757e:	4b04      	ldr	r3, [pc, #16]	@ (8007590 <HAL_RCC_GetHCLKFreq+0x30>)
 8007580:	681b      	ldr	r3, [r3, #0]
}
 8007582:	4618      	mov	r0, r3
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	46020c00 	.word	0x46020c00
 800758c:	08009358 	.word	0x08009358
 8007590:	20000000 	.word	0x20000000

08007594 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b086      	sub	sp, #24
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800759c:	4b3e      	ldr	r3, [pc, #248]	@ (8007698 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800759e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075a2:	f003 0304 	and.w	r3, r3, #4
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d003      	beq.n	80075b2 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80075aa:	f7fe fde7 	bl	800617c <HAL_PWREx_GetVoltageRange>
 80075ae:	6178      	str	r0, [r7, #20]
 80075b0:	e019      	b.n	80075e6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80075b2:	4b39      	ldr	r3, [pc, #228]	@ (8007698 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075b8:	4a37      	ldr	r2, [pc, #220]	@ (8007698 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075ba:	f043 0304 	orr.w	r3, r3, #4
 80075be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80075c2:	4b35      	ldr	r3, [pc, #212]	@ (8007698 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	60fb      	str	r3, [r7, #12]
 80075ce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80075d0:	f7fe fdd4 	bl	800617c <HAL_PWREx_GetVoltageRange>
 80075d4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80075d6:	4b30      	ldr	r3, [pc, #192]	@ (8007698 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075dc:	4a2e      	ldr	r2, [pc, #184]	@ (8007698 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80075de:	f023 0304 	bic.w	r3, r3, #4
 80075e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80075ec:	d003      	beq.n	80075f6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075f4:	d109      	bne.n	800760a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075fc:	d202      	bcs.n	8007604 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80075fe:	2301      	movs	r3, #1
 8007600:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8007602:	e033      	b.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8007604:	2300      	movs	r3, #0
 8007606:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8007608:	e030      	b.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007610:	d208      	bcs.n	8007624 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007618:	d102      	bne.n	8007620 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800761a:	2303      	movs	r3, #3
 800761c:	613b      	str	r3, [r7, #16]
 800761e:	e025      	b.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e035      	b.n	8007690 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800762a:	d90f      	bls.n	800764c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d109      	bne.n	8007646 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007638:	d902      	bls.n	8007640 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800763a:	2300      	movs	r3, #0
 800763c:	613b      	str	r3, [r7, #16]
 800763e:	e015      	b.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8007640:	2301      	movs	r3, #1
 8007642:	613b      	str	r3, [r7, #16]
 8007644:	e012      	b.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8007646:	2300      	movs	r3, #0
 8007648:	613b      	str	r3, [r7, #16]
 800764a:	e00f      	b.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007652:	d109      	bne.n	8007668 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800765a:	d102      	bne.n	8007662 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800765c:	2301      	movs	r3, #1
 800765e:	613b      	str	r3, [r7, #16]
 8007660:	e004      	b.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8007662:	2302      	movs	r3, #2
 8007664:	613b      	str	r3, [r7, #16]
 8007666:	e001      	b.n	800766c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8007668:	2301      	movs	r3, #1
 800766a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800766c:	4b0b      	ldr	r3, [pc, #44]	@ (800769c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f023 020f 	bic.w	r2, r3, #15
 8007674:	4909      	ldr	r1, [pc, #36]	@ (800769c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	4313      	orrs	r3, r2
 800767a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800767c:	4b07      	ldr	r3, [pc, #28]	@ (800769c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f003 030f 	and.w	r3, r3, #15
 8007684:	693a      	ldr	r2, [r7, #16]
 8007686:	429a      	cmp	r2, r3
 8007688:	d001      	beq.n	800768e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e000      	b.n	8007690 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3718      	adds	r7, #24
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}
 8007698:	46020c00 	.word	0x46020c00
 800769c:	40022000 	.word	0x40022000

080076a0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80076a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076a4:	b0b8      	sub	sp, #224	@ 0xe0
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80076ac:	2300      	movs	r3, #0
 80076ae:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80076b2:	2300      	movs	r3, #0
 80076b4:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80076b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80076bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c0:	f002 0401 	and.w	r4, r2, #1
 80076c4:	2500      	movs	r5, #0
 80076c6:	ea54 0305 	orrs.w	r3, r4, r5
 80076ca:	d00b      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80076cc:	4bca      	ldr	r3, [pc, #808]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80076ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076d2:	f023 0103 	bic.w	r1, r3, #3
 80076d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80076da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076dc:	4ac6      	ldr	r2, [pc, #792]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80076de:	430b      	orrs	r3, r1
 80076e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80076e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80076e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ec:	f002 0802 	and.w	r8, r2, #2
 80076f0:	f04f 0900 	mov.w	r9, #0
 80076f4:	ea58 0309 	orrs.w	r3, r8, r9
 80076f8:	d00b      	beq.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80076fa:	4bbf      	ldr	r3, [pc, #764]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80076fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007700:	f023 010c 	bic.w	r1, r3, #12
 8007704:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800770a:	4abb      	ldr	r2, [pc, #748]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800770c:	430b      	orrs	r3, r1
 800770e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007712:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771a:	f002 0a04 	and.w	sl, r2, #4
 800771e:	f04f 0b00 	mov.w	fp, #0
 8007722:	ea5a 030b 	orrs.w	r3, sl, fp
 8007726:	d00b      	beq.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8007728:	4bb3      	ldr	r3, [pc, #716]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800772a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800772e:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007732:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007738:	4aaf      	ldr	r2, [pc, #700]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800773a:	430b      	orrs	r3, r1
 800773c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007740:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	f002 0308 	and.w	r3, r2, #8
 800774c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007750:	2300      	movs	r3, #0
 8007752:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007756:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800775a:	460b      	mov	r3, r1
 800775c:	4313      	orrs	r3, r2
 800775e:	d00b      	beq.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8007760:	4ba5      	ldr	r3, [pc, #660]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007766:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800776a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800776e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007770:	4aa1      	ldr	r2, [pc, #644]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007772:	430b      	orrs	r3, r1
 8007774:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007778:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800777c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007780:	f002 0310 	and.w	r3, r2, #16
 8007784:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007788:	2300      	movs	r3, #0
 800778a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800778e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007792:	460b      	mov	r3, r1
 8007794:	4313      	orrs	r3, r2
 8007796:	d00b      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8007798:	4b97      	ldr	r3, [pc, #604]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800779a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800779e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80077a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077a8:	4a93      	ldr	r2, [pc, #588]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80077aa:	430b      	orrs	r3, r1
 80077ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80077b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	f002 0320 	and.w	r3, r2, #32
 80077bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077c0:	2300      	movs	r3, #0
 80077c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077c6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80077ca:	460b      	mov	r3, r1
 80077cc:	4313      	orrs	r3, r2
 80077ce:	d00b      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80077d0:	4b89      	ldr	r3, [pc, #548]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80077d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80077d6:	f023 0107 	bic.w	r1, r3, #7
 80077da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077e0:	4a85      	ldr	r2, [pc, #532]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80077e2:	430b      	orrs	r3, r1
 80077e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80077f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80077f8:	2300      	movs	r3, #0
 80077fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80077fe:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007802:	460b      	mov	r3, r1
 8007804:	4313      	orrs	r3, r2
 8007806:	d00b      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8007808:	4b7b      	ldr	r3, [pc, #492]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800780a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800780e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8007812:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007816:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007818:	4a77      	ldr	r2, [pc, #476]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800781a:	430b      	orrs	r3, r1
 800781c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007820:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007828:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800782c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007830:	2300      	movs	r3, #0
 8007832:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007836:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800783a:	460b      	mov	r3, r1
 800783c:	4313      	orrs	r3, r2
 800783e:	d00b      	beq.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8007840:	4b6d      	ldr	r3, [pc, #436]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007846:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800784a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800784e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007850:	4a69      	ldr	r2, [pc, #420]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007852:	430b      	orrs	r3, r1
 8007854:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007858:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800785c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007860:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8007864:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007868:	2300      	movs	r3, #0
 800786a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800786e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007872:	460b      	mov	r3, r1
 8007874:	4313      	orrs	r3, r2
 8007876:	d00b      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8007878:	4b5f      	ldr	r3, [pc, #380]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800787a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800787e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007882:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007888:	4a5b      	ldr	r2, [pc, #364]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800788a:	430b      	orrs	r3, r1
 800788c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007890:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007898:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800789c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80078a0:	2300      	movs	r3, #0
 80078a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80078a6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80078aa:	460b      	mov	r3, r1
 80078ac:	4313      	orrs	r3, r2
 80078ae:	d00b      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80078b0:	4b51      	ldr	r3, [pc, #324]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80078b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80078b6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80078ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078c0:	4a4d      	ldr	r2, [pc, #308]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80078c2:	430b      	orrs	r3, r1
 80078c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80078c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80078d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078d8:	2300      	movs	r3, #0
 80078da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80078de:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80078e2:	460b      	mov	r3, r1
 80078e4:	4313      	orrs	r3, r2
 80078e6:	d00b      	beq.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80078e8:	4b43      	ldr	r3, [pc, #268]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80078ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80078ee:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80078f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80078f8:	4a3f      	ldr	r2, [pc, #252]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80078fa:	430b      	orrs	r3, r1
 80078fc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007900:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007908:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800790c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007910:	2300      	movs	r3, #0
 8007912:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007916:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800791a:	460b      	mov	r3, r1
 800791c:	4313      	orrs	r3, r2
 800791e:	d00b      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8007920:	4b35      	ldr	r3, [pc, #212]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007926:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800792a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800792e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007930:	4a31      	ldr	r2, [pc, #196]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007932:	430b      	orrs	r3, r1
 8007934:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8007938:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800793c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007940:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007944:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007946:	2300      	movs	r3, #0
 8007948:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800794a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800794e:	460b      	mov	r3, r1
 8007950:	4313      	orrs	r3, r2
 8007952:	d00c      	beq.n	800796e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8007954:	4b28      	ldr	r3, [pc, #160]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007956:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800795a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800795e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007962:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007966:	4a24      	ldr	r2, [pc, #144]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007968:	430b      	orrs	r3, r1
 800796a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800796e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007976:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800797a:	673b      	str	r3, [r7, #112]	@ 0x70
 800797c:	2300      	movs	r3, #0
 800797e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007980:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007984:	460b      	mov	r3, r1
 8007986:	4313      	orrs	r3, r2
 8007988:	d04f      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800798a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800798e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007992:	2b80      	cmp	r3, #128	@ 0x80
 8007994:	d02d      	beq.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8007996:	2b80      	cmp	r3, #128	@ 0x80
 8007998:	d827      	bhi.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800799a:	2b60      	cmp	r3, #96	@ 0x60
 800799c:	d02e      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800799e:	2b60      	cmp	r3, #96	@ 0x60
 80079a0:	d823      	bhi.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80079a2:	2b40      	cmp	r3, #64	@ 0x40
 80079a4:	d006      	beq.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80079a6:	2b40      	cmp	r3, #64	@ 0x40
 80079a8:	d81f      	bhi.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d009      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x322>
 80079ae:	2b20      	cmp	r3, #32
 80079b0:	d011      	beq.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80079b2:	e01a      	b.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80079b4:	4b10      	ldr	r3, [pc, #64]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80079b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b8:	4a0f      	ldr	r2, [pc, #60]	@ (80079f8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80079ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079be:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80079c0:	e01d      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80079c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80079c6:	3308      	adds	r3, #8
 80079c8:	4618      	mov	r0, r3
 80079ca:	f000 fc0d 	bl	80081e8 <RCCEx_PLL2_Config>
 80079ce:	4603      	mov	r3, r0
 80079d0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80079d4:	e013      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80079d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80079da:	332c      	adds	r3, #44	@ 0x2c
 80079dc:	4618      	mov	r0, r3
 80079de:	f000 fc9b 	bl	8008318 <RCCEx_PLL3_Config>
 80079e2:	4603      	mov	r3, r0
 80079e4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80079e8:	e009      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80079f0:	e005      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 80079f2:	bf00      	nop
 80079f4:	e003      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80079f6:	bf00      	nop
 80079f8:	46020c00 	.word	0x46020c00
        break;
 80079fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079fe:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d10d      	bne.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8007a06:	4bb6      	ldr	r3, [pc, #728]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007a08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a0c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8007a10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a18:	4ab1      	ldr	r2, [pc, #708]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007a1a:	430b      	orrs	r3, r1
 8007a1c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007a20:	e003      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a22:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007a26:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007a2a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a32:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007a36:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a38:	2300      	movs	r3, #0
 8007a3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a3c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007a40:	460b      	mov	r3, r1
 8007a42:	4313      	orrs	r3, r2
 8007a44:	d053      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8007a46:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a52:	d033      	beq.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007a54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a58:	d82c      	bhi.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8007a5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a5e:	d02f      	beq.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007a60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a64:	d826      	bhi.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8007a66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a6a:	d008      	beq.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8007a6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a70:	d820      	bhi.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00a      	beq.n	8007a8c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8007a76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a7a:	d011      	beq.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8007a7c:	e01a      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007a7e:	4b98      	ldr	r3, [pc, #608]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a82:	4a97      	ldr	r2, [pc, #604]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a88:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007a8a:	e01a      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007a8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007a90:	3308      	adds	r3, #8
 8007a92:	4618      	mov	r0, r3
 8007a94:	f000 fba8 	bl	80081e8 <RCCEx_PLL2_Config>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007a9e:	e010      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007aa0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007aa4:	332c      	adds	r3, #44	@ 0x2c
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f000 fc36 	bl	8008318 <RCCEx_PLL3_Config>
 8007aac:	4603      	mov	r3, r0
 8007aae:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007ab2:	e006      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007aba:	e002      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8007abc:	bf00      	nop
 8007abe:	e000      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8007ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ac2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d10d      	bne.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8007aca:	4b85      	ldr	r3, [pc, #532]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007acc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ad0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007ad4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007ad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007adc:	4a80      	ldr	r2, [pc, #512]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007ade:	430b      	orrs	r3, r1
 8007ae0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007ae4:	e003      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ae6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007aea:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8007aee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007afa:	663b      	str	r3, [r7, #96]	@ 0x60
 8007afc:	2300      	movs	r3, #0
 8007afe:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b00:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007b04:	460b      	mov	r3, r1
 8007b06:	4313      	orrs	r3, r2
 8007b08:	d046      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8007b0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007b12:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007b16:	d028      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b18:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007b1c:	d821      	bhi.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007b1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b22:	d022      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b28:	d81b      	bhi.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007b2a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007b2e:	d01c      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007b34:	d815      	bhi.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007b36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b3a:	d008      	beq.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8007b3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b40:	d80f      	bhi.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d011      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b4a:	d00e      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007b4c:	e009      	b.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b52:	3308      	adds	r3, #8
 8007b54:	4618      	mov	r0, r3
 8007b56:	f000 fb47 	bl	80081e8 <RCCEx_PLL2_Config>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007b60:	e004      	b.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007b68:	e000      	b.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 8007b6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b6c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d10d      	bne.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007b74:	4b5a      	ldr	r3, [pc, #360]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007b76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007b7a:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007b7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007b86:	4a56      	ldr	r2, [pc, #344]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007b88:	430b      	orrs	r3, r1
 8007b8a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007b8e:	e003      	b.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b90:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007b94:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8007b98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007ba4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007baa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	d03f      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8007bb4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bbc:	2b04      	cmp	r3, #4
 8007bbe:	d81e      	bhi.n	8007bfe <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8007bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8007bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc6:	bf00      	nop
 8007bc8:	08007c07 	.word	0x08007c07
 8007bcc:	08007bdd 	.word	0x08007bdd
 8007bd0:	08007beb 	.word	0x08007beb
 8007bd4:	08007c07 	.word	0x08007c07
 8007bd8:	08007c07 	.word	0x08007c07
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007bdc:	4b40      	ldr	r3, [pc, #256]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be0:	4a3f      	ldr	r2, [pc, #252]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007be6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007be8:	e00e      	b.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007bea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007bee:	332c      	adds	r3, #44	@ 0x2c
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f000 fb91 	bl	8008318 <RCCEx_PLL3_Config>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007bfc:	e004      	b.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007c04:	e000      	b.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 8007c06:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007c08:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10d      	bne.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8007c10:	4b33      	ldr	r3, [pc, #204]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007c12:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c16:	f023 0107 	bic.w	r1, r3, #7
 8007c1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c22:	4a2f      	ldr	r2, [pc, #188]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007c24:	430b      	orrs	r3, r1
 8007c26:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007c2a:	e003      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c2c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007c30:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8007c34:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007c40:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c42:	2300      	movs	r3, #0
 8007c44:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c46:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	d04d      	beq.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8007c50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007c5c:	d028      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8007c5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007c62:	d821      	bhi.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007c64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007c68:	d024      	beq.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8007c6a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007c6e:	d81b      	bhi.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007c70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c74:	d00e      	beq.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8007c76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c7a:	d815      	bhi.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d01b      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8007c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c84:	d110      	bne.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007c86:	4b16      	ldr	r3, [pc, #88]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8a:	4a15      	ldr	r2, [pc, #84]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007c8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c90:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007c92:	e012      	b.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007c94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007c98:	332c      	adds	r3, #44	@ 0x2c
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f000 fb3c 	bl	8008318 <RCCEx_PLL3_Config>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007ca6:	e008      	b.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007cae:	e004      	b.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8007cb0:	bf00      	nop
 8007cb2:	e002      	b.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8007cb4:	bf00      	nop
 8007cb6:	e000      	b.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8007cb8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007cba:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d110      	bne.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8007cc2:	4b07      	ldr	r3, [pc, #28]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007cc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007cc8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007ccc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007cd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cd4:	4a02      	ldr	r2, [pc, #8]	@ (8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007cd6:	430b      	orrs	r3, r1
 8007cd8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007cdc:	e006      	b.n	8007cec <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007cde:	bf00      	nop
 8007ce0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ce4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007ce8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007cec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cfe:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007d02:	460b      	mov	r3, r1
 8007d04:	4313      	orrs	r3, r2
 8007d06:	f000 80b5 	beq.w	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d10:	4b9d      	ldr	r3, [pc, #628]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d16:	f003 0304 	and.w	r3, r3, #4
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d113      	bne.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d1e:	4b9a      	ldr	r3, [pc, #616]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d24:	4a98      	ldr	r2, [pc, #608]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d26:	f043 0304 	orr.w	r3, r3, #4
 8007d2a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007d2e:	4b96      	ldr	r3, [pc, #600]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d34:	f003 0304 	and.w	r3, r3, #4
 8007d38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d3c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8007d40:	2301      	movs	r3, #1
 8007d42:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007d46:	4b91      	ldr	r3, [pc, #580]	@ (8007f8c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d4a:	4a90      	ldr	r2, [pc, #576]	@ (8007f8c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007d4c:	f043 0301 	orr.w	r3, r3, #1
 8007d50:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007d52:	f7f9 fbd9 	bl	8001508 <HAL_GetTick>
 8007d56:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007d5a:	e00b      	b.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d5c:	f7f9 fbd4 	bl	8001508 <HAL_GetTick>
 8007d60:	4602      	mov	r2, r0
 8007d62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d66:	1ad3      	subs	r3, r2, r3
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	d903      	bls.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8007d6c:	2303      	movs	r3, #3
 8007d6e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007d72:	e005      	b.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007d74:	4b85      	ldr	r3, [pc, #532]	@ (8007f8c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d78:	f003 0301 	and.w	r3, r3, #1
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d0ed      	beq.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8007d80:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d165      	bne.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007d88:	4b7f      	ldr	r3, [pc, #508]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007d8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007d8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007d96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d023      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8007d9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007da2:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8007da6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d01b      	beq.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007dae:	4b76      	ldr	r3, [pc, #472]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007db0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007db8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007dbc:	4b72      	ldr	r3, [pc, #456]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007dbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dc2:	4a71      	ldr	r2, [pc, #452]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007dc8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007dcc:	4b6e      	ldr	r3, [pc, #440]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007dce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007dd2:	4a6d      	ldr	r2, [pc, #436]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007dd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dd8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007ddc:	4a6a      	ldr	r2, [pc, #424]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007dde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007de2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007de6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007dea:	f003 0301 	and.w	r3, r3, #1
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d019      	beq.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007df2:	f7f9 fb89 	bl	8001508 <HAL_GetTick>
 8007df6:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007dfa:	e00d      	b.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007dfc:	f7f9 fb84 	bl	8001508 <HAL_GetTick>
 8007e00:	4602      	mov	r2, r0
 8007e02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e06:	1ad2      	subs	r2, r2, r3
 8007e08:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d903      	bls.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8007e10:	2303      	movs	r3, #3
 8007e12:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8007e16:	e006      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e18:	4b5b      	ldr	r3, [pc, #364]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e1e:	f003 0302 	and.w	r3, r3, #2
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d0ea      	beq.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8007e26:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d10d      	bne.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007e2e:	4b56      	ldr	r3, [pc, #344]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e34:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007e3c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007e40:	4a51      	ldr	r2, [pc, #324]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e42:	430b      	orrs	r3, r1
 8007e44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007e48:	e008      	b.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007e4a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007e4e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8007e52:	e003      	b.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e54:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007e58:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007e5c:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d107      	bne.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e64:	4b48      	ldr	r3, [pc, #288]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e6a:	4a47      	ldr	r2, [pc, #284]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007e6c:	f023 0304 	bic.w	r3, r3, #4
 8007e70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8007e74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007e80:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e82:	2300      	movs	r3, #0
 8007e84:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e86:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007e8a:	460b      	mov	r3, r1
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	d042      	beq.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8007e90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007e94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e98:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007e9c:	d022      	beq.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8007e9e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007ea2:	d81b      	bhi.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8007ea4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ea8:	d011      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8007eaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007eae:	d815      	bhi.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d019      	beq.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8007eb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007eb8:	d110      	bne.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007eba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007ebe:	3308      	adds	r3, #8
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f000 f991 	bl	80081e8 <RCCEx_PLL2_Config>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007ecc:	e00d      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ece:	4b2e      	ldr	r3, [pc, #184]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed2:	4a2d      	ldr	r2, [pc, #180]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007ed4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ed8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007eda:	e006      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007ee2:	e002      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8007ee4:	bf00      	nop
 8007ee6:	e000      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8007ee8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007eea:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10d      	bne.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8007ef2:	4b25      	ldr	r3, [pc, #148]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007ef4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ef8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007efc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f04:	4a20      	ldr	r2, [pc, #128]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007f06:	430b      	orrs	r3, r1
 8007f08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007f0c:	e003      	b.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f0e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007f12:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007f16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007f22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f24:	2300      	movs	r3, #0
 8007f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f28:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	d032      	beq.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007f32:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007f3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f3e:	d00b      	beq.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8007f40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f44:	d804      	bhi.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d008      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8007f4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f4e:	d007      	beq.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007f56:	e004      	b.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8007f58:	bf00      	nop
 8007f5a:	e002      	b.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8007f5c:	bf00      	nop
 8007f5e:	e000      	b.n	8007f62 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8007f60:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007f62:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d112      	bne.n	8007f90 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007f6a:	4b07      	ldr	r3, [pc, #28]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007f6c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f70:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007f74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007f7c:	4a02      	ldr	r2, [pc, #8]	@ (8007f88 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007f7e:	430b      	orrs	r3, r1
 8007f80:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007f84:	e008      	b.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8007f86:	bf00      	nop
 8007f88:	46020c00 	.word	0x46020c00
 8007f8c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f90:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007f94:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8007f98:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007fa4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007faa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	d019      	beq.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8007fb4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fb8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007fbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fc0:	d105      	bne.n	8007fce <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007fc2:	4b88      	ldr	r3, [pc, #544]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc6:	4a87      	ldr	r2, [pc, #540]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fcc:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8007fce:	4b85      	ldr	r3, [pc, #532]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007fd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007fd4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007fd8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fdc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007fe0:	4a80      	ldr	r2, [pc, #512]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007fe2:	430b      	orrs	r3, r1
 8007fe4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8007fe8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ffa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007ffe:	460b      	mov	r3, r1
 8008000:	4313      	orrs	r3, r2
 8008002:	d00c      	beq.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008004:	4b77      	ldr	r3, [pc, #476]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800800a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800800e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008012:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008016:	4973      	ldr	r1, [pc, #460]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008018:	4313      	orrs	r3, r2
 800801a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800801e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008026:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800802a:	623b      	str	r3, [r7, #32]
 800802c:	2300      	movs	r3, #0
 800802e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008030:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008034:	460b      	mov	r3, r1
 8008036:	4313      	orrs	r3, r2
 8008038:	d00c      	beq.n	8008054 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800803a:	4b6a      	ldr	r3, [pc, #424]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800803c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008040:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008044:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008048:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800804c:	4965      	ldr	r1, [pc, #404]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800804e:	4313      	orrs	r3, r2
 8008050:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008054:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008060:	61bb      	str	r3, [r7, #24]
 8008062:	2300      	movs	r3, #0
 8008064:	61fb      	str	r3, [r7, #28]
 8008066:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800806a:	460b      	mov	r3, r1
 800806c:	4313      	orrs	r3, r2
 800806e:	d00c      	beq.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008070:	4b5c      	ldr	r3, [pc, #368]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008072:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008076:	f023 0218 	bic.w	r2, r3, #24
 800807a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800807e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008082:	4958      	ldr	r1, [pc, #352]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008084:	4313      	orrs	r3, r2
 8008086:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800808a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800808e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008092:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008096:	613b      	str	r3, [r7, #16]
 8008098:	2300      	movs	r3, #0
 800809a:	617b      	str	r3, [r7, #20]
 800809c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80080a0:	460b      	mov	r3, r1
 80080a2:	4313      	orrs	r3, r2
 80080a4:	d032      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80080a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80080ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80080b2:	d105      	bne.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080b4:	4b4b      	ldr	r3, [pc, #300]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80080b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080b8:	4a4a      	ldr	r2, [pc, #296]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80080ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080be:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80080c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080c4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80080c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80080cc:	d108      	bne.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80080ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080d2:	3308      	adds	r3, #8
 80080d4:	4618      	mov	r0, r3
 80080d6:	f000 f887 	bl	80081e8 <RCCEx_PLL2_Config>
 80080da:	4603      	mov	r3, r0
 80080dc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 80080e0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d10d      	bne.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80080e8:	4b3e      	ldr	r3, [pc, #248]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80080ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80080ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80080f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80080fa:	493a      	ldr	r1, [pc, #232]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80080fc:	4313      	orrs	r3, r2
 80080fe:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008102:	e003      	b.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008104:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008108:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800810c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008114:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8008118:	60bb      	str	r3, [r7, #8]
 800811a:	2300      	movs	r3, #0
 800811c:	60fb      	str	r3, [r7, #12]
 800811e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008122:	460b      	mov	r3, r1
 8008124:	4313      	orrs	r3, r2
 8008126:	d03a      	beq.n	800819e <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8008128:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800812c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008130:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008134:	d00e      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8008136:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800813a:	d815      	bhi.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 800813c:	2b00      	cmp	r3, #0
 800813e:	d017      	beq.n	8008170 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8008140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008144:	d110      	bne.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008146:	4b27      	ldr	r3, [pc, #156]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8008148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814a:	4a26      	ldr	r2, [pc, #152]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800814c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008150:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008152:	e00e      	b.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008154:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008158:	3308      	adds	r3, #8
 800815a:	4618      	mov	r0, r3
 800815c:	f000 f844 	bl	80081e8 <RCCEx_PLL2_Config>
 8008160:	4603      	mov	r3, r0
 8008162:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8008166:	e004      	b.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800816e:	e000      	b.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8008170:	bf00      	nop
    }
    if (ret == HAL_OK)
 8008172:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8008176:	2b00      	cmp	r3, #0
 8008178:	d10d      	bne.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800817a:	4b1a      	ldr	r3, [pc, #104]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800817c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008180:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008184:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008188:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800818c:	4915      	ldr	r1, [pc, #84]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800818e:	4313      	orrs	r3, r2
 8008190:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008194:	e003      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008196:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800819a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800819e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80081a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a6:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80081aa:	603b      	str	r3, [r7, #0]
 80081ac:	2300      	movs	r3, #0
 80081ae:	607b      	str	r3, [r7, #4]
 80081b0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80081b4:	460b      	mov	r3, r1
 80081b6:	4313      	orrs	r3, r2
 80081b8:	d00c      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80081ba:	4b0a      	ldr	r3, [pc, #40]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80081bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081c0:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80081c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80081c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80081cc:	4905      	ldr	r1, [pc, #20]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80081ce:	4313      	orrs	r3, r2
 80081d0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80081d4:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 80081d8:	4618      	mov	r0, r3
 80081da:	37e0      	adds	r7, #224	@ 0xe0
 80081dc:	46bd      	mov	sp, r7
 80081de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80081e2:	bf00      	nop
 80081e4:	46020c00 	.word	0x46020c00

080081e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80081f0:	4b47      	ldr	r3, [pc, #284]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a46      	ldr	r2, [pc, #280]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80081f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80081fa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80081fc:	f7f9 f984 	bl	8001508 <HAL_GetTick>
 8008200:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008202:	e008      	b.n	8008216 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008204:	f7f9 f980 	bl	8001508 <HAL_GetTick>
 8008208:	4602      	mov	r2, r0
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	1ad3      	subs	r3, r2, r3
 800820e:	2b02      	cmp	r3, #2
 8008210:	d901      	bls.n	8008216 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008212:	2303      	movs	r3, #3
 8008214:	e077      	b.n	8008306 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008216:	4b3e      	ldr	r3, [pc, #248]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800821e:	2b00      	cmp	r3, #0
 8008220:	d1f0      	bne.n	8008204 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008222:	4b3b      	ldr	r3, [pc, #236]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 8008224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008226:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800822a:	f023 0303 	bic.w	r3, r3, #3
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	6811      	ldr	r1, [r2, #0]
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	6852      	ldr	r2, [r2, #4]
 8008236:	3a01      	subs	r2, #1
 8008238:	0212      	lsls	r2, r2, #8
 800823a:	430a      	orrs	r2, r1
 800823c:	4934      	ldr	r1, [pc, #208]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 800823e:	4313      	orrs	r3, r2
 8008240:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008242:	4b33      	ldr	r3, [pc, #204]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 8008244:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008246:	4b33      	ldr	r3, [pc, #204]	@ (8008314 <RCCEx_PLL2_Config+0x12c>)
 8008248:	4013      	ands	r3, r2
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	6892      	ldr	r2, [r2, #8]
 800824e:	3a01      	subs	r2, #1
 8008250:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	68d2      	ldr	r2, [r2, #12]
 8008258:	3a01      	subs	r2, #1
 800825a:	0252      	lsls	r2, r2, #9
 800825c:	b292      	uxth	r2, r2
 800825e:	4311      	orrs	r1, r2
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	6912      	ldr	r2, [r2, #16]
 8008264:	3a01      	subs	r2, #1
 8008266:	0412      	lsls	r2, r2, #16
 8008268:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800826c:	4311      	orrs	r1, r2
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	6952      	ldr	r2, [r2, #20]
 8008272:	3a01      	subs	r2, #1
 8008274:	0612      	lsls	r2, r2, #24
 8008276:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800827a:	430a      	orrs	r2, r1
 800827c:	4924      	ldr	r1, [pc, #144]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 800827e:	4313      	orrs	r3, r2
 8008280:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008282:	4b23      	ldr	r3, [pc, #140]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 8008284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008286:	f023 020c 	bic.w	r2, r3, #12
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	699b      	ldr	r3, [r3, #24]
 800828e:	4920      	ldr	r1, [pc, #128]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 8008290:	4313      	orrs	r3, r2
 8008292:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008294:	4b1e      	ldr	r3, [pc, #120]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 8008296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a1b      	ldr	r3, [r3, #32]
 800829c:	491c      	ldr	r1, [pc, #112]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 800829e:	4313      	orrs	r3, r2
 80082a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80082a2:	4b1b      	ldr	r3, [pc, #108]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a6:	4a1a      	ldr	r2, [pc, #104]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082a8:	f023 0310 	bic.w	r3, r3, #16
 80082ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80082ae:	4b18      	ldr	r3, [pc, #96]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80082b6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	69d2      	ldr	r2, [r2, #28]
 80082be:	00d2      	lsls	r2, r2, #3
 80082c0:	4913      	ldr	r1, [pc, #76]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082c2:	4313      	orrs	r3, r2
 80082c4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80082c6:	4b12      	ldr	r3, [pc, #72]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ca:	4a11      	ldr	r2, [pc, #68]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082cc:	f043 0310 	orr.w	r3, r3, #16
 80082d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80082d2:	4b0f      	ldr	r3, [pc, #60]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a0e      	ldr	r2, [pc, #56]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80082dc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80082de:	f7f9 f913 	bl	8001508 <HAL_GetTick>
 80082e2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80082e4:	e008      	b.n	80082f8 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80082e6:	f7f9 f90f 	bl	8001508 <HAL_GetTick>
 80082ea:	4602      	mov	r2, r0
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	1ad3      	subs	r3, r2, r3
 80082f0:	2b02      	cmp	r3, #2
 80082f2:	d901      	bls.n	80082f8 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80082f4:	2303      	movs	r3, #3
 80082f6:	e006      	b.n	8008306 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80082f8:	4b05      	ldr	r3, [pc, #20]	@ (8008310 <RCCEx_PLL2_Config+0x128>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d0f0      	beq.n	80082e6 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008304:	2300      	movs	r3, #0

}
 8008306:	4618      	mov	r0, r3
 8008308:	3710      	adds	r7, #16
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	46020c00 	.word	0x46020c00
 8008314:	80800000 	.word	0x80800000

08008318 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008320:	4b47      	ldr	r3, [pc, #284]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a46      	ldr	r2, [pc, #280]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 8008326:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800832a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800832c:	f7f9 f8ec 	bl	8001508 <HAL_GetTick>
 8008330:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008332:	e008      	b.n	8008346 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008334:	f7f9 f8e8 	bl	8001508 <HAL_GetTick>
 8008338:	4602      	mov	r2, r0
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	1ad3      	subs	r3, r2, r3
 800833e:	2b02      	cmp	r3, #2
 8008340:	d901      	bls.n	8008346 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e077      	b.n	8008436 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008346:	4b3e      	ldr	r3, [pc, #248]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1f0      	bne.n	8008334 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008352:	4b3b      	ldr	r3, [pc, #236]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 8008354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008356:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800835a:	f023 0303 	bic.w	r3, r3, #3
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	6811      	ldr	r1, [r2, #0]
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	6852      	ldr	r2, [r2, #4]
 8008366:	3a01      	subs	r2, #1
 8008368:	0212      	lsls	r2, r2, #8
 800836a:	430a      	orrs	r2, r1
 800836c:	4934      	ldr	r1, [pc, #208]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 800836e:	4313      	orrs	r3, r2
 8008370:	630b      	str	r3, [r1, #48]	@ 0x30
 8008372:	4b33      	ldr	r3, [pc, #204]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 8008374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008376:	4b33      	ldr	r3, [pc, #204]	@ (8008444 <RCCEx_PLL3_Config+0x12c>)
 8008378:	4013      	ands	r3, r2
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	6892      	ldr	r2, [r2, #8]
 800837e:	3a01      	subs	r2, #1
 8008380:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	68d2      	ldr	r2, [r2, #12]
 8008388:	3a01      	subs	r2, #1
 800838a:	0252      	lsls	r2, r2, #9
 800838c:	b292      	uxth	r2, r2
 800838e:	4311      	orrs	r1, r2
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	6912      	ldr	r2, [r2, #16]
 8008394:	3a01      	subs	r2, #1
 8008396:	0412      	lsls	r2, r2, #16
 8008398:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800839c:	4311      	orrs	r1, r2
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	6952      	ldr	r2, [r2, #20]
 80083a2:	3a01      	subs	r2, #1
 80083a4:	0612      	lsls	r2, r2, #24
 80083a6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80083aa:	430a      	orrs	r2, r1
 80083ac:	4924      	ldr	r1, [pc, #144]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083ae:	4313      	orrs	r3, r2
 80083b0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80083b2:	4b23      	ldr	r3, [pc, #140]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083b6:	f023 020c 	bic.w	r2, r3, #12
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	699b      	ldr	r3, [r3, #24]
 80083be:	4920      	ldr	r1, [pc, #128]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083c0:	4313      	orrs	r3, r2
 80083c2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80083c4:	4b1e      	ldr	r3, [pc, #120]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6a1b      	ldr	r3, [r3, #32]
 80083cc:	491c      	ldr	r1, [pc, #112]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083ce:	4313      	orrs	r3, r2
 80083d0:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80083d2:	4b1b      	ldr	r3, [pc, #108]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083d6:	4a1a      	ldr	r2, [pc, #104]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083d8:	f023 0310 	bic.w	r3, r3, #16
 80083dc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80083de:	4b18      	ldr	r3, [pc, #96]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80083e6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	69d2      	ldr	r2, [r2, #28]
 80083ee:	00d2      	lsls	r2, r2, #3
 80083f0:	4913      	ldr	r1, [pc, #76]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083f2:	4313      	orrs	r3, r2
 80083f4:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80083f6:	4b12      	ldr	r3, [pc, #72]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083fa:	4a11      	ldr	r2, [pc, #68]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 80083fc:	f043 0310 	orr.w	r3, r3, #16
 8008400:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8008402:	4b0f      	ldr	r3, [pc, #60]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a0e      	ldr	r2, [pc, #56]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 8008408:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800840c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800840e:	f7f9 f87b 	bl	8001508 <HAL_GetTick>
 8008412:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008414:	e008      	b.n	8008428 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008416:	f7f9 f877 	bl	8001508 <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	2b02      	cmp	r3, #2
 8008422:	d901      	bls.n	8008428 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008424:	2303      	movs	r3, #3
 8008426:	e006      	b.n	8008436 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008428:	4b05      	ldr	r3, [pc, #20]	@ (8008440 <RCCEx_PLL3_Config+0x128>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d0f0      	beq.n	8008416 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}
 800843e:	bf00      	nop
 8008440:	46020c00 	.word	0x46020c00
 8008444:	80800000 	.word	0x80800000

08008448 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d101      	bne.n	800845a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e0fb      	b.n	8008652 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a7f      	ldr	r2, [pc, #508]	@ (800865c <HAL_SPI_Init+0x214>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d004      	beq.n	800846e <HAL_SPI_Init+0x26>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a7d      	ldr	r2, [pc, #500]	@ (8008660 <HAL_SPI_Init+0x218>)
 800846a:	4293      	cmp	r3, r2
 800846c:	e000      	b.n	8008470 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800846e:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a78      	ldr	r2, [pc, #480]	@ (800865c <HAL_SPI_Init+0x214>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d004      	beq.n	800848a <HAL_SPI_Init+0x42>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a76      	ldr	r2, [pc, #472]	@ (8008660 <HAL_SPI_Init+0x218>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d105      	bne.n	8008496 <HAL_SPI_Init+0x4e>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	2b0f      	cmp	r3, #15
 8008490:	d901      	bls.n	8008496 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8008492:	2301      	movs	r3, #1
 8008494:	e0dd      	b.n	8008652 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fbac 	bl	8008bf4 <SPI_GetPacketSize>
 800849c:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a6e      	ldr	r2, [pc, #440]	@ (800865c <HAL_SPI_Init+0x214>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d004      	beq.n	80084b2 <HAL_SPI_Init+0x6a>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a6c      	ldr	r2, [pc, #432]	@ (8008660 <HAL_SPI_Init+0x218>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d102      	bne.n	80084b8 <HAL_SPI_Init+0x70>
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2b08      	cmp	r3, #8
 80084b6:	d816      	bhi.n	80084e6 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80084bc:	4a69      	ldr	r2, [pc, #420]	@ (8008664 <HAL_SPI_Init+0x21c>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d00e      	beq.n	80084e0 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a68      	ldr	r2, [pc, #416]	@ (8008668 <HAL_SPI_Init+0x220>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d009      	beq.n	80084e0 <HAL_SPI_Init+0x98>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a66      	ldr	r2, [pc, #408]	@ (800866c <HAL_SPI_Init+0x224>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d004      	beq.n	80084e0 <HAL_SPI_Init+0x98>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a65      	ldr	r2, [pc, #404]	@ (8008670 <HAL_SPI_Init+0x228>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d104      	bne.n	80084ea <HAL_SPI_Init+0xa2>
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2b10      	cmp	r3, #16
 80084e4:	d901      	bls.n	80084ea <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	e0b3      	b.n	8008652 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80084f0:	b2db      	uxtb	r3, r3
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d106      	bne.n	8008504 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7f8 fdb4 	bl	800106c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2202      	movs	r2, #2
 8008508:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f022 0201 	bic.w	r2, r2, #1
 800851a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008526:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	699b      	ldr	r3, [r3, #24]
 800852c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008530:	d119      	bne.n	8008566 <HAL_SPI_Init+0x11e>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800853a:	d103      	bne.n	8008544 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008540:	2b00      	cmp	r3, #0
 8008542:	d008      	beq.n	8008556 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008548:	2b00      	cmp	r3, #0
 800854a:	d10c      	bne.n	8008566 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008550:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008554:	d107      	bne.n	8008566 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008564:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	685b      	ldr	r3, [r3, #4]
 800856a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00f      	beq.n	8008592 <HAL_SPI_Init+0x14a>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	2b06      	cmp	r3, #6
 8008578:	d90b      	bls.n	8008592 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	430a      	orrs	r2, r1
 800858e:	601a      	str	r2, [r3, #0]
 8008590:	e007      	b.n	80085a2 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80085a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	69da      	ldr	r2, [r3, #28]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085aa:	431a      	orrs	r2, r3
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	431a      	orrs	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085b4:	ea42 0103 	orr.w	r1, r2, r3
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	68da      	ldr	r2, [r3, #12]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	430a      	orrs	r2, r1
 80085c2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085cc:	431a      	orrs	r2, r3
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085d2:	431a      	orrs	r2, r3
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	431a      	orrs	r2, r3
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	431a      	orrs	r2, r3
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	695b      	ldr	r3, [r3, #20]
 80085e4:	431a      	orrs	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a1b      	ldr	r3, [r3, #32]
 80085ea:	431a      	orrs	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	431a      	orrs	r2, r3
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085f6:	431a      	orrs	r2, r3
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	431a      	orrs	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008602:	431a      	orrs	r2, r3
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008608:	431a      	orrs	r2, r3
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800860e:	ea42 0103 	orr.w	r1, r2, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	430a      	orrs	r2, r1
 800861c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	430a      	orrs	r2, r1
 800863e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	3710      	adds	r7, #16
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	46002000 	.word	0x46002000
 8008660:	56002000 	.word	0x56002000
 8008664:	40013000 	.word	0x40013000
 8008668:	50013000 	.word	0x50013000
 800866c:	40003800 	.word	0x40003800
 8008670:	50003800 	.word	0x50003800

08008674 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b08a      	sub	sp, #40	@ 0x28
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	695b      	ldr	r3, [r3, #20]
 800868a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800868c:	6a3a      	ldr	r2, [r7, #32]
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	4013      	ands	r3, r2
 8008692:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800869c:	2300      	movs	r3, #0
 800869e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80086a6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	3330      	adds	r3, #48	@ 0x30
 80086ae:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d010      	beq.n	80086dc <HAL_SPI_IRQHandler+0x68>
 80086ba:	6a3b      	ldr	r3, [r7, #32]
 80086bc:	f003 0308 	and.w	r3, r3, #8
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00b      	beq.n	80086dc <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	699a      	ldr	r2, [r3, #24]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086d2:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f9c9 	bl	8008a6c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80086da:	e19a      	b.n	8008a12 <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d113      	bne.n	800870e <HAL_SPI_IRQHandler+0x9a>
 80086e6:	69bb      	ldr	r3, [r7, #24]
 80086e8:	f003 0320 	and.w	r3, r3, #32
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d10e      	bne.n	800870e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d009      	beq.n	800870e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	4798      	blx	r3
    handled = 1UL;
 800870a:	2301      	movs	r3, #1
 800870c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800870e:	69bb      	ldr	r3, [r7, #24]
 8008710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008714:	2b00      	cmp	r3, #0
 8008716:	d10f      	bne.n	8008738 <HAL_SPI_IRQHandler+0xc4>
 8008718:	69bb      	ldr	r3, [r7, #24]
 800871a:	f003 0301 	and.w	r3, r3, #1
 800871e:	2b00      	cmp	r3, #0
 8008720:	d00a      	beq.n	8008738 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008728:	2b00      	cmp	r3, #0
 800872a:	d105      	bne.n	8008738 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	4798      	blx	r3
    handled = 1UL;
 8008734:	2301      	movs	r3, #1
 8008736:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	f003 0320 	and.w	r3, r3, #32
 800873e:	2b00      	cmp	r3, #0
 8008740:	d10f      	bne.n	8008762 <HAL_SPI_IRQHandler+0xee>
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	f003 0302 	and.w	r3, r3, #2
 8008748:	2b00      	cmp	r3, #0
 800874a:	d00a      	beq.n	8008762 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008752:	2b00      	cmp	r3, #0
 8008754:	d105      	bne.n	8008762 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	4798      	blx	r3
    handled = 1UL;
 800875e:	2301      	movs	r3, #1
 8008760:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 8008762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008764:	2b00      	cmp	r3, #0
 8008766:	f040 814f 	bne.w	8008a08 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	f003 0308 	and.w	r3, r3, #8
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 808b 	beq.w	800888c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	699a      	ldr	r2, [r3, #24]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f042 0208 	orr.w	r2, r2, #8
 8008784:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	699a      	ldr	r2, [r3, #24]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f042 0210 	orr.w	r2, r2, #16
 8008794:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	699a      	ldr	r2, [r3, #24]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80087a4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	691a      	ldr	r2, [r3, #16]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f022 0208 	bic.w	r2, r2, #8
 80087b4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d13d      	bne.n	8008840 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80087c4:	e036      	b.n	8008834 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	68db      	ldr	r3, [r3, #12]
 80087ca:	2b0f      	cmp	r3, #15
 80087cc:	d90b      	bls.n	80087e6 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681a      	ldr	r2, [r3, #0]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087d6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80087d8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087de:	1d1a      	adds	r2, r3, #4
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	66da      	str	r2, [r3, #108]	@ 0x6c
 80087e4:	e01d      	b.n	8008822 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	2b07      	cmp	r3, #7
 80087ec:	d90b      	bls.n	8008806 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087f2:	68fa      	ldr	r2, [r7, #12]
 80087f4:	8812      	ldrh	r2, [r2, #0]
 80087f6:	b292      	uxth	r2, r2
 80087f8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087fe:	1c9a      	adds	r2, r3, #2
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	66da      	str	r2, [r3, #108]	@ 0x6c
 8008804:	e00d      	b.n	8008822 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008812:	7812      	ldrb	r2, [r2, #0]
 8008814:	b2d2      	uxtb	r2, r2
 8008816:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800881c:	1c5a      	adds	r2, r3, #1
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8008828:	b29b      	uxth	r3, r3
 800882a:	3b01      	subs	r3, #1
 800882c:	b29a      	uxth	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800883a:	b29b      	uxth	r3, r3
 800883c:	2b00      	cmp	r3, #0
 800883e:	d1c2      	bne.n	80087c6 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 f937 	bl	8008ab4 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2201      	movs	r2, #1
 800884a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008854:	2b00      	cmp	r3, #0
 8008856:	d003      	beq.n	8008860 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 f8fd 	bl	8008a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800885e:	e0d8      	b.n	8008a12 <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008860:	7cfb      	ldrb	r3, [r7, #19]
 8008862:	2b05      	cmp	r3, #5
 8008864:	d103      	bne.n	800886e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 f8ec 	bl	8008a44 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800886c:	e0ce      	b.n	8008a0c <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800886e:	7cfb      	ldrb	r3, [r7, #19]
 8008870:	2b04      	cmp	r3, #4
 8008872:	d103      	bne.n	800887c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f000 f8db 	bl	8008a30 <HAL_SPI_RxCpltCallback>
    return;
 800887a:	e0c7      	b.n	8008a0c <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800887c:	7cfb      	ldrb	r3, [r7, #19]
 800887e:	2b03      	cmp	r3, #3
 8008880:	f040 80c4 	bne.w	8008a0c <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 f8c9 	bl	8008a1c <HAL_SPI_TxCpltCallback>
    return;
 800888a:	e0bf      	b.n	8008a0c <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800888c:	69bb      	ldr	r3, [r7, #24]
 800888e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008892:	2b00      	cmp	r3, #0
 8008894:	f000 80bd 	beq.w	8008a12 <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00f      	beq.n	80088c2 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088a8:	f043 0204 	orr.w	r2, r3, #4
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	699a      	ldr	r2, [r3, #24]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088c0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d00f      	beq.n	80088ec <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088d2:	f043 0201 	orr.w	r2, r3, #1
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	699a      	ldr	r2, [r3, #24]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80088ea:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80088ec:	69bb      	ldr	r3, [r7, #24]
 80088ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d00f      	beq.n	8008916 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80088fc:	f043 0208 	orr.w	r2, r3, #8
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	699a      	ldr	r2, [r3, #24]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008914:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	f003 0320 	and.w	r3, r3, #32
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00f      	beq.n	8008940 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008926:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	699a      	ldr	r2, [r3, #24]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f042 0220 	orr.w	r2, r2, #32
 800893e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008946:	2b00      	cmp	r3, #0
 8008948:	d062      	beq.n	8008a10 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f022 0201 	bic.w	r2, r2, #1
 8008958:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	691b      	ldr	r3, [r3, #16]
 8008960:	687a      	ldr	r2, [r7, #4]
 8008962:	6812      	ldr	r2, [r2, #0]
 8008964:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 8008968:	f023 0303 	bic.w	r3, r3, #3
 800896c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008974:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008978:	d13e      	bne.n	80089f8 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689a      	ldr	r2, [r3, #8]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008988:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008990:	2b00      	cmp	r3, #0
 8008992:	d015      	beq.n	80089c0 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800899a:	4a1f      	ldr	r2, [pc, #124]	@ (8008a18 <HAL_SPI_IRQHandler+0x3a4>)
 800899c:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089a4:	4618      	mov	r0, r3
 80089a6:	f7fb ff3f 	bl	8004828 <HAL_DMA_Abort_IT>
 80089aa:	4603      	mov	r3, r0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d007      	beq.n	80089c0 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d022      	beq.n	8008a10 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089d0:	4a11      	ldr	r2, [pc, #68]	@ (8008a18 <HAL_SPI_IRQHandler+0x3a4>)
 80089d2:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089da:	4618      	mov	r0, r3
 80089dc:	f7fb ff24 	bl	8004828 <HAL_DMA_Abort_IT>
 80089e0:	4603      	mov	r3, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d014      	beq.n	8008a10 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80089f6:	e00b      	b.n	8008a10 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2201      	movs	r2, #1
 80089fc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f829 	bl	8008a58 <HAL_SPI_ErrorCallback>
    return;
 8008a06:	e003      	b.n	8008a10 <HAL_SPI_IRQHandler+0x39c>
    return;
 8008a08:	bf00      	nop
 8008a0a:	e002      	b.n	8008a12 <HAL_SPI_IRQHandler+0x39e>
    return;
 8008a0c:	bf00      	nop
 8008a0e:	e000      	b.n	8008a12 <HAL_SPI_IRQHandler+0x39e>
    return;
 8008a10:	bf00      	nop
  }
}
 8008a12:	3728      	adds	r7, #40	@ 0x28
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	08008a81 	.word	0x08008a81

08008a1c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008a4c:	bf00      	nop
 8008a4e:	370c      	adds	r7, #12
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008a60:	bf00      	nop
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8008a74:	bf00      	nop
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b084      	sub	sp, #16
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a8c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008aa6:	68f8      	ldr	r0, [r7, #12]
 8008aa8:	f7ff ffd6 	bl	8008a58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008aac:	bf00      	nop
 8008aae:	3710      	adds	r7, #16
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	695b      	ldr	r3, [r3, #20]
 8008ac2:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	699a      	ldr	r2, [r3, #24]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f042 0208 	orr.w	r2, r2, #8
 8008ad2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	699a      	ldr	r2, [r3, #24]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f042 0210 	orr.w	r2, r2, #16
 8008ae2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f022 0201 	bic.w	r2, r2, #1
 8008af2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	691b      	ldr	r3, [r3, #16]
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	6812      	ldr	r2, [r2, #0]
 8008afe:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8008b02:	f023 0303 	bic.w	r3, r3, #3
 8008b06:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	689a      	ldr	r2, [r3, #8]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008b16:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	2b04      	cmp	r3, #4
 8008b22:	d014      	beq.n	8008b4e <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f003 0320 	and.w	r3, r3, #32
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00f      	beq.n	8008b4e <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b34:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	699a      	ldr	r2, [r3, #24]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f042 0220 	orr.w	r2, r2, #32
 8008b4c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	2b03      	cmp	r3, #3
 8008b58:	d014      	beq.n	8008b84 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d00f      	beq.n	8008b84 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b6a:	f043 0204 	orr.w	r2, r3, #4
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	699a      	ldr	r2, [r3, #24]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b82:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00f      	beq.n	8008bae <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b94:	f043 0201 	orr.w	r2, r3, #1
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	699a      	ldr	r2, [r3, #24]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008bac:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d00f      	beq.n	8008bd8 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bbe:	f043 0208 	orr.w	r2, r3, #8
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	699a      	ldr	r2, [r3, #24]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bd6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8008be8:	bf00      	nop
 8008bea:	3714      	adds	r7, #20
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr

08008bf4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c00:	095b      	lsrs	r3, r3, #5
 8008c02:	3301      	adds	r3, #1
 8008c04:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	3307      	adds	r3, #7
 8008c12:	08db      	lsrs	r3, r3, #3
 8008c14:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	68fa      	ldr	r2, [r7, #12]
 8008c1a:	fb02 f303 	mul.w	r3, r2, r3
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3714      	adds	r7, #20
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr

08008c2a <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008c2a:	b480      	push	{r7}
 8008c2c:	b083      	sub	sp, #12
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
 8008c32:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d12e      	bne.n	8008c9e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	d101      	bne.n	8008c4e <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008c4a:	2302      	movs	r3, #2
 8008c4c:	e028      	b.n	8008ca0 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2201      	movs	r2, #1
 8008c52:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2202      	movs	r2, #2
 8008c5a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	681a      	ldr	r2, [r3, #0]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f022 0201 	bic.w	r2, r2, #1
 8008c6c:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8008c7a:	ea42 0103 	orr.w	r1, r2, r3
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	689a      	ldr	r2, [r3, #8]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	430a      	orrs	r2, r1
 8008c88:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2201      	movs	r2, #1
 8008c8e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	e000      	b.n	8008ca0 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008c9e:	2301      	movs	r3, #1
  }
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	370c      	adds	r7, #12
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b082      	sub	sp, #8
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d101      	bne.n	8008cbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e049      	b.n	8008d52 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008cc4:	b2db      	uxtb	r3, r3
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d106      	bne.n	8008cd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f7f8 fa3c 	bl	8001150 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2202      	movs	r2, #2
 8008cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	4619      	mov	r1, r3
 8008cea:	4610      	mov	r0, r2
 8008cec:	f000 f9b6 	bl	800905c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2201      	movs	r2, #1
 8008cf4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2201      	movs	r2, #1
 8008d04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3708      	adds	r7, #8
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}

08008d5a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d5a:	b580      	push	{r7, lr}
 8008d5c:	b084      	sub	sp, #16
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	68db      	ldr	r3, [r3, #12]
 8008d68:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	f003 0302 	and.w	r3, r3, #2
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d020      	beq.n	8008dbe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f003 0302 	and.w	r3, r3, #2
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d01b      	beq.n	8008dbe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f06f 0202 	mvn.w	r2, #2
 8008d8e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	f003 0303 	and.w	r3, r3, #3
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d003      	beq.n	8008dac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 f93b 	bl	8009020 <HAL_TIM_IC_CaptureCallback>
 8008daa:	e005      	b.n	8008db8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 f92d 	bl	800900c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 f93e 	bl	8009034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	f003 0304 	and.w	r3, r3, #4
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d020      	beq.n	8008e0a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f003 0304 	and.w	r3, r3, #4
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d01b      	beq.n	8008e0a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f06f 0204 	mvn.w	r2, #4
 8008dda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2202      	movs	r2, #2
 8008de0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	699b      	ldr	r3, [r3, #24]
 8008de8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d003      	beq.n	8008df8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 f915 	bl	8009020 <HAL_TIM_IC_CaptureCallback>
 8008df6:	e005      	b.n	8008e04 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f907 	bl	800900c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f918 	bl	8009034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	f003 0308 	and.w	r3, r3, #8
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d020      	beq.n	8008e56 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f003 0308 	and.w	r3, r3, #8
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d01b      	beq.n	8008e56 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f06f 0208 	mvn.w	r2, #8
 8008e26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2204      	movs	r2, #4
 8008e2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	69db      	ldr	r3, [r3, #28]
 8008e34:	f003 0303 	and.w	r3, r3, #3
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d003      	beq.n	8008e44 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 f8ef 	bl	8009020 <HAL_TIM_IC_CaptureCallback>
 8008e42:	e005      	b.n	8008e50 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 f8e1 	bl	800900c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f000 f8f2 	bl	8009034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2200      	movs	r2, #0
 8008e54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	f003 0310 	and.w	r3, r3, #16
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d020      	beq.n	8008ea2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f003 0310 	and.w	r3, r3, #16
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d01b      	beq.n	8008ea2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f06f 0210 	mvn.w	r2, #16
 8008e72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2208      	movs	r2, #8
 8008e78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	69db      	ldr	r3, [r3, #28]
 8008e80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d003      	beq.n	8008e90 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 f8c9 	bl	8009020 <HAL_TIM_IC_CaptureCallback>
 8008e8e:	e005      	b.n	8008e9c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 f8bb 	bl	800900c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 f8cc 	bl	8009034 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	f003 0301 	and.w	r3, r3, #1
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d00c      	beq.n	8008ec6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f003 0301 	and.w	r3, r3, #1
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d007      	beq.n	8008ec6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f06f 0201 	mvn.w	r2, #1
 8008ebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 f899 	bl	8008ff8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d104      	bne.n	8008eda <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00c      	beq.n	8008ef4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d007      	beq.n	8008ef4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 f9be 	bl	8009270 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d00c      	beq.n	8008f18 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d007      	beq.n	8008f18 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 f9b6 	bl	8009284 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d00c      	beq.n	8008f3c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d007      	beq.n	8008f3c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 f886 	bl	8009048 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	f003 0320 	and.w	r3, r3, #32
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00c      	beq.n	8008f60 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f003 0320 	and.w	r3, r3, #32
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d007      	beq.n	8008f60 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f06f 0220 	mvn.w	r2, #32
 8008f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 f97e 	bl	800925c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d00c      	beq.n	8008f84 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d007      	beq.n	8008f84 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f000 f98a 	bl	8009298 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00c      	beq.n	8008fa8 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d007      	beq.n	8008fa8 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 f982 	bl	80092ac <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00c      	beq.n	8008fcc <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d007      	beq.n	8008fcc <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f000 f97a 	bl	80092c0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d00c      	beq.n	8008ff0 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d007      	beq.n	8008ff0 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f972 	bl	80092d4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ff0:	bf00      	nop
 8008ff2:	3710      	adds	r7, #16
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b083      	sub	sp, #12
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009000:	bf00      	nop
 8009002:	370c      	adds	r7, #12
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800900c:	b480      	push	{r7}
 800900e:	b083      	sub	sp, #12
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009014:	bf00      	nop
 8009016:	370c      	adds	r7, #12
 8009018:	46bd      	mov	sp, r7
 800901a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901e:	4770      	bx	lr

08009020 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009020:	b480      	push	{r7}
 8009022:	b083      	sub	sp, #12
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009028:	bf00      	nop
 800902a:	370c      	adds	r7, #12
 800902c:	46bd      	mov	sp, r7
 800902e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009032:	4770      	bx	lr

08009034 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009034:	b480      	push	{r7}
 8009036:	b083      	sub	sp, #12
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800903c:	bf00      	nop
 800903e:	370c      	adds	r7, #12
 8009040:	46bd      	mov	sp, r7
 8009042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009046:	4770      	bx	lr

08009048 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009050:	bf00      	nop
 8009052:	370c      	adds	r7, #12
 8009054:	46bd      	mov	sp, r7
 8009056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905a:	4770      	bx	lr

0800905c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800905c:	b480      	push	{r7}
 800905e:	b085      	sub	sp, #20
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	4a6b      	ldr	r2, [pc, #428]	@ (800921c <TIM_Base_SetConfig+0x1c0>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d02b      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	4a6a      	ldr	r2, [pc, #424]	@ (8009220 <TIM_Base_SetConfig+0x1c4>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d027      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009082:	d023      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800908a:	d01f      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	4a65      	ldr	r2, [pc, #404]	@ (8009224 <TIM_Base_SetConfig+0x1c8>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d01b      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	4a64      	ldr	r2, [pc, #400]	@ (8009228 <TIM_Base_SetConfig+0x1cc>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d017      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4a63      	ldr	r2, [pc, #396]	@ (800922c <TIM_Base_SetConfig+0x1d0>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d013      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a62      	ldr	r2, [pc, #392]	@ (8009230 <TIM_Base_SetConfig+0x1d4>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d00f      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a61      	ldr	r2, [pc, #388]	@ (8009234 <TIM_Base_SetConfig+0x1d8>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d00b      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a60      	ldr	r2, [pc, #384]	@ (8009238 <TIM_Base_SetConfig+0x1dc>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d007      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a5f      	ldr	r2, [pc, #380]	@ (800923c <TIM_Base_SetConfig+0x1e0>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d003      	beq.n	80090cc <TIM_Base_SetConfig+0x70>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a5e      	ldr	r2, [pc, #376]	@ (8009240 <TIM_Base_SetConfig+0x1e4>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d108      	bne.n	80090de <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	4313      	orrs	r3, r2
 80090dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4a4e      	ldr	r2, [pc, #312]	@ (800921c <TIM_Base_SetConfig+0x1c0>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d043      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	4a4d      	ldr	r2, [pc, #308]	@ (8009220 <TIM_Base_SetConfig+0x1c4>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d03f      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090f4:	d03b      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80090fc:	d037      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	4a48      	ldr	r2, [pc, #288]	@ (8009224 <TIM_Base_SetConfig+0x1c8>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d033      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	4a47      	ldr	r2, [pc, #284]	@ (8009228 <TIM_Base_SetConfig+0x1cc>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d02f      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	4a46      	ldr	r2, [pc, #280]	@ (800922c <TIM_Base_SetConfig+0x1d0>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d02b      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	4a45      	ldr	r2, [pc, #276]	@ (8009230 <TIM_Base_SetConfig+0x1d4>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d027      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	4a44      	ldr	r2, [pc, #272]	@ (8009234 <TIM_Base_SetConfig+0x1d8>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d023      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	4a43      	ldr	r2, [pc, #268]	@ (8009238 <TIM_Base_SetConfig+0x1dc>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d01f      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	4a42      	ldr	r2, [pc, #264]	@ (800923c <TIM_Base_SetConfig+0x1e0>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d01b      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	4a41      	ldr	r2, [pc, #260]	@ (8009240 <TIM_Base_SetConfig+0x1e4>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d017      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	4a40      	ldr	r2, [pc, #256]	@ (8009244 <TIM_Base_SetConfig+0x1e8>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d013      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	4a3f      	ldr	r2, [pc, #252]	@ (8009248 <TIM_Base_SetConfig+0x1ec>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d00f      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	4a3e      	ldr	r2, [pc, #248]	@ (800924c <TIM_Base_SetConfig+0x1f0>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d00b      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	4a3d      	ldr	r2, [pc, #244]	@ (8009250 <TIM_Base_SetConfig+0x1f4>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d007      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	4a3c      	ldr	r2, [pc, #240]	@ (8009254 <TIM_Base_SetConfig+0x1f8>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d003      	beq.n	800916e <TIM_Base_SetConfig+0x112>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	4a3b      	ldr	r2, [pc, #236]	@ (8009258 <TIM_Base_SetConfig+0x1fc>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d108      	bne.n	8009180 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009174:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	68db      	ldr	r3, [r3, #12]
 800917a:	68fa      	ldr	r2, [r7, #12]
 800917c:	4313      	orrs	r3, r2
 800917e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	695b      	ldr	r3, [r3, #20]
 800918a:	4313      	orrs	r3, r2
 800918c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	689a      	ldr	r2, [r3, #8]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	4a1e      	ldr	r2, [pc, #120]	@ (800921c <TIM_Base_SetConfig+0x1c0>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d023      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	4a1d      	ldr	r2, [pc, #116]	@ (8009220 <TIM_Base_SetConfig+0x1c4>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d01f      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	4a22      	ldr	r2, [pc, #136]	@ (800923c <TIM_Base_SetConfig+0x1e0>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d01b      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4a21      	ldr	r2, [pc, #132]	@ (8009240 <TIM_Base_SetConfig+0x1e4>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d017      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	4a20      	ldr	r2, [pc, #128]	@ (8009244 <TIM_Base_SetConfig+0x1e8>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d013      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	4a1f      	ldr	r2, [pc, #124]	@ (8009248 <TIM_Base_SetConfig+0x1ec>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d00f      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a1e      	ldr	r2, [pc, #120]	@ (800924c <TIM_Base_SetConfig+0x1f0>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d00b      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009250 <TIM_Base_SetConfig+0x1f4>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d007      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a1c      	ldr	r2, [pc, #112]	@ (8009254 <TIM_Base_SetConfig+0x1f8>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d003      	beq.n	80091ee <TIM_Base_SetConfig+0x192>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4a1b      	ldr	r2, [pc, #108]	@ (8009258 <TIM_Base_SetConfig+0x1fc>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d103      	bne.n	80091f6 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	691a      	ldr	r2, [r3, #16]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f043 0204 	orr.w	r2, r3, #4
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	601a      	str	r2, [r3, #0]
}
 800920e:	bf00      	nop
 8009210:	3714      	adds	r7, #20
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr
 800921a:	bf00      	nop
 800921c:	40012c00 	.word	0x40012c00
 8009220:	50012c00 	.word	0x50012c00
 8009224:	40000400 	.word	0x40000400
 8009228:	50000400 	.word	0x50000400
 800922c:	40000800 	.word	0x40000800
 8009230:	50000800 	.word	0x50000800
 8009234:	40000c00 	.word	0x40000c00
 8009238:	50000c00 	.word	0x50000c00
 800923c:	40013400 	.word	0x40013400
 8009240:	50013400 	.word	0x50013400
 8009244:	40014000 	.word	0x40014000
 8009248:	50014000 	.word	0x50014000
 800924c:	40014400 	.word	0x40014400
 8009250:	50014400 	.word	0x50014400
 8009254:	40014800 	.word	0x40014800
 8009258:	50014800 	.word	0x50014800

0800925c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009264:	bf00      	nop
 8009266:	370c      	adds	r7, #12
 8009268:	46bd      	mov	sp, r7
 800926a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926e:	4770      	bx	lr

08009270 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009278:	bf00      	nop
 800927a:	370c      	adds	r7, #12
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr

08009284 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800928c:	bf00      	nop
 800928e:	370c      	adds	r7, #12
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr

08009298 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80092a0:	bf00      	nop
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80092b4:	bf00      	nop
 80092b6:	370c      	adds	r7, #12
 80092b8:	46bd      	mov	sp, r7
 80092ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092be:	4770      	bx	lr

080092c0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80092c0:	b480      	push	{r7}
 80092c2:	b083      	sub	sp, #12
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80092c8:	bf00      	nop
 80092ca:	370c      	adds	r7, #12
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80092dc:	bf00      	nop
 80092de:	370c      	adds	r7, #12
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <memset>:
 80092e8:	4402      	add	r2, r0
 80092ea:	4603      	mov	r3, r0
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d100      	bne.n	80092f2 <memset+0xa>
 80092f0:	4770      	bx	lr
 80092f2:	f803 1b01 	strb.w	r1, [r3], #1
 80092f6:	e7f9      	b.n	80092ec <memset+0x4>

080092f8 <__libc_init_array>:
 80092f8:	b570      	push	{r4, r5, r6, lr}
 80092fa:	4d0d      	ldr	r5, [pc, #52]	@ (8009330 <__libc_init_array+0x38>)
 80092fc:	2600      	movs	r6, #0
 80092fe:	4c0d      	ldr	r4, [pc, #52]	@ (8009334 <__libc_init_array+0x3c>)
 8009300:	1b64      	subs	r4, r4, r5
 8009302:	10a4      	asrs	r4, r4, #2
 8009304:	42a6      	cmp	r6, r4
 8009306:	d109      	bne.n	800931c <__libc_init_array+0x24>
 8009308:	4d0b      	ldr	r5, [pc, #44]	@ (8009338 <__libc_init_array+0x40>)
 800930a:	2600      	movs	r6, #0
 800930c:	4c0b      	ldr	r4, [pc, #44]	@ (800933c <__libc_init_array+0x44>)
 800930e:	f000 f817 	bl	8009340 <_init>
 8009312:	1b64      	subs	r4, r4, r5
 8009314:	10a4      	asrs	r4, r4, #2
 8009316:	42a6      	cmp	r6, r4
 8009318:	d105      	bne.n	8009326 <__libc_init_array+0x2e>
 800931a:	bd70      	pop	{r4, r5, r6, pc}
 800931c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009320:	3601      	adds	r6, #1
 8009322:	4798      	blx	r3
 8009324:	e7ee      	b.n	8009304 <__libc_init_array+0xc>
 8009326:	f855 3b04 	ldr.w	r3, [r5], #4
 800932a:	3601      	adds	r6, #1
 800932c:	4798      	blx	r3
 800932e:	e7f2      	b.n	8009316 <__libc_init_array+0x1e>
 8009330:	08009428 	.word	0x08009428
 8009334:	08009428 	.word	0x08009428
 8009338:	08009428 	.word	0x08009428
 800933c:	0800942c 	.word	0x0800942c

08009340 <_init>:
 8009340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009342:	bf00      	nop
 8009344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009346:	bc08      	pop	{r3}
 8009348:	469e      	mov	lr, r3
 800934a:	4770      	bx	lr

0800934c <_fini>:
 800934c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934e:	bf00      	nop
 8009350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009352:	bc08      	pop	{r3}
 8009354:	469e      	mov	lr, r3
 8009356:	4770      	bx	lr
