<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/tlul/generic_dv/env/seq_lib/xbar_stress_all_with_rand_reset_vseq.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// one thread running the hmac_stress_all sequence</span>
<a name="l-6"></a><span class="c1">// another thread randomly insert reset</span>
<a name="l-7"></a><span class="k">class</span> <span class="n">xbar_stress_all_with_rand_reset_vseq</span> <span class="k">extends</span> <span class="n">xbar_base_vseq</span><span class="p">;</span>
<a name="l-8"></a>  <span class="no">`uvm_object_utils</span><span class="p">(</span><span class="n">xbar_stress_all_with_rand_reset_vseq</span><span class="p">)</span>
<a name="l-9"></a>
<a name="l-10"></a>  <span class="k">rand</span> <span class="n">uint</span> <span class="n">delay</span><span class="p">;</span>
<a name="l-11"></a>
<a name="l-12"></a>  <span class="no">`uvm_object_new</span>
<a name="l-13"></a>
<a name="l-14"></a>  <span class="k">constraint</span> <span class="n">delay_c</span> <span class="p">{</span>
<a name="l-15"></a>    <span class="n">delay</span> <span class="k">dist</span> <span class="p">{</span>
<a name="l-16"></a>      <span class="mh">0</span>                   <span class="o">:/</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-17"></a>      <span class="p">[</span><span class="mh">1</span>      <span class="o">:</span><span class="mh">100</span><span class="p">]</span>       <span class="o">:/</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-18"></a>      <span class="p">[</span><span class="mh">101</span>    <span class="o">:</span><span class="mh">10</span><span class="n">_000</span><span class="p">]</span>    <span class="o">:/</span> <span class="mh">8</span><span class="p">,</span>
<a name="l-19"></a>      <span class="p">[</span><span class="mh">10</span><span class="n">_001</span> <span class="o">:</span><span class="mh">1</span><span class="n">_000_000</span><span class="p">]</span> <span class="o">:/</span> <span class="mh">1</span>
<a name="l-20"></a>    <span class="p">};</span>
<a name="l-21"></a>  <span class="p">}</span>
<a name="l-22"></a>
<a name="l-23"></a>  <span class="k">task</span> <span class="n">body</span><span class="p">();</span>
<a name="l-24"></a>    <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">num_trans</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-25"></a>      <span class="k">bit</span> <span class="n">reset_ongoing</span><span class="p">;</span>
<a name="l-26"></a>      <span class="n">xbar_stress_all_vseq</span> <span class="n">xbar_vseq</span><span class="p">;</span>
<a name="l-27"></a>      <span class="k">fork</span>
<a name="l-28"></a>        <span class="k">begin</span> <span class="o">:</span> <span class="n">seq_wo_reset</span>
<a name="l-29"></a>          <span class="n">xbar_vseq</span> <span class="o">=</span> <span class="n">xbar_stress_all_vseq</span><span class="o">::</span><span class="n">type_id</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="s">&quot;xbar_stress_all_vseq&quot;</span><span class="p">);</span>
<a name="l-30"></a>
<a name="l-31"></a>          <span class="n">xbar_vseq</span><span class="p">.</span><span class="n">do_dut_init</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-32"></a>          <span class="n">xbar_vseq</span><span class="p">.</span><span class="n">set_sequencer</span><span class="p">(</span><span class="n">p_sequencer</span><span class="p">);</span>
<a name="l-33"></a>          <span class="no">`DV_CHECK_RANDOMIZE_FATAL</span><span class="p">(</span><span class="n">xbar_vseq</span><span class="p">)</span>
<a name="l-34"></a>          <span class="n">xbar_vseq</span><span class="p">.</span><span class="n">start</span><span class="p">(</span><span class="n">p_sequencer</span><span class="p">);</span>
<a name="l-35"></a>          <span class="c1">// once reset starts, need to wait until reset is done</span>
<a name="l-36"></a>          <span class="k">wait</span> <span class="p">(</span><span class="n">reset_ongoing</span> <span class="o">==</span> <span class="mh">0</span><span class="p">);</span>
<a name="l-37"></a>          <span class="no">`uvm_info</span><span class="p">(</span><span class="no">`gfn</span><span class="p">,</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;Finished run %0d/%0d w/o reset&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">num_trans</span><span class="p">),</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-38"></a>        <span class="k">end</span>
<a name="l-39"></a>
<a name="l-40"></a>        <span class="k">begin</span> <span class="o">:</span> <span class="n">reset</span>
<a name="l-41"></a>          <span class="no">`DV_CHECK_STD_RANDOMIZE_WITH_FATAL</span><span class="p">(</span><span class="n">delay</span><span class="p">,</span>
<a name="l-42"></a>                                             <span class="n">delay</span> <span class="k">dist</span> <span class="p">{</span>
<a name="l-43"></a>                                                 <span class="mh">1</span>                   <span class="o">:/</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-44"></a>                                                 <span class="p">[</span><span class="mh">2</span>      <span class="o">:</span><span class="mh">100</span><span class="p">]</span>       <span class="o">:/</span> <span class="mh">1</span><span class="p">,</span>
<a name="l-45"></a>                                                 <span class="p">[</span><span class="mh">101</span>    <span class="o">:</span><span class="mh">10</span><span class="n">_000</span><span class="p">]</span>    <span class="o">:/</span> <span class="mh">8</span><span class="p">,</span>
<a name="l-46"></a>                                                 <span class="p">[</span><span class="mh">10</span><span class="n">_001</span> <span class="o">:</span><span class="mh">1</span><span class="n">_000_000</span><span class="p">]</span> <span class="o">:/</span> <span class="mh">1</span>
<a name="l-47"></a>                                             <span class="p">};)</span>
<a name="l-48"></a>          <span class="n">cfg</span><span class="p">.</span><span class="n">clk_rst_vif</span><span class="p">.</span><span class="n">wait_clks</span><span class="p">(</span><span class="n">delay</span><span class="p">);</span>
<a name="l-49"></a>          <span class="n">reset_ongoing</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-50"></a>          <span class="n">apply_reset</span><span class="p">(</span><span class="s">&quot;HARD&quot;</span><span class="p">);</span>
<a name="l-51"></a>          <span class="n">reset_ongoing</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-52"></a>          <span class="no">`uvm_info</span><span class="p">(</span><span class="no">`gfn</span><span class="p">,</span> <span class="nb">$sformatf</span><span class="p">(</span><span class="s">&quot;Reset is issued for run %0d/%0d&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">num_trans</span><span class="p">),</span> <span class="n">UVM_LOW</span><span class="p">)</span>
<a name="l-53"></a>        <span class="k">end</span>
<a name="l-54"></a>      <span class="k">join_any</span>
<a name="l-55"></a>      <span class="k">foreach</span> <span class="p">(</span><span class="n">p_sequencer</span><span class="p">.</span><span class="n">host_seqr</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>   <span class="n">p_sequencer</span><span class="p">.</span><span class="n">host_seqr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stop_sequences</span><span class="p">();</span>
<a name="l-56"></a>      <span class="k">foreach</span> <span class="p">(</span><span class="n">p_sequencer</span><span class="p">.</span><span class="n">device_seqr</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="n">p_sequencer</span><span class="p">.</span><span class="n">device_seqr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stop_sequences</span><span class="p">();</span>
<a name="l-57"></a>      <span class="k">disable</span> <span class="k">fork</span><span class="p">;</span>
<a name="l-58"></a>      <span class="c1">// delay to avoid race condition when sending item and checking no item after reset occur at</span>
<a name="l-59"></a>      <span class="c1">// the same time</span>
<a name="l-60"></a>      <span class="p">#</span><span class="mh">1</span><span class="n">ps</span><span class="p">;</span>
<a name="l-61"></a>    <span class="k">end</span> <span class="c1">// end for loop</span>
<a name="l-62"></a>  <span class="k">endtask</span> <span class="o">:</span> <span class="n">body</span>
<a name="l-63"></a>
<a name="l-64"></a><span class="k">endclass</span>
</pre></div>
</td></tr></table>
  </body>
</html>