{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564230296851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564230296851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 09:24:56 2019 " "Processing started: Sat Jul 27 09:24:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564230296851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230296851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230296851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564230297521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564230297522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/arqt.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/arqt.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt " "Found entity 1: arqt" {  } { { "arqt/synthesis/arqt.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arqt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_irq_mapper " "Found entity 1: arqt_irq_mapper" {  } { { "arqt/synthesis/submodules/arqt_irq_mapper.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0 " "Found entity 1: arqt_mm_interconnect_0" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_avalon_st_adapter " "Found entity 1: arqt_mm_interconnect_0_avalon_st_adapter" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_rsp_mux " "Found entity 1: arqt_mm_interconnect_0_rsp_mux" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307808 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_rsp_demux " "Found entity 1: arqt_mm_interconnect_0_rsp_demux" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_cmd_mux " "Found entity 1: arqt_mm_interconnect_0_cmd_mux" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_cmd_demux " "Found entity 1: arqt_mm_interconnect_0_cmd_demux" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at arqt_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564230307887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at arqt_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564230307887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_router_002_default_decode " "Found entity 1: arqt_mm_interconnect_0_router_002_default_decode" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307887 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt_mm_interconnect_0_router_002 " "Found entity 2: arqt_mm_interconnect_0_router_002" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arqt_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at arqt_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564230307902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arqt_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at arqt_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564230307902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_mm_interconnect_0_router_default_decode " "Found entity 1: arqt_mm_interconnect_0_router_default_decode" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307902 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt_mm_interconnect_0_router " "Found entity 2: arqt_mm_interconnect_0_router" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arqt/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arqt/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arqt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "arqt/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arqt/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230307996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230307996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "arqt/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "arqt/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "arqt/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "arqt/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308089 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1564230308105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_rs232_0 " "Found entity 1: arqt_rs232_0" {  } { { "arqt/synthesis/submodules/arqt_rs232_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0 " "Found entity 1: arqt_nios2_gen2_0" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: arqt_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: arqt_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "3 arqt_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: arqt_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "4 arqt_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: arqt_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "5 arqt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: arqt_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "6 arqt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: arqt_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "7 arqt_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: arqt_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "8 arqt_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: arqt_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "9 arqt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: arqt_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "10 arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "11 arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "12 arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "13 arqt_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: arqt_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "14 arqt_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: arqt_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "15 arqt_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: arqt_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "16 arqt_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: arqt_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "17 arqt_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: arqt_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "18 arqt_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: arqt_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "19 arqt_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: arqt_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "20 arqt_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: arqt_nios2_gen2_0_cpu_nios2_oci" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""} { "Info" "ISGN_ENTITY_NAME" "21 arqt_nios2_gen2_0_cpu " "Found entity 21: arqt_nios2_gen2_0_cpu" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: arqt_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: arqt_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: arqt_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_nios2_gen2_0_cpu_test_bench " "Found entity 1: arqt_nios2_gen2_0_cpu_test_bench" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_memoria " "Found entity 1: arqt_memoria" {  } { { "arqt/synthesis/submodules/arqt_memoria.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_leds " "Found entity 1: arqt_leds" {  } { { "arqt/synthesis/submodules/arqt_leds.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arqt/synthesis/submodules/arqt_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_jtag_uart_0_sim_scfifo_w " "Found entity 1: arqt_jtag_uart_0_sim_scfifo_w" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308358 ""} { "Info" "ISGN_ENTITY_NAME" "2 arqt_jtag_uart_0_scfifo_w " "Found entity 2: arqt_jtag_uart_0_scfifo_w" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308358 ""} { "Info" "ISGN_ENTITY_NAME" "3 arqt_jtag_uart_0_sim_scfifo_r " "Found entity 3: arqt_jtag_uart_0_sim_scfifo_r" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308358 ""} { "Info" "ISGN_ENTITY_NAME" "4 arqt_jtag_uart_0_scfifo_r " "Found entity 4: arqt_jtag_uart_0_scfifo_r" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308358 ""} { "Info" "ISGN_ENTITY_NAME" "5 arqt_jtag_uart_0 " "Found entity 5: arqt_jtag_uart_0" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/arqt_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/arqt_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 arqt_buttons " "Found entity 1: arqt_buttons" {  } { { "arqt/synthesis/submodules/arqt_buttons.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqt/synthesis/submodules/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file arqt/synthesis/submodules/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "arqt/synthesis/submodules/lcd.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problema1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problema1 " "Found entity 1: problema1" {  } { { "problema1.bdf" "" { Schematic "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/problema1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230308389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230308389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema1 " "Elaborating entity \"problema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564230308522 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst1 " "Primitive \"GND\" of instance \"inst1\" not used" {  } { { "problema1.bdf" "" { Schematic "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/problema1.bdf" { { 432 96 128 464 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1564230308537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt arqt:arq " "Elaborating entity \"arqt\" for hierarchy \"arqt:arq\"" {  } { { "problema1.bdf" "arq" { Schematic "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/problema1.bdf" { { 136 416 880 576 "arq" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230308553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd arqt:arq\|lcd:lcd_0 " "Elaborating entity \"lcd\" for hierarchy \"arqt:arq\|lcd:lcd_0\"" {  } { { "arqt/synthesis/arqt.v" "lcd_0" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230308661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_buttons arqt:arq\|arqt_buttons:buttons " "Elaborating entity \"arqt_buttons\" for hierarchy \"arqt:arq\|arqt_buttons:buttons\"" {  } { { "arqt/synthesis/arqt.v" "buttons" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230308680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_jtag_uart_0 arqt:arq\|arqt_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"arqt_jtag_uart_0\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\"" {  } { { "arqt/synthesis/arqt.v" "jtag_uart_0" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230308696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_jtag_uart_0_scfifo_w arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w " "Elaborating entity \"arqt_jtag_uart_0_scfifo_w\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "the_arqt_jtag_uart_0_scfifo_w" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230308716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "wfifo" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309139 ""}  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564230309139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230309200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230309200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230309232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230309232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230309263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230309263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230309341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230309341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230309419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230309419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230309497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230309497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_w:the_arqt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_jtag_uart_0_scfifo_r arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_r:the_arqt_jtag_uart_0_scfifo_r " "Elaborating entity \"arqt_jtag_uart_0_scfifo_r\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|arqt_jtag_uart_0_scfifo_r:the_arqt_jtag_uart_0_scfifo_r\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "the_arqt_jtag_uart_0_scfifo_r" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "arqt_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230309873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230309873 ""}  } { { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564230309873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"arqt:arq\|arqt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arqt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_leds arqt:arq\|arqt_leds:leds " "Elaborating entity \"arqt_leds\" for hierarchy \"arqt:arq\|arqt_leds:leds\"" {  } { { "arqt/synthesis/arqt.v" "leds" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_memoria arqt:arq\|arqt_memoria:memoria " "Elaborating entity \"arqt_memoria\" for hierarchy \"arqt:arq\|arqt_memoria:memoria\"" {  } { { "arqt/synthesis/arqt.v" "memoria" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt:arq\|arqt_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt:arq\|arqt_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_memoria.v" "the_altsyncram" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:arq\|arqt_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt:arq\|arqt_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_memoria.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:arq\|arqt_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt:arq\|arqt_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230310940 ""}  } { { "arqt/synthesis/submodules/arqt_memoria.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564230310940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpf1 " "Found entity 1: altsyncram_rpf1" {  } { { "db/altsyncram_rpf1.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/altsyncram_rpf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230310987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230310987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpf1 arqt:arq\|arqt_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_rpf1:auto_generated " "Elaborating entity \"altsyncram_rpf1\" for hierarchy \"arqt:arq\|arqt_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_rpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230310987 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/onchip_mem.hex -- setting all initial values to 0" {  } { { "arqt/synthesis/submodules/arqt_memoria.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_memoria.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1564230311003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0 arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"arqt_nios2_gen2_0\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\"" {  } { { "arqt/synthesis/arqt.v" "nios2_gen2_0" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu " "Elaborating entity \"arqt_nios2_gen2_0_cpu\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0.v" "cpu" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_test_bench arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_test_bench:the_arqt_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"arqt_nios2_gen2_0_cpu_test_bench\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_test_bench:the_arqt_nios2_gen2_0_cpu_test_bench\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_test_bench" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_register_bank_a_module arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"arqt_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "arqt_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311318 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564230311318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230311365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230311365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_a_module:arqt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_register_bank_b_module arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_b_module:arqt_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"arqt_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_register_bank_b_module:arqt_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "arqt_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_debug arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311536 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564230311536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_break arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_break:the_arqt_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_break:the_arqt_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_xbrk arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_dbrk arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_itrace arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_dtrace arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_td_mode arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace\|arqt_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt_nios2_gen2_0_cpu_nios2_oci_dtrace\|arqt_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "arqt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_fifo arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo\|arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_pib arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_oci_im arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_im:the_arqt_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_im:the_arqt_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_avalon_reg arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_nios2_ocimem arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"arqt_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_ociram_sp_ram_module arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"arqt_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "arqt_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230311978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230311978 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564230311978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230312041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230312041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_ocimem:the_arqt_nios2_gen2_0_cpu_nios2_ocimem\|arqt_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_debug_slave_wrapper arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"arqt_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_debug_slave_tck arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt_nios2_gen2_0_cpu_debug_slave_tck:the_arqt_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"arqt_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt_nios2_gen2_0_cpu_debug_slave_tck:the_arqt_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_arqt_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_cpu_debug_slave_sysclk arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"arqt_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|arqt_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_arqt_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "arqt_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312247 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564230312247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:arqt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_rs232_0 arqt:arq\|arqt_rs232_0:rs232_0 " "Elaborating entity \"arqt_rs232_0\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\"" {  } { { "arqt/synthesis/arqt.v" "rs232_0" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity arqt_rs232_0.v(104) " "Verilog HDL or VHDL warning at arqt_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "arqt/synthesis/submodules/arqt_rs232_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564230312658 "|problema1|arqt:arq|arqt_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "arqt/synthesis/submodules/arqt_rs232_0.v" "RS232_In_Deserializer" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "arqt/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564230312702 "|problema1|arqt:arq|arqt_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564230312902 ""}  } { { "arqt/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564230312902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230312933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230312933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230312933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230313043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230313043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/altsyncram_dqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230313105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230313105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230313189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230313189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230313339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230313339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230313404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230313404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230313466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230313466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"arqt:arq\|arqt_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "arqt/synthesis/submodules/arqt_rs232_0.v" "RS232_Out_Serializer" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator arqt:arq\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"arqt:arq\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "arqt/synthesis/arqt.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313669 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "arqt/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564230313669 "|problema1|arqt:arq|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect arqt:arq\|arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"arqt:arq\|arqt_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "arqt/synthesis/arqt.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator arqt:arq\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"arqt:arq\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "arqt/synthesis/arqt.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564230313706 "|problema1|arqt:arq|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564230313706 "|problema1|arqt:arq|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564230313706 "|problema1|arqt:arq|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0 arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"arqt_mm_interconnect_0\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\"" {  } { { "arqt/synthesis/arqt.v" "mm_interconnect_0" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "memoria_s1_translator" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230313999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "buttons_s1_translator" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "arqt/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_router arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router:router " "Elaborating entity \"arqt_mm_interconnect_0_router\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router:router\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "router" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_router_default_decode arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router:router\|arqt_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"arqt_mm_interconnect_0_router_default_decode\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router:router\|arqt_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_router_002 arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"arqt_mm_interconnect_0_router_002\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router_002:router_002\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "router_002" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_router_002_default_decode arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router_002:router_002\|arqt_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"arqt_mm_interconnect_0_router_002_default_decode\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_router_002:router_002\|arqt_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_cmd_demux arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"arqt_mm_interconnect_0_cmd_demux\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_cmd_mux arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"arqt_mm_interconnect_0_cmd_mux\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_rsp_demux arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"arqt_mm_interconnect_0_rsp_demux\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_rsp_mux arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"arqt_mm_interconnect_0_rsp_mux\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_avalon_st_adapter arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"arqt_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0.v" 2568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"arqt:arq\|arqt_mm_interconnect_0:mm_interconnect_0\|arqt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|arqt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arqt_irq_mapper arqt:arq\|arqt_irq_mapper:irq_mapper " "Elaborating entity \"arqt_irq_mapper\" for hierarchy \"arqt:arq\|arqt_irq_mapper:irq_mapper\"" {  } { { "arqt/synthesis/arqt.v" "irq_mapper" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arqt:arq\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arqt:arq\|altera_reset_controller:rst_controller\"" {  } { { "arqt/synthesis/arqt.v" "rst_controller" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/arqt.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arqt:arq\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arqt:arq\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arqt:arq\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arqt:arq\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230314518 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1564230315620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.07.27.09:25:19 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl " "2019.07.27.09:25:19 Progress: Loading sldcbc818cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230319466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230322276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230322467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230325469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230325602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230325742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230325908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230325924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230325924 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1564230326653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcbc818cf/alt_sld_fab.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/ip/sldcbc818cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230326862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230326862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230326923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230326923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230326923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230326923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230326985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230326985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230327063 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230327063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230327063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/db/ip/sldcbc818cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564230327137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230327137 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564230330235 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2912 -1 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 3945 -1 0 } } { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 352 -1 0 } } { "arqt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 3553 -1 0 } } { "arqt/synthesis/submodules/arqt_jtag_uart_0.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_jtag_uart_0.v" 398 -1 0 } } { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "arqt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/arqt/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1564230330338 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1564230330338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230331252 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564230332553 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/output_files/problema1.map.smsg " "Generated suppressed messages file D:/Users/victo/Desktop/Arquivos/GitHub/SD-Prob2/output_files/problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230332972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564230335183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564230335183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2368 " "Implemented 2368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564230335553 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564230335553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2181 " "Implemented 2181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564230335553 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564230335553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564230335553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564230335614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 09:25:35 2019 " "Processing ended: Sat Jul 27 09:25:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564230335614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564230335614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564230335614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564230335614 ""}
