#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd0542c10 .scope module, "cpu_tb" "cpu_tb" 2 4;
 .timescale -6 -11;
v0x7fffd057de20_0 .var "clk", 0 0;
v0x7fffd057dee0_0 .var "in1", 7 0;
v0x7fffd057dfa0_0 .var "in2", 7 0;
v0x7fffd057e040_0 .var "intr1", 0 0;
v0x7fffd057e0e0_0 .var "intr2", 0 0;
v0x7fffd057e1d0_0 .net "out1", 7 0, v0x7fffd0574aa0_0;  1 drivers
v0x7fffd057e290_0 .net "out2", 7 0, v0x7fffd05751f0_0;  1 drivers
v0x7fffd057e350_0 .net "out3", 7 0, v0x7fffd0575930_0;  1 drivers
v0x7fffd057e410_0 .net "out4", 7 0, v0x7fffd05760a0_0;  1 drivers
v0x7fffd057e4d0_0 .var "reset", 0 0;
S_0x7fffd05424a0 .scope module, "micpu" "cpu" 2 32, 3 1 0, S_0x7fffd0542c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "intr1"
    .port_info 3 /INPUT 1 "intr2"
    .port_info 4 /INPUT 8 "in1"
    .port_info 5 /INPUT 8 "in2"
    .port_info 6 /OUTPUT 8 "out1"
    .port_info 7 /OUTPUT 8 "out2"
    .port_info 8 /OUTPUT 8 "out3"
    .port_info 9 /OUTPUT 8 "out4"
v0x7fffd057b020_0 .net "clk", 0 0, v0x7fffd057de20_0;  1 drivers
v0x7fffd057c780_0 .net "in1", 7 0, v0x7fffd057dee0_0;  1 drivers
v0x7fffd057c890_0 .net "in2", 7 0, v0x7fffd057dfa0_0;  1 drivers
v0x7fffd057c980_0 .net "intr1", 0 0, v0x7fffd057e040_0;  1 drivers
v0x7fffd057ca70_0 .net "intr2", 0 0, v0x7fffd057e0e0_0;  1 drivers
v0x7fffd057cbb0_0 .net "op_alu", 2 0, v0x7fffd057b440_0;  1 drivers
v0x7fffd057cc70_0 .net "opcode", 15 0, L_0x7fffd058ed00;  1 drivers
v0x7fffd057cd80_0 .net "out1", 7 0, v0x7fffd0574aa0_0;  alias, 1 drivers
v0x7fffd057ce90_0 .net "out2", 7 0, v0x7fffd05751f0_0;  alias, 1 drivers
v0x7fffd057cf50_0 .net "out3", 7 0, v0x7fffd0575930_0;  alias, 1 drivers
v0x7fffd057d060_0 .net "out4", 7 0, v0x7fffd05760a0_0;  alias, 1 drivers
v0x7fffd057d170_0 .net "pop", 0 0, v0x7fffd057b600_0;  1 drivers
v0x7fffd057d210_0 .net "push", 0 0, v0x7fffd057b740_0;  1 drivers
v0x7fffd057d300_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  1 drivers
v0x7fffd057d3a0_0 .net "s_in", 1 0, v0x7fffd057b7e0_0;  1 drivers
v0x7fffd057d460_0 .net "s_inc", 0 0, v0x7fffd057b8d0_0;  1 drivers
v0x7fffd057d500_0 .net "s_inm", 1 0, v0x7fffd057b9c0_0;  1 drivers
v0x7fffd057d6d0_0 .net "s_mem", 0 0, v0x7fffd057ba60_0;  1 drivers
v0x7fffd057d770_0 .net "s_out", 1 0, v0x7fffd057bb50_0;  1 drivers
v0x7fffd057d830_0 .net "s_stack", 0 0, v0x7fffd057bc40_0;  1 drivers
v0x7fffd057d8d0_0 .net "timer_e", 0 0, v0x7fffd057bd30_0;  1 drivers
v0x7fffd057d970_0 .net "we3", 0 0, v0x7fffd057be20_0;  1 drivers
v0x7fffd057da10_0 .net "we4", 0 0, v0x7fffd057bf10_0;  1 drivers
v0x7fffd057dab0_0 .net "we_out", 0 0, v0x7fffd057c000_0;  1 drivers
v0x7fffd057dba0_0 .net "wez", 0 0, v0x7fffd057c0a0_0;  1 drivers
v0x7fffd057dc40_0 .net "z", 0 0, v0x7fffd056d6b0_0;  1 drivers
S_0x7fffd05253e0 .scope module, "camino_datos" "cd" 3 13, 4 1 0, S_0x7fffd05424a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "popsignal"
    .port_info 6 /INPUT 1 "pushsignal"
    .port_info 7 /INPUT 1 "s_stack"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "we_out"
    .port_info 10 /INPUT 1 "s_intr1"
    .port_info 11 /INPUT 1 "s_intr2"
    .port_info 12 /INPUT 1 "timer_e"
    .port_info 13 /INPUT 1 "s_mem"
    .port_info 14 /INPUT 2 "s_inm"
    .port_info 15 /INPUT 2 "s_in"
    .port_info 16 /INPUT 2 "s_out"
    .port_info 17 /INPUT 3 "op_alu"
    .port_info 18 /INPUT 8 "in1"
    .port_info 19 /INPUT 8 "in2"
    .port_info 20 /OUTPUT 1 "z"
    .port_info 21 /OUTPUT 16 "opcode"
    .port_info 22 /OUTPUT 8 "out1"
    .port_info 23 /OUTPUT 8 "out2"
    .port_info 24 /OUTPUT 8 "out3"
    .port_info 25 /OUTPUT 8 "out4"
L_0x7fffd057e570 .functor OR 1, v0x7fffd057b740_0, L_0x7fffd05924b0, C4<0>, C4<0>;
L_0x7fffd0591e30 .functor AND 1, L_0x7fffd0591060, v0x7fffd057c000_0, C4<1>, C4<1>;
L_0x7fffd0591ef0 .functor AND 1, L_0x7fffd0591450, v0x7fffd057c000_0, C4<1>, C4<1>;
L_0x7fffd0591fb0 .functor AND 1, L_0x7fffd05917e0, v0x7fffd057c000_0, C4<1>, C4<1>;
L_0x7fffd0592020 .functor AND 1, L_0x7fffd0591be0, v0x7fffd057c000_0, C4<1>, C4<1>;
L_0x7fffd05924b0 .functor OR 1, v0x7fffd057e040_0, L_0x7fffd0592aa0, C4<0>, C4<0>;
L_0x7f7ed7ba0498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffd0592790 .functor AND 1, v0x7fffd057e040_0, L_0x7f7ed7ba0498, C4<1>, C4<1>;
L_0x7fffd0592800 .functor NOT 1, L_0x7fffd0592790, C4<0>, C4<0>, C4<0>;
L_0x7f7ed7ba04e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffd05928c0 .functor AND 1, L_0x7fffd0592aa0, L_0x7f7ed7ba04e0, C4<1>, C4<1>;
L_0x7fffd0592930 .functor OR 1, L_0x7fffd0592800, L_0x7fffd05928c0, C4<0>, C4<0>;
L_0x7fffd0592aa0 .functor OR 1, v0x7fffd057e0e0_0, v0x7fffd056bd20_0, C4<0>, C4<0>;
L_0x7f7ed7ba00a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd05771a0_0 .net *"_s11", 9 0, L_0x7f7ed7ba00a8;  1 drivers
L_0x7f7ed7ba0330 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffd05772a0_0 .net/2u *"_s22", 3 0, L_0x7f7ed7ba0330;  1 drivers
v0x7fffd0577380_0 .net/2u *"_s40", 0 0, L_0x7f7ed7ba0498;  1 drivers
v0x7fffd0577440_0 .net *"_s42", 0 0, L_0x7fffd0592790;  1 drivers
v0x7fffd0577520_0 .net/2u *"_s46", 0 0, L_0x7f7ed7ba04e0;  1 drivers
v0x7fffd0577650_0 .net *"_s7", 5 0, L_0x7fffd058ebd0;  1 drivers
v0x7fffd0577730_0 .net "base_umbral", 6 0, L_0x7fffd0592b10;  1 drivers
v0x7fffd05777f0_0 .net "clk", 0 0, v0x7fffd057de20_0;  alias, 1 drivers
v0x7fffd0577890_0 .net "d0", 0 0, L_0x7fffd0591060;  1 drivers
v0x7fffd0577960_0 .net "d1", 0 0, L_0x7fffd0591450;  1 drivers
v0x7fffd0577a30_0 .net "d2", 0 0, L_0x7fffd05917e0;  1 drivers
v0x7fffd0577b00_0 .net "d3", 0 0, L_0x7fffd0591be0;  1 drivers
v0x7fffd0577bd0_0 .net "entrada_ffz", 0 0, L_0x7fffd058ff40;  1 drivers
v0x7fffd0577c70_0 .net "entrada_io", 7 0, v0x7fffd056e140_0;  1 drivers
v0x7fffd0577d60_0 .net "in1", 7 0, v0x7fffd057dee0_0;  alias, 1 drivers
v0x7fffd0577e00_0 .net "in2", 7 0, v0x7fffd057dfa0_0;  alias, 1 drivers
v0x7fffd0577ea0_0 .net "op_alu", 2 0, v0x7fffd057b440_0;  alias, 1 drivers
v0x7fffd0578080_0 .net "opcode", 15 0, L_0x7fffd058ed00;  alias, 1 drivers
v0x7fffd0578120_0 .net "or_push", 0 0, L_0x7fffd057e570;  1 drivers
v0x7fffd05781f0_0 .net "out1", 7 0, v0x7fffd0574aa0_0;  alias, 1 drivers
v0x7fffd05782c0_0 .net "out2", 7 0, v0x7fffd05751f0_0;  alias, 1 drivers
v0x7fffd0578390_0 .net "out3", 7 0, v0x7fffd0575930_0;  alias, 1 drivers
v0x7fffd0578460_0 .net "out4", 7 0, v0x7fffd05760a0_0;  alias, 1 drivers
v0x7fffd0578530_0 .net "out_timer", 0 0, v0x7fffd056bd20_0;  1 drivers
v0x7fffd0578600_0 .net "popsignal", 0 0, v0x7fffd057b600_0;  alias, 1 drivers
v0x7fffd05786d0_0 .net "pushsignal", 0 0, v0x7fffd057b740_0;  alias, 1 drivers
v0x7fffd0578770_0 .net "rd1", 7 0, L_0x7fffd058f2a0;  1 drivers
v0x7fffd0578810_0 .net "rd2", 7 0, L_0x7fffd058f9a0;  1 drivers
v0x7fffd05788b0_0 .net "rege1", 0 0, L_0x7fffd0591e30;  1 drivers
v0x7fffd0578980_0 .net "rege2", 0 0, L_0x7fffd0591ef0;  1 drivers
v0x7fffd0578a50_0 .net "rege3", 0 0, L_0x7fffd0591fb0;  1 drivers
v0x7fffd0578b20_0 .net "rege4", 0 0, L_0x7fffd0592020;  1 drivers
v0x7fffd0578bf0_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
v0x7fffd0578c90_0 .net "s_in", 1 0, v0x7fffd057b7e0_0;  alias, 1 drivers
v0x7fffd0578d60_0 .net "s_inc", 0 0, v0x7fffd057b8d0_0;  alias, 1 drivers
v0x7fffd0578e30_0 .net "s_inm", 1 0, v0x7fffd057b9c0_0;  alias, 1 drivers
v0x7fffd0578f00_0 .net "s_intr", 0 0, L_0x7fffd0592930;  1 drivers
v0x7fffd0578fd0_0 .net "s_intr1", 0 0, v0x7fffd057e040_0;  alias, 1 drivers
v0x7fffd0579070_0 .net "s_intr2", 0 0, v0x7fffd057e0e0_0;  alias, 1 drivers
v0x7fffd0579110_0 .net "s_mem", 0 0, v0x7fffd057ba60_0;  alias, 1 drivers
v0x7fffd05791e0_0 .net "s_out", 1 0, v0x7fffd057bb50_0;  alias, 1 drivers
v0x7fffd05792b0_0 .net "s_pc", 0 0, L_0x7fffd05924b0;  1 drivers
v0x7fffd0579380_0 .net "s_stack", 0 0, v0x7fffd057bc40_0;  alias, 1 drivers
v0x7fffd0579450_0 .net "salida_alu", 7 0, v0x7fffd0576e80_0;  1 drivers
v0x7fffd0579540_0 .net "salida_contador_programa", 9 0, v0x7fffd056b290_0;  1 drivers
v0x7fffd056f620_0 .array/port v0x7fffd056f620, 0;
v0x7fffd05795e0_0 .net "salida_int1_reg", 9 0, v0x7fffd056f620_0;  1 drivers
v0x7fffd056f9e0_0 .array/port v0x7fffd056f9e0, 0;
v0x7fffd05796d0_0 .net "salida_int2_reg", 9 0, v0x7fffd056f9e0_0;  1 drivers
v0x7fffd05797c0_0 .net "salida_memoria_datos", 7 0, L_0x7fffd0590ad0;  1 drivers
v0x7fffd05798b0_0 .net "salida_memoria_programa", 15 0, L_0x7fffd057e8e0;  1 drivers
v0x7fffd0579950_0 .net "salida_mux_inc", 9 0, L_0x7fffd057e670;  1 drivers
v0x7fffd0579a40_0 .net "salida_mux_inm", 7 0, v0x7fffd056f270_0;  1 drivers
v0x7fffd0579b30_0 .net "salida_mux_intr", 9 0, L_0x7fffd0592180;  1 drivers
v0x7fffd0579c20_0 .net "salida_mux_mem", 11 0, L_0x7fffd0590320;  1 drivers
v0x7fffd0579d10_0 .net "salida_mux_out", 7 0, v0x7fffd0573950_0;  1 drivers
v0x7fffd0579dd0_0 .net "salida_mux_pc", 9 0, L_0x7fffd05920e0;  1 drivers
v0x7fffd0579ee0_0 .net "salida_mux_stack", 9 0, L_0x7fffd0590160;  1 drivers
v0x7fffd0579fa0_0 .net "salida_pila", 9 0, v0x7fffd0573fa0_0;  1 drivers
v0x7fffd057a0b0_0 .net "salida_sumador", 9 0, L_0x7fffd057e840;  1 drivers
v0x7fffd057a1c0_0 .net "temp1", 0 0, L_0x7fffd0592800;  1 drivers
v0x7fffd057a280_0 .net "temp2", 0 0, L_0x7fffd05928c0;  1 drivers
v0x7fffd057a340_0 .net "timer_e", 0 0, v0x7fffd057bd30_0;  alias, 1 drivers
v0x7fffd057a3e0_0 .net "timer_to_intr2", 0 0, L_0x7fffd0592aa0;  1 drivers
v0x7fffd057a480_0 .net "we3", 0 0, v0x7fffd057be20_0;  alias, 1 drivers
v0x7fffd057a520_0 .net "we4", 0 0, v0x7fffd057bf10_0;  alias, 1 drivers
v0x7fffd057a5c0_0 .net "we_out", 0 0, v0x7fffd057c000_0;  alias, 1 drivers
v0x7fffd057aa70_0 .net "wez", 0 0, v0x7fffd057c0a0_0;  alias, 1 drivers
v0x7fffd057ab10_0 .net "z", 0 0, v0x7fffd056d6b0_0;  alias, 1 drivers
L_0x7fffd057e750 .part L_0x7fffd057e8e0, 0, 10;
L_0x7fffd058ebd0 .part L_0x7fffd057e8e0, 10, 6;
L_0x7fffd058ed00 .concat [ 6 10 0 0], L_0x7fffd058ebd0, L_0x7f7ed7ba00a8;
L_0x7fffd058fb80 .part L_0x7fffd057e8e0, 8, 4;
L_0x7fffd058fc20 .part L_0x7fffd057e8e0, 4, 4;
L_0x7fffd058fcc0 .part L_0x7fffd057e8e0, 0, 4;
L_0x7fffd058ffb0 .part L_0x7fffd057e8e0, 4, 8;
L_0x7fffd0590450 .part L_0x7fffd057e8e0, 0, 12;
L_0x7fffd0590540 .concat [ 8 4 0 0], L_0x7fffd058f9a0, L_0x7f7ed7ba0330;
L_0x7fffd0590ca0 .part L_0x7fffd057e8e0, 2, 8;
L_0x7fffd0591d90 .part L_0x7fffd057e8e0, 0, 2;
L_0x7fffd0592b10 .part L_0x7fffd057e8e0, 0, 7;
S_0x7fffd04d1360 .scope module, "banco_registros" "regfile" 4 37, 5 4 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffd0536240_0 .net *"_s0", 31 0, L_0x7fffd058edf0;  1 drivers
v0x7fffd052f630_0 .net *"_s10", 5 0, L_0x7fffd058f110;  1 drivers
L_0x7f7ed7ba0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd052f6d0_0 .net *"_s13", 1 0, L_0x7f7ed7ba0180;  1 drivers
L_0x7f7ed7ba01c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd0546a50_0 .net/2u *"_s14", 7 0, L_0x7f7ed7ba01c8;  1 drivers
v0x7fffd04ed030_0 .net *"_s18", 31 0, L_0x7fffd058f470;  1 drivers
L_0x7f7ed7ba0210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd0547020_0 .net *"_s21", 27 0, L_0x7f7ed7ba0210;  1 drivers
L_0x7f7ed7ba0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd0569d60_0 .net/2u *"_s22", 31 0, L_0x7f7ed7ba0258;  1 drivers
v0x7fffd0569e40_0 .net *"_s24", 0 0, L_0x7fffd058f630;  1 drivers
v0x7fffd0569f00_0 .net *"_s26", 7 0, L_0x7fffd058f720;  1 drivers
v0x7fffd0569fe0_0 .net *"_s28", 5 0, L_0x7fffd058f810;  1 drivers
L_0x7f7ed7ba00f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd056a0c0_0 .net *"_s3", 27 0, L_0x7f7ed7ba00f0;  1 drivers
L_0x7f7ed7ba02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd056a1a0_0 .net *"_s31", 1 0, L_0x7f7ed7ba02a0;  1 drivers
L_0x7f7ed7ba02e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd056a280_0 .net/2u *"_s32", 7 0, L_0x7f7ed7ba02e8;  1 drivers
L_0x7f7ed7ba0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd056a360_0 .net/2u *"_s4", 31 0, L_0x7f7ed7ba0138;  1 drivers
v0x7fffd056a440_0 .net *"_s6", 0 0, L_0x7fffd058ef30;  1 drivers
v0x7fffd056a500_0 .net *"_s8", 7 0, L_0x7fffd058f070;  1 drivers
v0x7fffd056a5e0_0 .net "clk", 0 0, v0x7fffd057de20_0;  alias, 1 drivers
v0x7fffd056a6a0_0 .net "ra1", 3 0, L_0x7fffd058fb80;  1 drivers
v0x7fffd056a780_0 .net "ra2", 3 0, L_0x7fffd058fc20;  1 drivers
v0x7fffd056a860_0 .net "rd1", 7 0, L_0x7fffd058f2a0;  alias, 1 drivers
v0x7fffd056a940_0 .net "rd2", 7 0, L_0x7fffd058f9a0;  alias, 1 drivers
v0x7fffd056aa20 .array "regb", 15 0, 7 0;
v0x7fffd056aae0_0 .net "wa3", 3 0, L_0x7fffd058fcc0;  1 drivers
v0x7fffd056abc0_0 .net "wd3", 7 0, v0x7fffd056f270_0;  alias, 1 drivers
v0x7fffd056aca0_0 .net "we3", 0 0, v0x7fffd057be20_0;  alias, 1 drivers
E_0x7fffd04abfe0 .event posedge, v0x7fffd056a5e0_0;
L_0x7fffd058edf0 .concat [ 4 28 0 0], L_0x7fffd058fb80, L_0x7f7ed7ba00f0;
L_0x7fffd058ef30 .cmp/ne 32, L_0x7fffd058edf0, L_0x7f7ed7ba0138;
L_0x7fffd058f070 .array/port v0x7fffd056aa20, L_0x7fffd058f110;
L_0x7fffd058f110 .concat [ 4 2 0 0], L_0x7fffd058fb80, L_0x7f7ed7ba0180;
L_0x7fffd058f2a0 .functor MUXZ 8, L_0x7f7ed7ba01c8, L_0x7fffd058f070, L_0x7fffd058ef30, C4<>;
L_0x7fffd058f470 .concat [ 4 28 0 0], L_0x7fffd058fc20, L_0x7f7ed7ba0210;
L_0x7fffd058f630 .cmp/ne 32, L_0x7fffd058f470, L_0x7f7ed7ba0258;
L_0x7fffd058f720 .array/port v0x7fffd056aa20, L_0x7fffd058f810;
L_0x7fffd058f810 .concat [ 4 2 0 0], L_0x7fffd058fc20, L_0x7f7ed7ba02a0;
L_0x7fffd058f9a0 .functor MUXZ 8, L_0x7f7ed7ba02e8, L_0x7fffd058f720, L_0x7fffd058f630, C4<>;
S_0x7fffd056ae60 .scope module, "contador_programa" "registro" 4 29, 5 38 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffd056b050 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x7fffd056b110_0 .net "clk", 0 0, v0x7fffd057de20_0;  alias, 1 drivers
v0x7fffd056b1d0_0 .net "d", 9 0, L_0x7fffd05920e0;  alias, 1 drivers
v0x7fffd056b290_0 .var "q", 9 0;
v0x7fffd056b350_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
E_0x7fffd04ac1e0 .event posedge, v0x7fffd056b350_0, v0x7fffd056a5e0_0;
S_0x7fffd056b490 .scope module, "custom_timer" "timer" 4 101, 5 197 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "timer_e"
    .port_info 3 /INPUT 7 "b_u"
    .port_info 4 /OUTPUT 1 "out_timer"
v0x7fffd056b750_0 .net *"_s4", 2 0, L_0x7fffd0592c20;  1 drivers
v0x7fffd056b850_0 .net "b_u", 6 0, L_0x7fffd0592b10;  alias, 1 drivers
v0x7fffd056b930_0 .var "base_umbral", 6 0;
v0x7fffd056ba20_0 .net "clk", 0 0, v0x7fffd057de20_0;  alias, 1 drivers
v0x7fffd056bb10_0 .var "counter", 15 0;
v0x7fffd056bc40_0 .var "divisor", 27 0;
v0x7fffd056bd20_0 .var "out_timer", 0 0;
v0x7fffd056bde0_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
v0x7fffd056be80_0 .net "timer_e", 0 0, v0x7fffd057bd30_0;  alias, 1 drivers
v0x7fffd056bf20_0 .var "umbral_aux", 5 0;
E_0x7fffd0553550 .event edge, L_0x7fffd0592c20;
E_0x7fffd0553360 .event edge, v0x7fffd056be80_0;
L_0x7fffd0592c20 .part v0x7fffd056b930_0, 4, 3;
S_0x7fffd056c0a0 .scope module, "deco_out" "decoder24" 4 67, 5 168 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "d0"
    .port_info 2 /OUTPUT 1 "d1"
    .port_info 3 /OUTPUT 1 "d2"
    .port_info 4 /OUTPUT 1 "d3"
L_0x7fffd0590e40 .functor NOT 1, L_0x7fffd0590da0, C4<0>, C4<0>, C4<0>;
L_0x7fffd0590fa0 .functor NOT 1, L_0x7fffd0590eb0, C4<0>, C4<0>, C4<0>;
L_0x7fffd0591060 .functor AND 1, L_0x7fffd0590e40, L_0x7fffd0590fa0, C4<1>, C4<1>;
L_0x7fffd0591260 .functor NOT 1, L_0x7fffd05911c0, C4<0>, C4<0>, C4<0>;
L_0x7fffd0591450 .functor AND 1, L_0x7fffd0591260, L_0x7fffd0591320, C4<1>, C4<1>;
L_0x7fffd05916e0 .functor NOT 1, L_0x7fffd0591600, C4<0>, C4<0>, C4<0>;
L_0x7fffd05917e0 .functor AND 1, L_0x7fffd0591560, L_0x7fffd05916e0, C4<1>, C4<1>;
L_0x7fffd0591be0 .functor AND 1, L_0x7fffd0591940, L_0x7fffd05919e0, C4<1>, C4<1>;
v0x7fffd056c2a0_0 .net *"_s1", 0 0, L_0x7fffd0590da0;  1 drivers
v0x7fffd056c3a0_0 .net *"_s11", 0 0, L_0x7fffd05911c0;  1 drivers
v0x7fffd056c480_0 .net *"_s12", 0 0, L_0x7fffd0591260;  1 drivers
v0x7fffd056c570_0 .net *"_s15", 0 0, L_0x7fffd0591320;  1 drivers
v0x7fffd056c650_0 .net *"_s19", 0 0, L_0x7fffd0591560;  1 drivers
v0x7fffd056c780_0 .net *"_s2", 0 0, L_0x7fffd0590e40;  1 drivers
v0x7fffd056c860_0 .net *"_s21", 0 0, L_0x7fffd0591600;  1 drivers
v0x7fffd056c940_0 .net *"_s22", 0 0, L_0x7fffd05916e0;  1 drivers
v0x7fffd056ca20_0 .net *"_s27", 0 0, L_0x7fffd0591940;  1 drivers
v0x7fffd056cb00_0 .net *"_s29", 0 0, L_0x7fffd05919e0;  1 drivers
v0x7fffd056cbe0_0 .net *"_s5", 0 0, L_0x7fffd0590eb0;  1 drivers
v0x7fffd056ccc0_0 .net *"_s6", 0 0, L_0x7fffd0590fa0;  1 drivers
v0x7fffd056cda0_0 .net "d0", 0 0, L_0x7fffd0591060;  alias, 1 drivers
v0x7fffd056ce60_0 .net "d1", 0 0, L_0x7fffd0591450;  alias, 1 drivers
v0x7fffd056cf20_0 .net "d2", 0 0, L_0x7fffd05917e0;  alias, 1 drivers
v0x7fffd056cfe0_0 .net "d3", 0 0, L_0x7fffd0591be0;  alias, 1 drivers
v0x7fffd056d0a0_0 .net "in", 1 0, L_0x7fffd0591d90;  1 drivers
L_0x7fffd0590da0 .part L_0x7fffd0591d90, 1, 1;
L_0x7fffd0590eb0 .part L_0x7fffd0591d90, 0, 1;
L_0x7fffd05911c0 .part L_0x7fffd0591d90, 1, 1;
L_0x7fffd0591320 .part L_0x7fffd0591d90, 0, 1;
L_0x7fffd0591560 .part L_0x7fffd0591d90, 1, 1;
L_0x7fffd0591600 .part L_0x7fffd0591d90, 0, 1;
L_0x7fffd0591940 .part L_0x7fffd0591d90, 1, 1;
L_0x7fffd05919e0 .part L_0x7fffd0591d90, 0, 1;
S_0x7fffd056d220 .scope module, "ffz" "ffd" 4 44, 5 92 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffd056d470_0 .net "carga", 0 0, v0x7fffd057c0a0_0;  alias, 1 drivers
v0x7fffd056d550_0 .net "clk", 0 0, v0x7fffd057de20_0;  alias, 1 drivers
v0x7fffd056d610_0 .net "d", 0 0, L_0x7fffd058ff40;  alias, 1 drivers
v0x7fffd056d6b0_0 .var "q", 0 0;
v0x7fffd056d750_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
S_0x7fffd056d930 .scope module, "in" "mux4" 4 62, 5 74 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd056db00 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd056dc90_0 .net "d0", 7 0, v0x7fffd057dee0_0;  alias, 1 drivers
v0x7fffd056dd90_0 .net "d1", 7 0, v0x7fffd057dfa0_0;  alias, 1 drivers
o0x7f7ed7bf0fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd056de70_0 .net "d2", 7 0, o0x7f7ed7bf0fd8;  0 drivers
o0x7f7ed7bf1008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd056df30_0 .net "d3", 7 0, o0x7f7ed7bf1008;  0 drivers
v0x7fffd056e010_0 .net "s", 1 0, v0x7fffd057b7e0_0;  alias, 1 drivers
v0x7fffd056e140_0 .var "y", 7 0;
E_0x7fffd0553320/0 .event edge, v0x7fffd056e010_0, v0x7fffd056df30_0, v0x7fffd056de70_0, v0x7fffd056dd90_0;
E_0x7fffd0553320/1 .event edge, v0x7fffd056dc90_0;
E_0x7fffd0553320 .event/or E_0x7fffd0553320/0, E_0x7fffd0553320/1;
S_0x7fffd056e320 .scope module, "inc" "mux2" 4 22, 5 64 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd056e4f0 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd056e5c0_0 .net "d0", 9 0, L_0x7fffd057e750;  1 drivers
v0x7fffd056e6c0_0 .net "d1", 9 0, L_0x7fffd057e840;  alias, 1 drivers
v0x7fffd056e7a0_0 .net "s", 0 0, v0x7fffd057b8d0_0;  alias, 1 drivers
v0x7fffd056e870_0 .net "y", 9 0, L_0x7fffd057e670;  alias, 1 drivers
L_0x7fffd057e670 .functor MUXZ 10, L_0x7fffd057e750, L_0x7fffd057e840, v0x7fffd057b8d0_0, C4<>;
S_0x7fffd056ea00 .scope module, "inm" "mux4" 4 47, 5 74 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd056ebd0 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd056eda0_0 .net "d0", 7 0, v0x7fffd0576e80_0;  alias, 1 drivers
v0x7fffd056eea0_0 .net "d1", 7 0, L_0x7fffd058ffb0;  1 drivers
v0x7fffd056ef80_0 .net "d2", 7 0, L_0x7fffd0590ad0;  alias, 1 drivers
v0x7fffd056f070_0 .net "d3", 7 0, v0x7fffd056e140_0;  alias, 1 drivers
v0x7fffd056f160_0 .net "s", 1 0, v0x7fffd057b9c0_0;  alias, 1 drivers
v0x7fffd056f270_0 .var "y", 7 0;
E_0x7fffd056ed10/0 .event edge, v0x7fffd056f160_0, v0x7fffd056e140_0, v0x7fffd056ef80_0, v0x7fffd056eea0_0;
E_0x7fffd056ed10/1 .event edge, v0x7fffd056eda0_0;
E_0x7fffd056ed10 .event/or E_0x7fffd056ed10/0, E_0x7fffd056ed10/1;
S_0x7fffd056f410 .scope module, "int1_reg" "interruption1_reg" 4 87, 5 178 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out"
v0x7fffd056f620 .array "intr", 1 1, 9 0;
v0x7fffd056f720_0 .net "out", 9 0, v0x7fffd056f620_0;  alias, 1 drivers
S_0x7fffd056f840 .scope module, "int2_reg" "interruption2_reg" 4 89, 5 187 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "out"
v0x7fffd056f9e0 .array "intr", 1 1, 9 0;
v0x7fffd056fae0_0 .net "out", 9 0, v0x7fffd056f9e0_0;  alias, 1 drivers
S_0x7fffd056fc00 .scope module, "memoria_datos" "memory_data" 4 59, 5 139 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "ra"
    .port_info 3 /INPUT 8 "wd4"
    .port_info 4 /OUTPUT 8 "rd1"
v0x7fffd056fe80_0 .net *"_s0", 31 0, L_0x7fffd05905e0;  1 drivers
v0x7fffd056ff60_0 .net *"_s11", 5 0, L_0x7fffd05908a0;  1 drivers
v0x7fffd0570040_0 .net *"_s12", 7 0, L_0x7fffd0590940;  1 drivers
L_0x7f7ed7ba0408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0570130_0 .net *"_s15", 1 0, L_0x7f7ed7ba0408;  1 drivers
L_0x7f7ed7ba0450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd0570210_0 .net/2u *"_s16", 7 0, L_0x7f7ed7ba0450;  1 drivers
L_0x7f7ed7ba0378 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd0570340_0 .net *"_s3", 19 0, L_0x7f7ed7ba0378;  1 drivers
L_0x7f7ed7ba03c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd0570420_0 .net/2u *"_s4", 31 0, L_0x7f7ed7ba03c0;  1 drivers
v0x7fffd0570500_0 .net *"_s6", 0 0, L_0x7fffd0590710;  1 drivers
v0x7fffd05705c0_0 .net *"_s8", 7 0, L_0x7fffd0590800;  1 drivers
v0x7fffd05706a0_0 .net "clk", 0 0, v0x7fffd057de20_0;  alias, 1 drivers
v0x7fffd0570740 .array "mem_data", 63 0, 7 0;
v0x7fffd0570800_0 .net "ra", 11 0, L_0x7fffd0590320;  alias, 1 drivers
v0x7fffd05708e0_0 .net "rd1", 7 0, L_0x7fffd0590ad0;  alias, 1 drivers
v0x7fffd05709a0_0 .net "wd4", 7 0, L_0x7fffd058f2a0;  alias, 1 drivers
v0x7fffd0570a70_0 .net "we4", 0 0, v0x7fffd057bf10_0;  alias, 1 drivers
L_0x7fffd05905e0 .concat [ 12 20 0 0], L_0x7fffd0590320, L_0x7f7ed7ba0378;
L_0x7fffd0590710 .cmp/ne 32, L_0x7fffd05905e0, L_0x7f7ed7ba03c0;
L_0x7fffd0590800 .array/port v0x7fffd0570740, L_0x7fffd0590940;
L_0x7fffd05908a0 .part L_0x7fffd0590320, 6, 6;
L_0x7fffd0590940 .concat [ 6 2 0 0], L_0x7fffd05908a0, L_0x7f7ed7ba0408;
L_0x7fffd0590ad0 .functor MUXZ 8, L_0x7f7ed7ba0450, L_0x7fffd0590800, L_0x7fffd0590710, C4<>;
S_0x7fffd0570be0 .scope module, "memoria_programa" "memprog" 4 32, 6 3 0, S_0x7fffd05253e0;
 .timescale -6 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffd057e8e0 .functor BUFZ 16, L_0x7fffd058e9f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffd0570d80_0 .net *"_s0", 15 0, L_0x7fffd058e9f0;  1 drivers
v0x7fffd0570e80_0 .net *"_s2", 11 0, L_0x7fffd058ea90;  1 drivers
L_0x7f7ed7ba0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0570f60_0 .net *"_s5", 1 0, L_0x7f7ed7ba0060;  1 drivers
v0x7fffd0571020_0 .net "a", 9 0, v0x7fffd056b290_0;  alias, 1 drivers
v0x7fffd0571110_0 .net "clk", 0 0, v0x7fffd057de20_0;  alias, 1 drivers
v0x7fffd0571200 .array "mem", 1023 0, 15 0;
v0x7fffd05712a0_0 .net "rd", 15 0, L_0x7fffd057e8e0;  alias, 1 drivers
L_0x7fffd058e9f0 .array/port v0x7fffd0571200, L_0x7fffd058ea90;
L_0x7fffd058ea90 .concat [ 10 2 0 0], v0x7fffd056b290_0, L_0x7f7ed7ba0060;
S_0x7fffd0571400 .scope module, "mux_intr" "mux2" 4 85, 5 64 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd05715d0 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd05716a0_0 .net "d0", 9 0, v0x7fffd056f620_0;  alias, 1 drivers
v0x7fffd0571790_0 .net "d1", 9 0, v0x7fffd056f9e0_0;  alias, 1 drivers
v0x7fffd0571860_0 .net "s", 0 0, L_0x7fffd0592930;  alias, 1 drivers
v0x7fffd0571930_0 .net "y", 9 0, L_0x7fffd0592180;  alias, 1 drivers
L_0x7fffd0592180 .functor MUXZ 10, v0x7fffd056f620_0, v0x7fffd056f9e0_0, L_0x7fffd0592930, C4<>;
S_0x7fffd0571aa0 .scope module, "mux_mem" "mux2" 4 57, 5 64 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "d0"
    .port_info 1 /INPUT 12 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 12 "y"
P_0x7fffd0571c70 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001100>;
v0x7fffd0571d40_0 .net "d0", 11 0, L_0x7fffd0590450;  1 drivers
v0x7fffd0571e40_0 .net "d1", 11 0, L_0x7fffd0590540;  1 drivers
v0x7fffd0571f20_0 .net "s", 0 0, v0x7fffd057ba60_0;  alias, 1 drivers
v0x7fffd0571ff0_0 .net "y", 11 0, L_0x7fffd0590320;  alias, 1 drivers
L_0x7fffd0590320 .functor MUXZ 12, L_0x7fffd0590450, L_0x7fffd0590540, v0x7fffd057ba60_0, C4<>;
S_0x7fffd0572170 .scope module, "mux_pc" "mux2" 4 83, 5 64 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd0572340 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd0572480_0 .net "d0", 9 0, L_0x7fffd0590160;  alias, 1 drivers
v0x7fffd0572580_0 .net "d1", 9 0, L_0x7fffd0592180;  alias, 1 drivers
v0x7fffd0572670_0 .net "s", 0 0, L_0x7fffd05924b0;  alias, 1 drivers
v0x7fffd0572740_0 .net "y", 9 0, L_0x7fffd05920e0;  alias, 1 drivers
L_0x7fffd05920e0 .functor MUXZ 10, L_0x7fffd0590160, L_0x7fffd0592180, L_0x7fffd05924b0, C4<>;
S_0x7fffd05728a0 .scope module, "mux_stack" "mux2" 4 51, 5 64 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd0572a70 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd0572bb0_0 .net "d0", 9 0, L_0x7fffd057e670;  alias, 1 drivers
v0x7fffd0572cc0_0 .net "d1", 9 0, v0x7fffd0573fa0_0;  alias, 1 drivers
v0x7fffd0572d80_0 .net "s", 0 0, v0x7fffd057bc40_0;  alias, 1 drivers
v0x7fffd0572e50_0 .net "y", 9 0, L_0x7fffd0590160;  alias, 1 drivers
L_0x7fffd0590160 .functor MUXZ 10, L_0x7fffd057e670, v0x7fffd0573fa0_0, v0x7fffd057bc40_0, C4<>;
S_0x7fffd0572fd0 .scope module, "out" "mux4" 4 65, 5 74 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd05732b0 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd0573480_0 .net "d0", 7 0, L_0x7fffd058f9a0;  alias, 1 drivers
v0x7fffd0573590_0 .net "d1", 7 0, L_0x7fffd0590ca0;  1 drivers
o0x7f7ed7bf1f68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd0573650_0 .net "d2", 7 0, o0x7f7ed7bf1f68;  0 drivers
o0x7f7ed7bf1f98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd0573740_0 .net "d3", 7 0, o0x7f7ed7bf1f98;  0 drivers
v0x7fffd0573820_0 .net "s", 1 0, v0x7fffd057bb50_0;  alias, 1 drivers
v0x7fffd0573950_0 .var "y", 7 0;
E_0x7fffd05733f0/0 .event edge, v0x7fffd0573820_0, v0x7fffd0573740_0, v0x7fffd0573650_0, v0x7fffd0573590_0;
E_0x7fffd05733f0/1 .event edge, v0x7fffd056a940_0;
E_0x7fffd05733f0 .event/or E_0x7fffd05733f0/0, E_0x7fffd05733f0/1;
S_0x7fffd0573b30 .scope module, "pila" "stack" 4 54, 5 102 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "popsignal"
    .port_info 3 /INPUT 1 "pushsignal"
    .port_info 4 /OUTPUT 10 "pop"
    .port_info 5 /INPUT 10 "push"
v0x7fffd0573e20_0 .net "clk", 0 0, v0x7fffd057de20_0;  alias, 1 drivers
v0x7fffd0573ee0 .array "memoria_pila", 7 0, 9 0;
v0x7fffd0573fa0_0 .var "pop", 9 0;
v0x7fffd0574070_0 .net "popsignal", 0 0, v0x7fffd057b600_0;  alias, 1 drivers
v0x7fffd0574110_0 .net "push", 9 0, L_0x7fffd0590160;  alias, 1 drivers
v0x7fffd0574270_0 .net "pushsignal", 0 0, L_0x7fffd057e570;  alias, 1 drivers
v0x7fffd0574330_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
v0x7fffd05743d0_0 .var "stack_pointer", 2 0;
E_0x7fffd0573da0/0 .event edge, v0x7fffd0574070_0, v0x7fffd0574270_0;
E_0x7fffd0573da0/1 .event posedge, v0x7fffd056b350_0;
E_0x7fffd0573da0 .event/or E_0x7fffd0573da0/0, E_0x7fffd0573da0/1;
S_0x7fffd05745b0 .scope module, "reg1_out" "registro_mod" 4 69, 5 51 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd0574780 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd05748d0_0 .net "clk", 0 0, L_0x7fffd0591e30;  alias, 1 drivers
v0x7fffd05749b0_0 .net "d", 7 0, v0x7fffd0573950_0;  alias, 1 drivers
v0x7fffd0574aa0_0 .var "q", 7 0;
v0x7fffd0574b70_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
E_0x7fffd05530b0/0 .event negedge, v0x7fffd05748d0_0;
E_0x7fffd05530b0/1 .event posedge, v0x7fffd056b350_0;
E_0x7fffd05530b0 .event/or E_0x7fffd05530b0/0, E_0x7fffd05530b0/1;
S_0x7fffd0574cc0 .scope module, "reg2_out" "registro_mod" 4 71, 5 51 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd0574e40 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd0575000_0 .net "clk", 0 0, L_0x7fffd0591ef0;  alias, 1 drivers
v0x7fffd05750e0_0 .net "d", 7 0, v0x7fffd0573950_0;  alias, 1 drivers
v0x7fffd05751f0_0 .var "q", 7 0;
v0x7fffd05752b0_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
E_0x7fffd0574f80/0 .event negedge, v0x7fffd0575000_0;
E_0x7fffd0574f80/1 .event posedge, v0x7fffd056b350_0;
E_0x7fffd0574f80 .event/or E_0x7fffd0574f80/0, E_0x7fffd0574f80/1;
S_0x7fffd0575400 .scope module, "reg3_out" "registro_mod" 4 73, 5 51 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd05755d0 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd0575790_0 .net "clk", 0 0, L_0x7fffd0591fb0;  alias, 1 drivers
v0x7fffd0575870_0 .net "d", 7 0, v0x7fffd0573950_0;  alias, 1 drivers
v0x7fffd0575930_0 .var "q", 7 0;
v0x7fffd0575a20_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
E_0x7fffd0575710/0 .event negedge, v0x7fffd0575790_0;
E_0x7fffd0575710/1 .event posedge, v0x7fffd056b350_0;
E_0x7fffd0575710 .event/or E_0x7fffd0575710/0, E_0x7fffd0575710/1;
S_0x7fffd0575b70 .scope module, "reg4_out" "registro_mod" 4 75, 5 51 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd0575d40 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd0575f00_0 .net "clk", 0 0, L_0x7fffd0592020;  alias, 1 drivers
v0x7fffd0575fe0_0 .net "d", 7 0, v0x7fffd0573950_0;  alias, 1 drivers
v0x7fffd05760a0_0 .var "q", 7 0;
v0x7fffd0576190_0 .net "reset", 0 0, v0x7fffd057e4d0_0;  alias, 1 drivers
E_0x7fffd0575e80/0 .event negedge, v0x7fffd0575f00_0;
E_0x7fffd0575e80/1 .event posedge, v0x7fffd056b350_0;
E_0x7fffd0575e80 .event/or E_0x7fffd0575e80/0, E_0x7fffd0575e80/1;
S_0x7fffd05762e0 .scope module, "sumador" "sum" 4 25, 5 30 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7f7ed7ba0018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd05764d0_0 .net "a", 9 0, L_0x7f7ed7ba0018;  1 drivers
v0x7fffd05765d0_0 .net "b", 9 0, v0x7fffd056b290_0;  alias, 1 drivers
v0x7fffd05766e0_0 .net "y", 9 0, L_0x7fffd057e840;  alias, 1 drivers
L_0x7fffd057e840 .arith/sum 10, L_0x7f7ed7ba0018, v0x7fffd056b290_0;
S_0x7fffd05767e0 .scope module, "unidad_alu" "alu" 4 41, 7 1 0, S_0x7fffd05253e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffd058ff40 .functor NOT 1, L_0x7fffd058fe10, C4<0>, C4<0>, C4<0>;
v0x7fffd0576ac0_0 .net *"_s3", 0 0, L_0x7fffd058fe10;  1 drivers
v0x7fffd0576ba0_0 .net "a", 7 0, L_0x7fffd058f2a0;  alias, 1 drivers
v0x7fffd0576cb0_0 .net "b", 7 0, L_0x7fffd058f9a0;  alias, 1 drivers
v0x7fffd0576da0_0 .net "op_alu", 2 0, v0x7fffd057b440_0;  alias, 1 drivers
v0x7fffd0576e80_0 .var "s", 7 0;
v0x7fffd0576fb0_0 .net "y", 7 0, v0x7fffd0576e80_0;  alias, 1 drivers
v0x7fffd0577070_0 .net "zero", 0 0, L_0x7fffd058ff40;  alias, 1 drivers
E_0x7fffd0576a60 .event edge, v0x7fffd0576da0_0, v0x7fffd056a940_0, v0x7fffd056a860_0;
L_0x7fffd058fe10 .reduce/or v0x7fffd0576e80_0;
S_0x7fffd057ae30 .scope module, "unidad_control" "uc" 3 25, 8 1 0, S_0x7fffd05424a0;
 .timescale -6 -11;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /INPUT 1 "intr1"
    .port_info 3 /INPUT 1 "intr2"
    .port_info 4 /OUTPUT 1 "s_inc"
    .port_info 5 /OUTPUT 1 "we3"
    .port_info 6 /OUTPUT 1 "wez"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "push"
    .port_info 9 /OUTPUT 1 "s_stack"
    .port_info 10 /OUTPUT 1 "we4"
    .port_info 11 /OUTPUT 1 "we_out"
    .port_info 12 /OUTPUT 1 "timer_e"
    .port_info 13 /OUTPUT 1 "s_mem"
    .port_info 14 /OUTPUT 2 "s_inm"
    .port_info 15 /OUTPUT 2 "s_in"
    .port_info 16 /OUTPUT 2 "s_out"
    .port_info 17 /OUTPUT 3 "op_alu"
v0x7fffd057b2e0_0 .net "intr1", 0 0, v0x7fffd057e040_0;  alias, 1 drivers
v0x7fffd057b3a0_0 .net "intr2", 0 0, v0x7fffd057e0e0_0;  alias, 1 drivers
v0x7fffd057b440_0 .var "op_alu", 2 0;
v0x7fffd057b560_0 .net "opcode", 15 0, L_0x7fffd058ed00;  alias, 1 drivers
v0x7fffd057b600_0 .var "pop", 0 0;
v0x7fffd057b740_0 .var "push", 0 0;
v0x7fffd057b7e0_0 .var "s_in", 1 0;
v0x7fffd057b8d0_0 .var "s_inc", 0 0;
v0x7fffd057b9c0_0 .var "s_inm", 1 0;
v0x7fffd057ba60_0 .var "s_mem", 0 0;
v0x7fffd057bb50_0 .var "s_out", 1 0;
v0x7fffd057bc40_0 .var "s_stack", 0 0;
v0x7fffd057bd30_0 .var "timer_e", 0 0;
v0x7fffd057be20_0 .var "we3", 0 0;
v0x7fffd057bf10_0 .var "we4", 0 0;
v0x7fffd057c000_0 .var "we_out", 0 0;
v0x7fffd057c0a0_0 .var "wez", 0 0;
v0x7fffd057c2a0_0 .net "z", 0 0, v0x7fffd056d6b0_0;  alias, 1 drivers
E_0x7fffd057b280 .event edge, v0x7fffd0578080_0;
    .scope S_0x7fffd056ae60;
T_0 ;
    %wait E_0x7fffd04ac1e0;
    %load/vec4 v0x7fffd056b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffd056b290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd056b1d0_0;
    %assign/vec4 v0x7fffd056b290_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd0570be0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffd0571200 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffd04d1360;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffd056aa20 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd04d1360;
T_3 ;
    %wait E_0x7fffd04abfe0;
    %load/vec4 v0x7fffd056aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffd056abc0_0;
    %load/vec4 v0x7fffd056aae0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd056aa20, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd05767e0;
T_4 ;
    %wait E_0x7fffd0576a60;
    %load/vec4 v0x7fffd0576da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffd0576ba0_0;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffd0576ba0_0;
    %inv;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffd0576ba0_0;
    %load/vec4 v0x7fffd0576cb0_0;
    %add;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffd0576ba0_0;
    %load/vec4 v0x7fffd0576cb0_0;
    %sub;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffd0576ba0_0;
    %load/vec4 v0x7fffd0576cb0_0;
    %and;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffd0576ba0_0;
    %load/vec4 v0x7fffd0576cb0_0;
    %or;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffd0576ba0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffd0576cb0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd0576e80_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd056d220;
T_5 ;
    %wait E_0x7fffd04ac1e0;
    %load/vec4 v0x7fffd056d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd056d6b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd056d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffd056d610_0;
    %assign/vec4 v0x7fffd056d6b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd056ea00;
T_6 ;
    %wait E_0x7fffd056ed10;
    %load/vec4 v0x7fffd056f160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffd056eda0_0;
    %assign/vec4 v0x7fffd056f270_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fffd056eea0_0;
    %assign/vec4 v0x7fffd056f270_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fffd056ef80_0;
    %assign/vec4 v0x7fffd056f270_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fffd056f070_0;
    %assign/vec4 v0x7fffd056f270_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd0573b30;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd05743d0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x7fffd0573b30;
T_8 ;
    %wait E_0x7fffd0573da0;
    %load/vec4 v0x7fffd0574330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd05743d0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x7fffd0574270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffd0574110_0;
    %load/vec4 v0x7fffd05743d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffd0573ee0, 4, 0;
    %load/vec4 v0x7fffd05743d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffd05743d0_0, 0, 3;
T_8.2 ;
    %load/vec4 v0x7fffd0574070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fffd05743d0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7fffd05743d0_0, 0, 3;
    %load/vec4 v0x7fffd05743d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd0573ee0, 4;
    %store/vec4 v0x7fffd0573fa0_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffd056fc00;
T_9 ;
    %vpi_call 5 149 "$readmemb", "memdatafile.dat", v0x7fffd0570740 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffd056fc00;
T_10 ;
    %wait E_0x7fffd04abfe0;
    %load/vec4 v0x7fffd0570a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffd05709a0_0;
    %load/vec4 v0x7fffd0570800_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0570740, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffd056d930;
T_11 ;
    %wait E_0x7fffd0553320;
    %load/vec4 v0x7fffd056e010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fffd056dc90_0;
    %assign/vec4 v0x7fffd056e140_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fffd056dd90_0;
    %assign/vec4 v0x7fffd056e140_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fffd056de70_0;
    %assign/vec4 v0x7fffd056e140_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7fffd056df30_0;
    %assign/vec4 v0x7fffd056e140_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffd0572fd0;
T_12 ;
    %wait E_0x7fffd05733f0;
    %load/vec4 v0x7fffd0573820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fffd0573480_0;
    %assign/vec4 v0x7fffd0573950_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fffd0573590_0;
    %assign/vec4 v0x7fffd0573950_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fffd0573650_0;
    %assign/vec4 v0x7fffd0573950_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7fffd0573740_0;
    %assign/vec4 v0x7fffd0573950_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffd05745b0;
T_13 ;
    %wait E_0x7fffd05530b0;
    %load/vec4 v0x7fffd0574b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd0574aa0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffd05749b0_0;
    %assign/vec4 v0x7fffd0574aa0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffd0574cc0;
T_14 ;
    %wait E_0x7fffd0574f80;
    %load/vec4 v0x7fffd05752b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd05751f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffd05750e0_0;
    %assign/vec4 v0x7fffd05751f0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffd0575400;
T_15 ;
    %wait E_0x7fffd0575710;
    %load/vec4 v0x7fffd0575a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd0575930_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffd0575870_0;
    %assign/vec4 v0x7fffd0575930_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffd0575b70;
T_16 ;
    %wait E_0x7fffd0575e80;
    %load/vec4 v0x7fffd0576190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd05760a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffd0575fe0_0;
    %assign/vec4 v0x7fffd05760a0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffd056f410;
T_17 ;
    %vpi_call 5 182 "$readmemb", "intr1_reg.dat", v0x7fffd056f620 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fffd056f840;
T_18 ;
    %vpi_call 5 191 "$readmemb", "intr2_reg.dat", v0x7fffd056f9e0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fffd056b490;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffd056bb10_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7fffd056b490;
T_20 ;
    %wait E_0x7fffd0553360;
    %load/vec4 v0x7fffd056be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fffd056b850_0;
    %assign/vec4 v0x7fffd056b930_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffd056b490;
T_21 ;
    %wait E_0x7fffd0553550;
    %load/vec4 v0x7fffd056b930_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.0 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x7fffd056bc40_0, 0, 28;
    %jmp T_21.5;
T_21.1 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x7fffd056bc40_0, 0, 28;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x7fffd056bc40_0, 0, 28;
    %jmp T_21.5;
T_21.3 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x7fffd056bc40_0, 0, 28;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x7fffd056bc40_0, 0, 28;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fffd056b490;
T_22 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd056bf20_0, 0, 6;
    %end;
    .thread T_22;
    .scope S_0x7fffd056b490;
T_23 ;
    %wait E_0x7fffd04abfe0;
    %load/vec4 v0x7fffd056bb10_0;
    %pad/u 32;
    %load/vec4 v0x7fffd056bc40_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7fffd056bf20_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fffd056bf20_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd056be80_0;
    %and;
    %store/vec4 v0x7fffd056bd20_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd056bd20_0, 0, 1;
    %load/vec4 v0x7fffd056bf20_0;
    %store/vec4 v0x7fffd056bf20_0, 0, 6;
T_23.1 ;
    %load/vec4 v0x7fffd056bf20_0;
    %load/vec4 v0x7fffd056b930_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %cmp/e;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd056bf20_0, 0, 6;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd056bd20_0, 0, 1;
T_23.3 ;
    %load/vec4 v0x7fffd056bb10_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fffd056bb10_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fffd057ae30;
T_24 ;
    %wait E_0x7fffd057b280;
    %load/vec4 v0x7fffd057b560_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 16;
    %cmp/z;
    %jmp/1 T_24.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 16;
    %cmp/z;
    %jmp/1 T_24.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 16;
    %cmp/z;
    %jmp/1 T_24.2, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 16;
    %cmp/z;
    %jmp/1 T_24.3, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 16;
    %cmp/z;
    %jmp/1 T_24.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 16;
    %cmp/z;
    %jmp/1 T_24.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 16;
    %cmp/z;
    %jmp/1 T_24.6, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 16;
    %cmp/z;
    %jmp/1 T_24.7, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 16;
    %cmp/z;
    %jmp/1 T_24.8, 4;
    %dup/vec4;
    %pushi/vec4 44, 0, 16;
    %cmp/z;
    %jmp/1 T_24.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 16;
    %cmp/z;
    %jmp/1 T_24.10, 4;
    %dup/vec4;
    %pushi/vec4 48, 0, 16;
    %cmp/z;
    %jmp/1 T_24.11, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 16;
    %cmp/z;
    %jmp/1 T_24.12, 4;
    %dup/vec4;
    %pushi/vec4 47, 0, 16;
    %cmp/z;
    %jmp/1 T_24.13, 4;
    %jmp T_24.15;
T_24.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %load/vec4 v0x7fffd057b560_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %jmp T_24.15;
T_24.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %load/vec4 v0x7fffd057c2a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %jmp T_24.17;
T_24.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
T_24.17 ;
    %jmp T_24.15;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %load/vec4 v0x7fffd057c2a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %jmp T_24.19;
T_24.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
T_24.19 ;
    %jmp T_24.15;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %load/vec4 v0x7fffd057b560_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x7fffd057b7e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b7e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057c000_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057bb50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b7e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057c000_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd057bb50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057bf10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd057b9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd057b440_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057bd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057ba60_0, 0, 1;
    %jmp T_24.15;
T_24.15 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffd0542c10;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057de20_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057de20_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fffd0542c10;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057e040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057e0e0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffd057dee0_0, 0, 8;
    %end;
    .thread T_26;
    .scope S_0x7fffd0542c10;
T_27 ;
    %vpi_call 2 36 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd057e4d0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd057e4d0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x7fffd0542c10;
T_28 ;
    %delay 891896832, 58;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
