# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Comparador_4_bits_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Comparador_4_bits_6_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:08 on Oct 17,2023
# vcom -reportprogress 300 -93 -work work Comparador_4_bits_6_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity Comparador_4_bits
# -- Compiling architecture structure of Comparador_4_bits
# End time: 11:00:08 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Pedro_vrtm/Desktop/Comparador\ 4\ bits/Testbenches {C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:09 on Oct 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches" C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv 
# -- Compiling module Comparador_4_bits_tb
# 
# Top level modules:
# 	Comparador_4_bits_tb
# End time: 11:00:09 on Oct 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=Comparador_4_bits_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc" Comparador_4_bits_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /dut=Comparador_4_bits_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" Comparador_4_bits_tb 
# Start time: 11:00:09 on Oct 17,2023
# Loading sv_std.std
# Loading work.Comparador_4_bits_tb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.comparador_4_bits(structure)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading instances from Comparador_4_bits_6_1200mv_85c_vhd_slow.sdo
# Loading timing data from Comparador_4_bits_6_1200mv_85c_vhd_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Comparador_4_bits_tb File: C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Inicializando testbench
# |1011 | 1110 | = | 0 | 0 | 1 | OK
# |1101 | 0101 | = | 0 | 1 | 0 | OK
# |0001 | 0111 | = | 0 | 0 | 1 | OK
# |1010 | 1101 | = | 0 | 0 | 1 | OK
# |1001 | 0101 | = | 0 | 1 | 0 | OK
# |0001 | 1001 | = | 0 | 0 | 1 | OK
# |0111 | 0101 | = | 0 | 1 | 0 | OK
# |1010 | 1011 | = | 0 | 0 | 1 | OK
# |1110 | 0110 | = | 0 | 1 | 0 | OK
# |0111 | 1001 | = | 0 | 0 | 1 | OK
# Testes finalizados
# Total de testes: 10
# Total de erros: 0
# ** Note: $stop    : C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv(66)
#    Time: 220 ns  Iteration: 0  Instance: /Comparador_4_bits_tb
# Break in Module Comparador_4_bits_tb at C:/Users/Pedro_vrtm/Desktop/Comparador 4 bits/Testbenches/Comparador_4_bits_tb.sv line 66
# End time: 11:08:53 on Oct 17,2023, Elapsed time: 0:08:44
# Errors: 0, Warnings: 0
