{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397319830333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397319830336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 21:53:50 2014 " "Processing started: Sat Apr 12 21:53:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397319830336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397319830336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397319830337 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397319830954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErrorCalculation-main " "Found design unit 1: ErrorCalculation-main" {  } { { "../ErrorCalculation/ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832373 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErrorCalculation " "Found entity 1: ErrorCalculation" {  } { { "../ErrorCalculation/ErrorCalculation.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ErrorCalculation/ErrorCalculation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397319832373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRANSMIT-main " "Found design unit 1: TRANSMIT-main" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832378 ""} { "Info" "ISGN_ENTITY_NAME" "1 TRANSMIT " "Found entity 1: TRANSMIT" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397319832378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-main " "Found design unit 1: UART-main" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832391 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397319832391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-main " "Found design unit 1: ADC-main" {  } { { "../ADC/ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832409 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "../ADC/ADC.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/ADC/ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397319832409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Lookup-main " "Found design unit 1: D_Lookup-main" {  } { { "../Tracking/Lookup.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832414 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Lookup " "Found entity 1: D_Lookup" {  } { { "../Tracking/Lookup.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397319832414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tracking-main " "Found design unit 1: Tracking-main" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tracking " "Found entity 1: Tracking" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397319832416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-main " "Found design unit 1: Controller-main" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397319832419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397319832419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397319832594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RUN Controller.vhd(26) " "Verilog HDL or VHDL warning at Controller.vhd(26): object \"RUN\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397319832617 "|Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACT_2T Controller.vhd(32) " "Verilog HDL or VHDL warning at Controller.vhd(32): object \"ACT_2T\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397319832617 "|Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOSEST_X Controller.vhd(33) " "Verilog HDL or VHDL warning at Controller.vhd(33): object \"CLOSEST_X\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397319832617 "|Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOSEST_Y Controller.vhd(34) " "Verilog HDL or VHDL warning at Controller.vhd(34): object \"CLOSEST_Y\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1397319832618 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FOLLOWING Controller.vhd(35) " "VHDL Signal Declaration warning at Controller.vhd(35): used explicit default value for signal \"FOLLOWING\" because signal was never assigned a value" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1397319832618 "|Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tracking Tracking:POSITION " "Elaborating entity \"Tracking\" for hierarchy \"Tracking:POSITION\"" {  } { { "Controller.vhd" "POSITION" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397319832710 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FOLLOWING Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"FOLLOWING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397319832722 "|Controller|Tracking:POSITION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIN_X Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"FIN_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397319832722 "|Controller|Tracking:POSITION"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_x Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"c_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397319832722 "|Controller|Tracking:POSITION"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_x Tracking.vhd(94) " "VHDL Process Statement warning at Tracking.vhd(94): inferring latch(es) for signal or variable \"c_x\", which holds its previous value in one or more paths through the process" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397319832722 "|Controller|Tracking:POSITION"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_y Tracking.vhd(94) " "VHDL Process Statement warning at Tracking.vhd(94): inferring latch(es) for signal or variable \"c_y\", which holds its previous value in one or more paths through the process" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397319832722 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[0\] Tracking.vhd(94) " "Inferred latch for \"c_y\[0\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[1\] Tracking.vhd(94) " "Inferred latch for \"c_y\[1\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[2\] Tracking.vhd(94) " "Inferred latch for \"c_y\[2\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[3\] Tracking.vhd(94) " "Inferred latch for \"c_y\[3\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[4\] Tracking.vhd(94) " "Inferred latch for \"c_y\[4\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[5\] Tracking.vhd(94) " "Inferred latch for \"c_y\[5\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[6\] Tracking.vhd(94) " "Inferred latch for \"c_y\[6\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[7\] Tracking.vhd(94) " "Inferred latch for \"c_y\[7\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[8\] Tracking.vhd(94) " "Inferred latch for \"c_y\[8\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[9\] Tracking.vhd(94) " "Inferred latch for \"c_y\[9\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[10\] Tracking.vhd(94) " "Inferred latch for \"c_y\[10\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[11\] Tracking.vhd(94) " "Inferred latch for \"c_y\[11\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832723 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[12\] Tracking.vhd(94) " "Inferred latch for \"c_y\[12\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[13\] Tracking.vhd(94) " "Inferred latch for \"c_y\[13\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[0\] Tracking.vhd(94) " "Inferred latch for \"c_x\[0\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[1\] Tracking.vhd(94) " "Inferred latch for \"c_x\[1\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[2\] Tracking.vhd(94) " "Inferred latch for \"c_x\[2\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[3\] Tracking.vhd(94) " "Inferred latch for \"c_x\[3\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[4\] Tracking.vhd(94) " "Inferred latch for \"c_x\[4\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[5\] Tracking.vhd(94) " "Inferred latch for \"c_x\[5\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[6\] Tracking.vhd(94) " "Inferred latch for \"c_x\[6\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[7\] Tracking.vhd(94) " "Inferred latch for \"c_x\[7\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[8\] Tracking.vhd(94) " "Inferred latch for \"c_x\[8\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[9\] Tracking.vhd(94) " "Inferred latch for \"c_x\[9\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[10\] Tracking.vhd(94) " "Inferred latch for \"c_x\[10\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832724 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[11\] Tracking.vhd(94) " "Inferred latch for \"c_x\[11\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832725 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[12\] Tracking.vhd(94) " "Inferred latch for \"c_x\[12\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832725 "|Controller|Tracking:POSITION"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[13\] Tracking.vhd(94) " "Inferred latch for \"c_x\[13\]\" at Tracking.vhd(94)" {  } { { "../Tracking/Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832725 "|Controller|Tracking:POSITION"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Lookup Tracking:POSITION\|D_Lookup:Lookup " "Elaborating entity \"D_Lookup\" for hierarchy \"Tracking:POSITION\|D_Lookup:Lookup\"" {  } { { "../Tracking/Tracking.vhd" "Lookup" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397319832726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:TRANSMIT " "Elaborating entity \"UART\" for hierarchy \"UART:TRANSMIT\"" {  } { { "Controller.vhd" "TRANSMIT" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397319832730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRANSMIT UART:TRANSMIT\|TRANSMIT:transmitter " "Elaborating entity \"TRANSMIT\" for hierarchy \"UART:TRANSMIT\|TRANSMIT:transmitter\"" {  } { { "../UART/UART.vhd" "transmitter" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397319832732 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger TRANSMIT.vhd(22) " "VHDL Process Statement warning at TRANSMIT.vhd(22): inferring latch(es) for signal or variable \"trigger\", which holds its previous value in one or more paths through the process" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397319832733 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step TRANSMIT.vhd(37) " "VHDL Process Statement warning at TRANSMIT.vhd(37): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397319832733 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger TRANSMIT.vhd(37) " "VHDL Process Statement warning at TRANSMIT.vhd(37): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397319832733 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA TRANSMIT.vhd(38) " "VHDL Process Statement warning at TRANSMIT.vhd(38): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397319832733 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch TRANSMIT.vhd(31) " "VHDL Process Statement warning at TRANSMIT.vhd(31): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[0\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[1\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[2\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[3\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[4\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[5\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[6\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] TRANSMIT.vhd(31) " "Inferred latch for \"latch\[7\]\" at TRANSMIT.vhd(31)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger TRANSMIT.vhd(22) " "Inferred latch for \"trigger\" at TRANSMIT.vhd(22)" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397319832734 "|Controller|UART:TRANSMIT|TRANSMIT:transmitter"}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 11 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1397319833869 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[0\] " "No output dependent on input pin \"SHARP\[0\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397319834466 "|Controller|SHARP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[1\] " "No output dependent on input pin \"SHARP\[1\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397319834466 "|Controller|SHARP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[2\] " "No output dependent on input pin \"SHARP\[2\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397319834466 "|Controller|SHARP[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[3\] " "No output dependent on input pin \"SHARP\[3\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397319834466 "|Controller|SHARP[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[4\] " "No output dependent on input pin \"SHARP\[4\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397319834466 "|Controller|SHARP[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[5\] " "No output dependent on input pin \"SHARP\[5\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397319834466 "|Controller|SHARP[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[6\] " "No output dependent on input pin \"SHARP\[6\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397319834466 "|Controller|SHARP[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHARP\[7\] " "No output dependent on input pin \"SHARP\[7\]\"" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1397319834466 "|Controller|SHARP[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1397319834466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397319834468 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397319834468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397319834468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397319834468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397319835662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 21:53:55 2014 " "Processing ended: Sat Apr 12 21:53:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397319835662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397319835662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397319835662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397319835662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397319841136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397319841138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 21:53:58 2014 " "Processing started: Sat Apr 12 21:53:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397319841138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1397319841138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1397319841138 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1397319841217 ""}
{ "Info" "0" "" "Project  = Controller" {  } {  } 0 0 "Project  = Controller" 0 0 "Fitter" 0 0 1397319841234 ""}
{ "Info" "0" "" "Revision = Controller" {  } {  } 0 0 "Revision = Controller" 0 0 "Fitter" 0 0 1397319841235 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1397319841341 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Controller 5M240ZM68C4 " "Automatically selected device 5M240ZM68C4 for design Controller" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1397319841593 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1397319841593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1397319842128 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1397319842224 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM68C4 " "Device 5M80ZM68C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397319842695 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZM68C4 " "Device 5M160ZM68C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1397319842695 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1397319842695 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX " "Pin TX not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { TX } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 445 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[0\] " "Pin SHARP\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[0] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 407 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[1\] " "Pin SHARP\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[1] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 408 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[2\] " "Pin SHARP\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[2] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 409 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[3\] " "Pin SHARP\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[3] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 410 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[4\] " "Pin SHARP\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[4] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 411 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[5\] " "Pin SHARP\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[5] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 412 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[6\] " "Pin SHARP\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[6] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 413 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHARP\[7\] " "Pin SHARP\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { SHARP[7] } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SHARP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { RST } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 13 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 442 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { CLK } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 12 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENC_L " "Pin ENC_L not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ENC_L } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 14 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENC_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENC_R " "Pin ENC_R not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { ENC_R } } } { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENC_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1397319842790 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1397319842790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1397319843165 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Controller.sdc " "Synopsys Design Constraints File file not found: 'Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1397319843176 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1397319843185 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1397319843198 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1397319843198 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397319843198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397319843198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397319843198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          RST " "   1.000          RST" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397319843198 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 UART:TRANSMIT\|tx_clk_tick " "   1.000 UART:TRANSMIT\|tx_clk_tick" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1397319843198 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1397319843198 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397319843217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1397319843218 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1397319843226 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN E1 " "Automatically promoted signal \"CLK\" to use Global clock in PIN E1" {  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1397319843256 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "UART:TRANSMIT\|TRANSMIT:transmitter\|ready~0 Global clock " "Automatically promoted signal \"UART:TRANSMIT\|TRANSMIT:transmitter\|ready~0\" to use Global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 33 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1397319843256 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "UART:TRANSMIT\|tx_clk_tick Global clock " "Automatically promoted signal \"UART:TRANSMIT\|tx_clk_tick\" to use Global clock" {  } { { "../UART/UART.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/UART.vhd" 31 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1397319843257 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RST Global clock in PIN E2 " "Automatically promoted some destinations of signal \"RST\" to use Global clock in PIN E2" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UART:TRANSMIT\|TRANSMIT:transmitter\|TX~4 " "Destination \"UART:TRANSMIT\|TRANSMIT:transmitter\|TX~4\" may be non-global or may not use global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1397319843257 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "UART:TRANSMIT\|TRANSMIT:transmitter\|ready~0 " "Destination \"UART:TRANSMIT\|TRANSMIT:transmitter\|ready~0\" may be non-global or may not use global clock" {  } { { "../UART/TRANSMIT.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/UART/TRANSMIT.vhd" 33 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1397319843257 ""}  } { { "Controller.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Controller/Controller.vhd" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1397319843257 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1397319843257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1397319843283 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1397319843311 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1397319843369 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1397319843371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1397319843371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1397319843371 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 10 1 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 10 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1397319843373 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1397319843373 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1397319843373 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 23 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1397319843374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 27 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1397319843374 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1397319843374 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1397319843374 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397319843488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1397319844013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397319844331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1397319844370 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1397319845503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397319845504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1397319845583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/Controller/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1397319845926 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1397319845926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397319846651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1397319846651 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1397319846651 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1397319846668 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1397319846678 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1397319846706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/singularity/GIT/2D-Mapping-VHDL/Controller/output_files/Controller.fit.smsg " "Generated suppressed messages file /home/singularity/GIT/2D-Mapping-VHDL/Controller/output_files/Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1397319846894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397319846923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 21:54:06 2014 " "Processing ended: Sat Apr 12 21:54:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397319846923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397319846923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397319846923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1397319846923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1397319853163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397319853165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 21:54:12 2014 " "Processing started: Sat Apr 12 21:54:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397319853165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1397319853165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1397319853166 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1397319853587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1397319853602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397319854029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 21:54:14 2014 " "Processing ended: Sat Apr 12 21:54:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397319854029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397319854029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397319854029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1397319854029 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1397319854205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1397319857698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397319857699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 21:54:17 2014 " "Processing started: Sat Apr 12 21:54:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397319857699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397319857699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Controller -c Controller " "Command: quartus_sta Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397319857700 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1397319857764 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397319857975 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1397319858155 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1397319858785 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1397319858833 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Controller.sdc " "Synopsys Design Constraints File file not found: 'Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1397319858847 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1397319858848 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:TRANSMIT\|tx_clk_tick UART:TRANSMIT\|tx_clk_tick " "create_clock -period 1.000 -name UART:TRANSMIT\|tx_clk_tick UART:TRANSMIT\|tx_clk_tick" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858852 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST RST " "create_clock -period 1.000 -name RST RST" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858852 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858852 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1397319858857 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1397319858870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.845 " "Worst-case setup slack is -31.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.845           -1207.156 CLK  " "  -31.845           -1207.156 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.647             -27.324 UART:TRANSMIT\|tx_clk_tick  " "   -9.647             -27.324 UART:TRANSMIT\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 RST  " "    1.278               0.000 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397319858871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.794 " "Worst-case hold slack is -3.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.794             -25.674 RST  " "   -3.794             -25.674 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 UART:TRANSMIT\|tx_clk_tick  " "    1.275               0.000 UART:TRANSMIT\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.993               0.000 CLK  " "    1.993               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397319858874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.682 " "Worst-case recovery slack is -9.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.682             -53.526 UART:TRANSMIT\|tx_clk_tick  " "   -9.682             -53.526 UART:TRANSMIT\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631             -34.074 CLK  " "   -0.631             -34.074 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397319858875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.745 " "Worst-case removal slack is 0.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 UART:TRANSMIT\|tx_clk_tick  " "    0.745               0.000 UART:TRANSMIT\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 CLK  " "    0.797               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397319858877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 RST  " "   -2.289              -2.289 RST " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 UART:TRANSMIT\|tx_clk_tick  " "    0.247               0.000 UART:TRANSMIT\|tx_clk_tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1397319858878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1397319858878 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1397319859014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397319859027 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1397319859028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397319859072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 21:54:19 2014 " "Processing ended: Sat Apr 12 21:54:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397319859072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397319859072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397319859072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397319859072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397319864275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397319864277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 21:54:24 2014 " "Processing started: Sat Apr 12 21:54:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397319864277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397319864277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397319864278 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Controller.vho Controller_vhd.sdo /home/singularity/GIT/2D-Mapping-VHDL/Controller/simulation/modelsim/ simulation " "Generated files \"Controller.vho\" and \"Controller_vhd.sdo\" in directory \"/home/singularity/GIT/2D-Mapping-VHDL/Controller/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1397319864911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "826 " "Peak virtual memory: 826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397319864959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 21:54:24 2014 " "Processing ended: Sat Apr 12 21:54:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397319864959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397319864959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397319864959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397319864959 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397319865597 ""}
