{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1632426340441 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1632426340566 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 8 " "Parallel compilation is enabled for 16 processors, but there are only 8 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1632426340566 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CoCo_HDMI 10CL016YU484C8G " "Selected device 10CL016YU484C8G for design \"CoCo_HDMI\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632426340644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632426340910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632426340910 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632426341175 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[1\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632426341175 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632426341175 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632426341175 ""}  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1632426341175 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|wire_pll1_clk\[0\] 1 56 0 0 " "Implementing clock multiplication of 1, clock division of 56, and phase shift of 0 degrees (0 ps) for PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_cpu_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_cpu_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632426341175 ""}  } { { "db/pll_cpu_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_cpu_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1632426341175 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1632426341613 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632426341660 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YU484C8G " "Device 10CL040YU484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632426342410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YU484C8G " "Device 10CL055YU484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632426342410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YU484C8G " "Device 10CL080YU484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632426342410 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632426342410 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 5102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632426342519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 5104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632426342519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 5106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632426342519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 5108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632426342519 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 5110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632426342519 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632426342519 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632426342550 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1632426342785 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TMDS\[0\] TMDS\[0\](n) " "Pin \"TMDS\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TMDS\[0\](n)\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TMDS[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMDS\[0\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5112 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TMDS[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1632426344238 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TMDS\[1\] TMDS\[1\](n) " "Pin \"TMDS\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TMDS\[1\](n)\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TMDS[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMDS\[1\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5116 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TMDS[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1632426344238 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TMDS\[2\] TMDS\[2\](n) " "Pin \"TMDS\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TMDS\[2\](n)\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TMDS[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMDS\[2\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5120 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TMDS[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1632426344238 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "TMDS_clk TMDS_clk(n) " "Pin \"TMDS_clk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"TMDS_clk(n)\"" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TMDS_clk } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMDS_clk" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5124 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { TMDS_clk(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1632426344238 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1632426344238 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 " "The parameters of the PLL PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 and the PLL PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 and PLL PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 9 " "The value of the parameter \"M\" for the PLL atom PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 and PLL PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 13842 " "The value of the parameter \"Min Lock Period\" for the PLL atom PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 is 13842" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 and PLL PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 29997 " "The value of the parameter \"Max Lock Period\" for the PLL atom PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 is 29997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1632426344503 ""}  } { { "db/pll_cpu_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1515 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1632426344503 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1 0 Pin_G1 " "PLL \"PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G1\"" {  } { { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 53 0 0 } } { "db/pll_cpu_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1632426344581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node PLL_CPU:PLL0\|altpll:altpll_component\|PLL_CPU_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632426344628 ""}  } { { "db/pll_cpu_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_cpu_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632426344628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632426344628 ""}  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632426344628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632426344628 ""}  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632426344628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632426344628 ""}  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632426344628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632426344628 ""}  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 1515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632426344628 ""}
{ "Info" "ISTA_SDC_FOUND" "CoCo.sdc " "Reading SDC File: 'CoCo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1632426345628 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632426345660 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632426345660 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632426345660 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632426345660 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -duty_cycle 50.00 -name \{PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 56 -duty_cycle 50.00 -name \{PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1632426345660 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1632426345660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1632426345660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1632426345738 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1632426345769 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632426345769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632426345769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632426345769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1120.000 PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1120.000 PLL0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632426345769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632426345769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   4.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632426345769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632426345769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  20.000 PLL1\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632426345769 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1632426345769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632426345910 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632426345910 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632426345910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632426345941 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632426345956 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632426345972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632426345972 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632426345972 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632426346331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1632426346347 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632426346347 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1 clk\[3\] SDRAM_CLK~output " "PLL \"PLL_GFX:PLL1\|altpll:altpll_component\|PLL_GFX_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_gfx_altpll.v" "" { Text "E:/TRS80_CoCo_HDMI/db/pll_gfx_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_GFX.v" "" { Text "E:/TRS80_CoCo_HDMI/PLL_GFX.v" 102 0 0 } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 54 0 0 } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1632426346535 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1632426346816 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1632426349019 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632426349113 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1632426349222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632426351863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632426353144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632426353285 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632426377378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632426377378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632426379381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1632426386022 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632426386022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632426399243 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.82 " "Total time spent on timing analysis during the Fitter is 5.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1632426399758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632426399821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632426400899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632426400914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632426402430 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632426405633 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "16 Cyclone 10 LP " "16 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVCMOS AB9 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVCMOS at AB9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVCMOS AA9 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVCMOS at AA9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVCMOS AB8 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVCMOS at AB8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVCMOS AA8 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVCMOS at AA8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVCMOS AB7 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVCMOS at AB7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVCMOS AA7 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVCMOS at AA7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVCMOS AB5 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVCMOS at AB5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVCMOS AA5 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVCMOS at AA5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVCMOS W10 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVCMOS at W10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVCMOS Y10 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVCMOS at Y10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVCMOS V11 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVCMOS at V11" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVCMOS G1 " "Pin Clk uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { Clk } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3-V LVCMOS P3 " "Pin RST uses I/O standard 3.3-V LVCMOS at P3" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { RST } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk_d 3.3-V LVCMOS D2 " "Pin ps2_clk_d uses I/O standard 3.3-V LVCMOS at D2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ps2_clk_d } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_d" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "debug 3.3-V LVCMOS P4 " "Pin debug uses I/O standard 3.3-V LVCMOS at P4" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { debug } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data_d 3.3-V LVCMOS F1 " "Pin ps2_data_d uses I/O standard 3.3-V LVCMOS at F1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ps2_data_d } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_d" } } } } { "CoCo_HDMI.sv" "" { Text "E:/TRS80_CoCo_HDMI/CoCo_HDMI.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/TRS80_CoCo_HDMI/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632426407180 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1632426407180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TRS80_CoCo_HDMI/output_files/CoCo_HDMI.fit.smsg " "Generated suppressed messages file E:/TRS80_CoCo_HDMI/output_files/CoCo_HDMI.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632426407727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2336 " "Peak virtual memory: 2336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632426410305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 13:46:50 2021 " "Processing ended: Thu Sep 23 13:46:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632426410305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632426410305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632426410305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632426410305 ""}
