//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_256x22m2s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/12, 18:15:25" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_7_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8 ;
        bit_from : 7 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_21_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 22 ;
        bit_from : 21 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_256x22m2s ) {
    memory () {
        type : ram ;
        address_width : 8 ;
        word_width : 22 ;
    }
    functional_peak_current : 29333.200000;
    area : 1532.316240 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001705 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3472372, 0.3472477, 0.3472582, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3472372, 0.3472477, 0.3472582, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3125135, 0.3125229, 0.3125324, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3125135, 0.3125229, 0.3125324, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.023882" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.026463" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001705 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3472372, 0.3472477, 0.3472582, 0.6781250, 1.3656250" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3472372, 0.3472477, 0.3472582, 0.6781250, 1.3656250" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.3125135, 0.3125229, 0.3125324, 0.6103125, 1.2290630" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.3125135, 0.3125229, 0.3125324, 0.6103125, 1.2290630" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.023882" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.026463" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_21_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[21:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0070780, 0.0070780, 0.0070780, 0.0070780, 0.0070780" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0070780, 0.0070780, 0.0070780, 0.0070780, 0.0070780" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.1931315, 0.2031880, 0.2134902, 0.2341881, 0.2756194",\
              "0.1973625, 0.2074190, 0.2177212, 0.2384191, 0.2798504",\
              "0.1994598, 0.2095163, 0.2198185, 0.2405164, 0.2819477",\
              "0.2005429, 0.2105994, 0.2209016, 0.2415995, 0.2830308",\
              "0.1971675, 0.2072240, 0.2175262, 0.2382241, 0.2796554"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.1931315, 0.2031880, 0.2134902, 0.2341881, 0.2756194",\
              "0.1973625, 0.2074190, 0.2177212, 0.2384191, 0.2798504",\
              "0.1994598, 0.2095163, 0.2198185, 0.2405164, 0.2819477",\
              "0.2005429, 0.2105994, 0.2209016, 0.2415995, 0.2830308",\
              "0.1971675, 0.2072240, 0.2175262, 0.2382241, 0.2796554"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790",\
              "0.0067360, 0.0252960, 0.0484280, 0.0956520, 0.1890790"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.2307569, 0.2413021, 0.2529119, 0.2760161, 0.3223243",\
              "0.2360689, 0.2466140, 0.2582239, 0.2813281, 0.3276362",\
              "0.2386582, 0.2492033, 0.2608132, 0.2839174, 0.3302255",\
              "0.2397922, 0.2503373, 0.2619472, 0.2850514, 0.3313595",\
              "0.2398027, 0.2503478, 0.2619577, 0.2850619, 0.3313700"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.2307569, 0.2413021, 0.2529119, 0.2760161, 0.3223243",\
              "0.2360689, 0.2466140, 0.2582239, 0.2813281, 0.3276362",\
              "0.2386582, 0.2492033, 0.2608132, 0.2839174, 0.3302255",\
              "0.2397922, 0.2503373, 0.2619472, 0.2850514, 0.3313595",\
              "0.2398027, 0.2503478, 0.2619577, 0.2850619, 0.3313700"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720",\
              "0.0071680, 0.0288040, 0.0561450, 0.1118920, 0.2225720"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.031742 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0437865, 0.0595935, 0.0774785, 0.1102185, 0.1705195" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0437865, 0.0595935, 0.0774785, 0.1102185, 0.1705195" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0437865, 0.0595935, 0.0774785, 0.1102185, 0.1705195" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0437865, 0.0595935, 0.0774785, 0.1102185, 0.1705195" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0709692, 0.0760564, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1211400, 0.1278033, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.3472372, 0.3472477, 0.3472582, 0.6781250, 1.3656250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.3472372, 0.3472477, 0.3472582, 0.6781250, 1.3656250" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.249430" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.104887" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "2.220760" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106713" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "1.919060" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106695" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "2.069910" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.106704" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.062478" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001911 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.033890" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.036795" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0913210, 0.0969505, 0.1021734, 0.1089885, 0.1208393",\
              "0.0913615, 0.0969911, 0.1022139, 0.1090291, 0.1208799",\
              "0.0911296, 0.0967591, 0.1019820, 0.1087971, 0.1206479",\
              "0.0908270, 0.0964565, 0.1016794, 0.1084945, 0.1203453",\
              "0.0905732, 0.0962027, 0.1014256, 0.1082407, 0.1200915"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0913210, 0.0969505, 0.1021734, 0.1089885, 0.1208393",\
              "0.0913615, 0.0969911, 0.1022139, 0.1090291, 0.1208799",\
              "0.0911296, 0.0967591, 0.1019820, 0.1087971, 0.1206479",\
              "0.0908270, 0.0964565, 0.1016794, 0.1084945, 0.1203453",\
              "0.0905732, 0.0962027, 0.1014256, 0.1082407, 0.1200915"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0581977, 0.0541377, 0.0508847, 0.0474547, 0.0430917",\
              "0.0643337, 0.0602737, 0.0570207, 0.0535907, 0.0492277",\
              "0.0688447, 0.0647847, 0.0615317, 0.0581017, 0.0537387",\
              "0.0746697, 0.0706097, 0.0673567, 0.0639267, 0.0595637",\
              "0.0805247, 0.0764647, 0.0732117, 0.0697817, 0.0654187"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0581977, 0.0541377, 0.0508847, 0.0474547, 0.0430917",\
              "0.0643337, 0.0602737, 0.0570207, 0.0535907, 0.0492277",\
              "0.0688447, 0.0647847, 0.0615317, 0.0581017, 0.0537387",\
              "0.0746697, 0.0706097, 0.0673567, 0.0639267, 0.0595637",\
              "0.0805247, 0.0764647, 0.0732117, 0.0697817, 0.0654187"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001707 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.023882" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.026463" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0771962, 0.0840404, 0.0910157, 0.1018723, 0.1177666",\
              "0.0772118, 0.0840560, 0.0910313, 0.1018879, 0.1177822",\
              "0.0770475, 0.0838917, 0.0908670, 0.1017235, 0.1176179",\
              "0.0764599, 0.0833041, 0.0902794, 0.1011359, 0.1170303",\
              "0.0756705, 0.0825147, 0.0894900, 0.1003466, 0.1162409"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0771962, 0.0840404, 0.0910157, 0.1018723, 0.1177666",\
              "0.0772118, 0.0840560, 0.0910313, 0.1018879, 0.1177822",\
              "0.0770475, 0.0838917, 0.0908670, 0.1017235, 0.1176179",\
              "0.0764599, 0.0833041, 0.0902794, 0.1011359, 0.1170303",\
              "0.0756705, 0.0825147, 0.0894900, 0.1003466, 0.1162409"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0623081, 0.0583701, 0.0561571, 0.0530191, 0.0508011",\
              "0.0690621, 0.0651241, 0.0629111, 0.0597731, 0.0575551",\
              "0.0725551, 0.0686171, 0.0664041, 0.0632661, 0.0610481",\
              "0.0759671, 0.0720291, 0.0698161, 0.0666781, 0.0644601",\
              "0.0753201, 0.0713821, 0.0691691, 0.0660311, 0.0638131"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0623081, 0.0583701, 0.0561571, 0.0530191, 0.0508011",\
              "0.0690621, 0.0651241, 0.0629111, 0.0597731, 0.0575551",\
              "0.0725551, 0.0686171, 0.0664041, 0.0632661, 0.0610481",\
              "0.0759671, 0.0720291, 0.0698161, 0.0666781, 0.0644601",\
              "0.0753201, 0.0713821, 0.0691691, 0.0660311, 0.0638131"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_7_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001705 ;
        pin (A[7:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010840" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011146" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0679475, 0.0729332, 0.0767511, 0.0844325, 0.0999420",\
              "0.0679662, 0.0729520, 0.0767698, 0.0844512, 0.0999608",\
              "0.0678185, 0.0728043, 0.0766221, 0.0843036, 0.0998131",\
              "0.0672195, 0.0722052, 0.0760231, 0.0837045, 0.0992140",\
              "0.0664353, 0.0714211, 0.0752389, 0.0829204, 0.0984299"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0679475, 0.0729332, 0.0767511, 0.0844325, 0.0999420",\
              "0.0679662, 0.0729520, 0.0767698, 0.0844512, 0.0999608",\
              "0.0678185, 0.0728043, 0.0766221, 0.0843036, 0.0998131",\
              "0.0672195, 0.0722052, 0.0760231, 0.0837045, 0.0992140",\
              "0.0664353, 0.0714211, 0.0752389, 0.0829204, 0.0984299"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0714837, 0.0681147, 0.0660737, 0.0628037, 0.0600827",\
              "0.0777227, 0.0743537, 0.0723127, 0.0690427, 0.0663217",\
              "0.0817777, 0.0784087, 0.0763677, 0.0730977, 0.0703767",\
              "0.0851817, 0.0818127, 0.0797717, 0.0765017, 0.0737807",\
              "0.0848707, 0.0815017, 0.0794607, 0.0761907, 0.0734697"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0714837, 0.0681147, 0.0660737, 0.0628037, 0.0600827",\
              "0.0777227, 0.0743537, 0.0723127, 0.0690427, 0.0663217",\
              "0.0817777, 0.0784087, 0.0763677, 0.0730977, 0.0703767",\
              "0.0851817, 0.0818127, 0.0797717, 0.0765017, 0.0737807",\
              "0.0848707, 0.0815017, 0.0794607, 0.0761907, 0.0734697"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_21_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001163 ;
        pin ( BWEB[21:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004869" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005313" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0475352, 0.0541818, 0.0609408, 0.0702311, 0.0860817",\
              "0.0428625, 0.0495091, 0.0562681, 0.0655584, 0.0814090",\
              "0.0415115, 0.0481581, 0.0549171, 0.0642074, 0.0800581",\
              "0.0457994, 0.0524461, 0.0592050, 0.0684953, 0.0843460",\
              "0.0672838, 0.0739304, 0.0806894, 0.0899797, 0.1058303"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0475352, 0.0541818, 0.0609408, 0.0702311, 0.0860817",\
              "0.0428625, 0.0495091, 0.0562681, 0.0655584, 0.0814090",\
              "0.0415115, 0.0481581, 0.0549171, 0.0642074, 0.0800581",\
              "0.0457994, 0.0524461, 0.0592050, 0.0684953, 0.0843460",\
              "0.0672838, 0.0739304, 0.0806894, 0.0899797, 0.1058303"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0708032, 0.0767282, 0.0868442, 0.1077292, 0.1554932",\
              "0.0871732, 0.0930982, 0.1032142, 0.1240992, 0.1718632",\
              "0.1037862, 0.1097112, 0.1198272, 0.1407122, 0.1884762",\
              "0.1292682, 0.1351932, 0.1453092, 0.1661942, 0.2139582",\
              "0.1656322, 0.1715572, 0.1816732, 0.2025582, 0.2503222"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0708032, 0.0767282, 0.0868442, 0.1077292, 0.1554932",\
              "0.0871732, 0.0930982, 0.1032142, 0.1240992, 0.1718632",\
              "0.1037862, 0.1097112, 0.1198272, 0.1407122, 0.1884762",\
              "0.1292682, 0.1351932, 0.1453092, 0.1661942, 0.2139582",\
              "0.1656322, 0.1715572, 0.1816732, 0.2025582, 0.2503222"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_21_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001077 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[21:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.005249" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005942" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0475352, 0.0541818, 0.0609408, 0.0702311, 0.0860817",\
              "0.0428625, 0.0495091, 0.0562681, 0.0655584, 0.0814090",\
              "0.0415115, 0.0481581, 0.0549171, 0.0642074, 0.0800581",\
              "0.0457994, 0.0524461, 0.0592050, 0.0684953, 0.0843460",\
              "0.0672838, 0.0739304, 0.0806894, 0.0899797, 0.1058303"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0475352, 0.0541818, 0.0609408, 0.0702311, 0.0860817",\
              "0.0428625, 0.0495091, 0.0562681, 0.0655584, 0.0814090",\
              "0.0415115, 0.0481581, 0.0549171, 0.0642074, 0.0800581",\
              "0.0457994, 0.0524461, 0.0592050, 0.0684953, 0.0843460",\
              "0.0672838, 0.0739304, 0.0806894, 0.0899797, 0.1058303"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0706151, 0.0765401, 0.0866561, 0.1075411, 0.1553051",\
              "0.0869851, 0.0929101, 0.1030261, 0.1239111, 0.1716751",\
              "0.1035981, 0.1095231, 0.1196391, 0.1405241, 0.1882881",\
              "0.1290801, 0.1350051, 0.1451211, 0.1660061, 0.2137701",\
              "0.1654441, 0.1713691, 0.1814851, 0.2023701, 0.2501341"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0706151, 0.0765401, 0.0866561, 0.1075411, 0.1553051",\
              "0.0869851, 0.0929101, 0.1030261, 0.1239111, 0.1716751",\
              "0.1035981, 0.1095231, 0.1196391, 0.1405241, 0.1882881",\
              "0.1290801, 0.1350051, 0.1451211, 0.1660061, 0.2137701",\
              "0.1654441, 0.1713691, 0.1814851, 0.2023701, 0.2501341"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 3.236490 ;
    }
}
}
