head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.2
	binutils-2_24-branchpoint:1.2
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.8
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.6
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.4
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.2
	binutils-2_21-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2013.04.10.13.20.04;	author jbeulich;	state Exp;
branches;
next	1.1;

1.1
date	2010.08.25.05.25.09;	author jiez;	state Exp;
branches;
next	;


desc
@@


1.2
log
@gas/
2013-04-10  Jan Beulich <jbeulich@@suse.com>

	* gas/config/tc-arm.c (encode_arm_addr_mode_3): Only reject base
	register being PC when is_t or writeback, and use distinct
	diagnostic for the latter case.

gas/testsuite/
2013-04-10  Jan Beulich <jbeulich@@suse.com>

	* gas/testsuite/gas/arm/ldst-pc.s: Add index, non-writeback
	forms of various loads and stores with PC as base.
	* gas/testsuite/gas/arm/ldst-pc.d: Update accordingly.
@
text
@#objdump: -dr --prefix-addresses --show-raw-insn
#name: ARM load/store with pc base register
#as: -mno-warn-deprecated

# Test the standard ARM instructions:

.*: +file format .*arm.*

Disassembly of section .text:
(0[0-9a-f]+) <[^>]+> e51f1008 	ldr	r1, \[pc, #-8\]	; \1 <[^>]*>
0[0-9a-f]+ <[^>]+> e79f1002 	ldr	r1, \[pc, r2\]
0[0-9a-f]+ <[^>]+> e7df1002 	ldrb	r1, \[pc, r2\]
0[0-9a-f]+ <[^>]+> e18f00d2 	ldrd	r0, \[pc, r2\]
0[0-9a-f]+ <[^>]+> e19f10b2 	ldrh	r1, \[pc, r2\]
0[0-9a-f]+ <[^>]+> e19f10d2 	ldrsb	r1, \[pc, r2\]
0[0-9a-f]+ <[^>]+> e19f10f2 	ldrsh	r1, \[pc, r2\]
(0[0-9a-f]+) <[^>]+> f55ff008 	pld	\[pc, #-8\]	; \1 <[^>]*>
0[0-9a-f]+ <[^>]+> f7dff001 	pld	\[pc, r1\]
(0[0-9a-f]+) <[^>]+> f45ff008 	pli	\[pc, #-8\]	; \1 <[^>]*>
0[0-9a-f]+ <[^>]+> f6dff001 	pli	\[pc, r1\]
0[0-9a-f]+ <[^>]+> e58f1004 	str	r1, \[pc, #4\]	; 0+038 <[^>]*>
0[0-9a-f]+ <[^>]+> e78f1002 	str	r1, \[pc, r2\]
0[0-9a-f]+ <[^>]+> e7cf1002 	strb	r1, \[pc, r2\]
0[0-9a-f]+ <[^>]+> e18f00f2 	strd	r0, \[pc, r2\]
0[0-9a-f]+ <[^>]+> e18f10b2 	strh	r1, \[pc, r2\]
@


1.1
log
@	* config/tc-arm.c (encode_arm_addr_mode_2): Fix
	BAD_PC_ADDRESSING condition.

	testsuite/
	* gas/arm/ldst-pc.d: New test.
	* gas/arm/ldst-pc.s: New test.
	* gas/arm/sp-pc-validations-bad.s: `str r0,[pc,#4]' is valid.
	* gas/arm/sp-pc-validations-bad.l: Adjust accordingly.
@
text
@d10 16
a25 7
0+000 <[^>]*> e51f1008 	ldr	r1, \[pc, #-8\]	; 0+000 <[^>]*>
0+004 <[^>]*> e79f1002 	ldr	r1, \[pc, r2\]
0+008 <[^>]*> f55ff008 	pld	\[pc, #-8\]	; 0+008 <[^>]*>
0+00c <[^>]*> f7dff001 	pld	\[pc, r1\]
0+010 <[^>]*> f45ff008 	pli	\[pc, #-8\]	; 0+010 <[^>]*>
0+014 <[^>]*> f6dff001 	pli	\[pc, r1\]
0+018 <[^>]*> e58f1004 	str	r1, \[pc, #4\]	; 0+024 <[^>]*>
@

