Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 04:06:06 2024
| Host         : KratX running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 10 -file ./report/dut_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu250-figd2104-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                         Instance                                         |                                                Module                                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                                             |                                                                                                (top) |      44205 |      40976 |     866 | 2363 | 53332 |      9 |      1 |    2 |         98 |
|   bd_0_i                                                                                 |                                                                                                 bd_0 |      44205 |      40976 |     866 | 2363 | 53332 |      9 |      1 |    2 |         98 |
|     hls_inst                                                                             |                                                                                      bd_0_hls_inst_0 |      44205 |      40976 |     866 | 2363 | 53332 |      9 |      1 |    2 |         98 |
|       inst                                                                               |                                                                                  bd_0_hls_inst_0_dut |      44205 |      40976 |     866 | 2363 | 53332 |      9 |      1 |    2 |         98 |
|         (inst)                                                                           |                                                                                  bd_0_hls_inst_0_dut |         34 |         34 |       0 |    0 |   533 |      0 |      0 |    0 |          0 |
|         covMatrix_U                                                                      |                                                    bd_0_hls_inst_0_dut_standarisedData_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         dmul_64ns_64ns_64_8_max_dsp_1_U332                                               |                                                    bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1 |        163 |        148 |       0 |   15 |   388 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_8_max_dsp_1_U332)                                           |                                                    bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1 |          0 |          0 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|           dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                                         |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_3959 |        163 |        148 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|             inst                                                                         |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__8 |        163 |        148 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|               i_synth                                                                    |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7__8 |        163 |        148 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                 MULT.OP                                                                  |                                                                        bd_0_hls_inst_0_flt_mult_3960 |        163 |        148 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                                         |                                                                    bd_0_hls_inst_0_flt_mult_exp_3962 |        118 |        103 |       0 |   15 |    18 |      0 |      0 |    0 |          0 |
|                     (i_non_prim.EXP)                                                     |                                                                    bd_0_hls_inst_0_flt_mult_exp_3962 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     COND_DET_A                                                           |                                                  bd_0_hls_inst_0_special_detect__parameterized1_4002 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     COND_DET_B                                                           |                                                  bd_0_hls_inst_0_special_detect__parameterized1_4003 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_ADD.C_CHAIN                                                      |                                                    bd_0_hls_inst_0_carry_chain__parameterized17_4004 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_PRE_RND_DEL                                                      |                                                         bd_0_hls_inst_0_delay__parameterized100_4005 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                     FLOW_DEC_DEL                                                         |                                                           bd_0_hls_inst_0_delay__parameterized4_4006 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     IP_SIGN_DELAY                                                        |                                                          bd_0_hls_inst_0_delay__parameterized46_4009 |          1 |          0 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                     SIGN_UP_DELAY                                                        |                                                           bd_0_hls_inst_0_delay__parameterized4_4010 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     SIG_DELAY                                                            |                                                          bd_0_hls_inst_0_delay__parameterized99_4011 |          7 |          3 |       0 |    4 |     8 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                          bd_0_hls_inst_0_delay__parameterized45_4012 |         11 |          9 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     STATE_UP_DELAY                                                       |                                                         bd_0_hls_inst_0_delay__parameterized101_4013 |         49 |         49 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                                                        |                                                                        bd_0_hls_inst_0_fix_mult_3963 |         12 |         12 |       0 |    0 |    93 |      0 |      0 |    0 |          7 |
|                     DSP48E2_SPD_DBL_VARIANT.FIX_MULT                                     |                                                            bd_0_hls_inst_0_fix_mult_dsp48e2_dbl_3980 |         12 |         12 |       0 |    0 |    93 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                                          |                                                  bd_0_hls_inst_0_flt_dec_op_lat__parameterized0_3964 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                                                     |                                                                  bd_0_hls_inst_0_flt_mult_round_3965 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |    0 |          1 |
|                     LOGIC.R_AND_R                                                        |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized2_3966 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |    0 |          1 |
|         dmul_64ns_64ns_64_8_max_dsp_1_U333                                               |                                                  bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_0 |        164 |        149 |       0 |   15 |   324 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_8_max_dsp_1_U333)                                           |                                                  bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_0 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                                         |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_3891 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|             inst                                                                         |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|               i_synth                                                                    |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                 MULT.OP                                                                  |                                                                        bd_0_hls_inst_0_flt_mult_3892 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                   i_non_prim.EXP                                                         |                                                                    bd_0_hls_inst_0_flt_mult_exp_3894 |        119 |        104 |       0 |   15 |    18 |      0 |      0 |    0 |          0 |
|                     (i_non_prim.EXP)                                                     |                                                                    bd_0_hls_inst_0_flt_mult_exp_3894 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     COND_DET_A                                                           |                                                  bd_0_hls_inst_0_special_detect__parameterized1_3934 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     COND_DET_B                                                           |                                                  bd_0_hls_inst_0_special_detect__parameterized1_3935 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_ADD.C_CHAIN                                                      |                                                    bd_0_hls_inst_0_carry_chain__parameterized17_3936 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_PRE_RND_DEL                                                      |                                                         bd_0_hls_inst_0_delay__parameterized100_3937 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                     FLOW_DEC_DEL                                                         |                                                           bd_0_hls_inst_0_delay__parameterized4_3938 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     IP_SIGN_DELAY                                                        |                                                          bd_0_hls_inst_0_delay__parameterized46_3941 |          1 |          0 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                     SIGN_UP_DELAY                                                        |                                                           bd_0_hls_inst_0_delay__parameterized4_3942 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     SIG_DELAY                                                            |                                                          bd_0_hls_inst_0_delay__parameterized99_3943 |          7 |          3 |       0 |    4 |     8 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                          bd_0_hls_inst_0_delay__parameterized45_3944 |         11 |          9 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     STATE_UP_DELAY                                                       |                                                         bd_0_hls_inst_0_delay__parameterized101_3945 |         49 |         49 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   i_non_prim.MULT                                                        |                                                                        bd_0_hls_inst_0_fix_mult_3895 |         12 |         12 |       0 |    0 |    93 |      0 |      0 |    0 |          7 |
|                     DSP48E2_SPD_DBL_VARIANT.FIX_MULT                                     |                                                            bd_0_hls_inst_0_fix_mult_dsp48e2_dbl_3912 |         12 |         12 |       0 |    0 |    93 |      0 |      0 |    0 |          7 |
|                   i_non_prim.OP                                                          |                                                  bd_0_hls_inst_0_flt_dec_op_lat__parameterized0_3896 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_non_prim.R_AND_R                                                     |                                                                  bd_0_hls_inst_0_flt_mult_round_3897 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |    0 |          1 |
|                     LOGIC.R_AND_R                                                        |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized2_3898 |         33 |         33 |       0 |    0 |    21 |      0 |      0 |    0 |          1 |
|         dsqrt_64ns_64ns_64_30_no_dsp_0_U328                                              |                                                   bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0 |       1713 |       1657 |       0 |   56 |  1718 |      0 |      0 |    0 |          0 |
|           (dsqrt_64ns_64ns_64_30_no_dsp_0_U328)                                          |                                                   bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                                        |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3630 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|             inst                                                                         |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__2 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|               i_synth                                                                    |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__2 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|                 SQRT_OP.SPD.OP                                                           |                                                                        bd_0_hls_inst_0_flt_sqrt_3631 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.EXP                                                        |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3633 |         48 |         34 |       0 |   14 |    27 |      0 |      0 |    0 |          0 |
|                     (i_mant_calc.EXP)                                                    |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3633 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_SIG_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized227_3883 |         21 |         10 |       0 |   11 |    22 |      0 |      0 |    0 |          0 |
|                     INV_OP_DEL                                                           |                                                          bd_0_hls_inst_0_delay__parameterized66_3884 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     SIGN_DET_DELAY                                                       |                                                          bd_0_hls_inst_0_delay__parameterized66_3885 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                         bd_0_hls_inst_0_delay__parameterized228_3886 |          9 |          7 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.MANT_SQRT                                                  |                                                                   bd_0_hls_inst_0_flt_sqrt_mant_3634 |       1659 |       1617 |       0 |   42 |  1563 |      0 |      0 |    0 |          0 |
|                     RT[0].ADDSUB                                                         |                                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub_3641 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[10].ADDSUB                                                        |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized9_3642 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[11].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized10_3643 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[11].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized143_3644 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[11].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized146_3645 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[12].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized11_3646 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[13].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized12_3647 |         17 |         17 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[13].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized35_3648 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[13].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized151_3649 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[14].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized13_3650 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[15].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized14_3651 |         19 |         19 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[15].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized153_3652 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[15].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized90_3653 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[16].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized15_3654 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[17].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized16_3655 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[17].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized157_3656 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[17].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized160_3657 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[18].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized17_3658 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[19].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized18_3659 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[19].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized90_3660 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[19].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized157_3661 |          0 |          0 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[1].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized0_3662 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[1].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized116_3663 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[1].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized119_3664 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[20].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized19_3665 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[21].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized20_3666 |         25 |         25 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[21].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized146_3667 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[21].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized171_3668 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[22].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized21_3669 |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[23].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized22_3670 |         27 |         27 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[23].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized134_3671 |          3 |          1 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     RT[23].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized153_3672 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[24].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized23_3673 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[25].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized24_3674 |         29 |         29 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[25].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized124_3675 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     RT[25].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized176_3676 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[26].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized25_3677 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[27].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized26_3678 |         29 |         29 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[27].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized35_3679 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[28].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized27_3680 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[29].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized28_3681 |         31 |         31 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[29].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized182_3682 |          0 |          0 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[2].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized1_3683 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[30].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized29_3684 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[31].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized30_3685 |         33 |         33 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[31].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized143_3686 |          0 |          0 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[32].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized31_3687 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[33].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized32_3688 |         35 |         35 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[33].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized189_3689 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[34].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized33_3690 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[35].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized34_3691 |         37 |         37 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[35].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized138_3692 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[36].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized35_3693 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[37].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized36_3694 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[37].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized197_3695 |          0 |          0 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[38].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized37_3696 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[39].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized38_3697 |         41 |         41 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[39].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized132_3698 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[3].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized2_3699 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[3].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized122_3700 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[3].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized124_3701 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     RT[40].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized39_3702 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[41].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized40_3703 |         43 |         43 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[41].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized206_3704 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[42].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized41_3705 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[43].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized42_3706 |         45 |         45 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[43].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized128_3707 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[44].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized43_3708 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[45].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized44_3709 |         47 |         47 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[45].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized214_3710 |          0 |          0 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[46].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized45_3711 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[47].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized46_3712 |         49 |         49 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[47].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized122_3713 |          0 |          0 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[48].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized47_3714 |         50 |         50 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[49].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized48_3715 |         51 |         51 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|                     RT[49].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized220_3716 |          0 |          0 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[4].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized3_3717 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[50].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized49_3718 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[51].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized50_3719 |         53 |         53 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|                     RT[51].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized116_3720 |          0 |          0 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[52].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized51_3721 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[53].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized52_3722 |         55 |         55 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[53].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized11_3723 |          1 |          1 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[5].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized4_3724 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                     RT[5].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized128_3725 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[5].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized130_3726 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[6].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized5_3727 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[7].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized6_3728 |         11 |         11 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[7].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized132_3729 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[7].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized134_3730 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[8].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized7_3731 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[9].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized8_3732 |         13 |         13 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[9].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized138_3733 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[9].Q_DEL                                                          |                                                          bd_0_hls_inst_0_delay__parameterized43_3734 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.OP                                                         |                                                      bd_0_hls_inst_0_flt_dec_op__parameterized0_3635 |          6 |          6 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.ROUND                                                      |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized4_3636 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND1                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized11_3637 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND2                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized83_3638 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RND_BIT_GEN                                                          |                                                   bd_0_hls_inst_0_flt_round_bit__parameterized3_3639 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         dsqrt_64ns_64ns_64_30_no_dsp_0_U329                                              |                                                 bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_1 |       1713 |       1657 |       0 |   56 |  1718 |      0 |      0 |    0 |          0 |
|           (dsqrt_64ns_64ns_64_30_no_dsp_0_U329)                                          |                                                 bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                                        |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3369 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|             inst                                                                         |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__3 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|               i_synth                                                                    |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__3 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|                 SQRT_OP.SPD.OP                                                           |                                                                        bd_0_hls_inst_0_flt_sqrt_3370 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.EXP                                                        |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3372 |         48 |         34 |       0 |   14 |    27 |      0 |      0 |    0 |          0 |
|                     (i_mant_calc.EXP)                                                    |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3372 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_SIG_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized227_3622 |         21 |         10 |       0 |   11 |    22 |      0 |      0 |    0 |          0 |
|                     INV_OP_DEL                                                           |                                                          bd_0_hls_inst_0_delay__parameterized66_3623 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     SIGN_DET_DELAY                                                       |                                                          bd_0_hls_inst_0_delay__parameterized66_3624 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                         bd_0_hls_inst_0_delay__parameterized228_3625 |          9 |          7 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.MANT_SQRT                                                  |                                                                   bd_0_hls_inst_0_flt_sqrt_mant_3373 |       1659 |       1617 |       0 |   42 |  1563 |      0 |      0 |    0 |          0 |
|                     RT[0].ADDSUB                                                         |                                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub_3380 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[10].ADDSUB                                                        |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized9_3381 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[11].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized10_3382 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[11].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized143_3383 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[11].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized146_3384 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[12].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized11_3385 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[13].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized12_3386 |         17 |         17 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[13].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized35_3387 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[13].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized151_3388 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[14].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized13_3389 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[15].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized14_3390 |         19 |         19 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[15].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized153_3391 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[15].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized90_3392 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[16].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized15_3393 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[17].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized16_3394 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[17].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized157_3395 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[17].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized160_3396 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[18].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized17_3397 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[19].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized18_3398 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[19].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized90_3399 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[19].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized157_3400 |          0 |          0 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[1].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized0_3401 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[1].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized116_3402 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[1].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized119_3403 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[20].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized19_3404 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[21].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized20_3405 |         25 |         25 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[21].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized146_3406 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[21].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized171_3407 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[22].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized21_3408 |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[23].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized22_3409 |         27 |         27 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[23].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized134_3410 |          3 |          1 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     RT[23].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized153_3411 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[24].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized23_3412 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[25].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized24_3413 |         29 |         29 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[25].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized124_3414 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     RT[25].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized176_3415 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[26].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized25_3416 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[27].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized26_3417 |         29 |         29 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[27].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized35_3418 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[28].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized27_3419 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[29].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized28_3420 |         31 |         31 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[29].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized182_3421 |          0 |          0 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[2].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized1_3422 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[30].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized29_3423 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[31].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized30_3424 |         33 |         33 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[31].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized143_3425 |          0 |          0 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[32].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized31_3426 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[33].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized32_3427 |         35 |         35 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[33].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized189_3428 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[34].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized33_3429 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[35].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized34_3430 |         37 |         37 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[35].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized138_3431 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[36].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized35_3432 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[37].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized36_3433 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[37].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized197_3434 |          0 |          0 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[38].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized37_3435 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[39].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized38_3436 |         41 |         41 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[39].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized132_3437 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[3].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized2_3438 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[3].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized122_3439 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[3].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized124_3440 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     RT[40].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized39_3441 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[41].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized40_3442 |         43 |         43 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[41].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized206_3443 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[42].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized41_3444 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[43].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized42_3445 |         45 |         45 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[43].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized128_3446 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[44].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized43_3447 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[45].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized44_3448 |         47 |         47 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[45].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized214_3449 |          0 |          0 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[46].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized45_3450 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[47].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized46_3451 |         49 |         49 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[47].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized122_3452 |          0 |          0 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[48].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized47_3453 |         50 |         50 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[49].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized48_3454 |         51 |         51 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|                     RT[49].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized220_3455 |          0 |          0 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[4].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized3_3456 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[50].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized49_3457 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[51].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized50_3458 |         53 |         53 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|                     RT[51].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized116_3459 |          0 |          0 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[52].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized51_3460 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[53].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized52_3461 |         55 |         55 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[53].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized11_3462 |          1 |          1 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[5].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized4_3463 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                     RT[5].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized128_3464 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[5].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized130_3465 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[6].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized5_3466 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[7].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized6_3467 |         11 |         11 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[7].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized132_3468 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[7].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized134_3469 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[8].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized7_3470 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[9].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized8_3471 |         13 |         13 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[9].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized138_3472 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[9].Q_DEL                                                          |                                                          bd_0_hls_inst_0_delay__parameterized43_3473 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.OP                                                         |                                                      bd_0_hls_inst_0_flt_dec_op__parameterized0_3374 |          6 |          6 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.ROUND                                                      |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized4_3375 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND1                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized11_3376 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND2                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized83_3377 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RND_BIT_GEN                                                          |                                                   bd_0_hls_inst_0_flt_round_bit__parameterized3_3378 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         dsqrt_64ns_64ns_64_30_no_dsp_0_U330                                              |                                                 bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_2 |       1713 |       1657 |       0 |   56 |  1718 |      0 |      0 |    0 |          0 |
|           (dsqrt_64ns_64ns_64_30_no_dsp_0_U330)                                          |                                                 bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_2 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                                        |                                           bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_3108 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|             inst                                                                         |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized7__1 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|               i_synth                                                                    |                                       bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized15__1 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|                 SQRT_OP.SPD.OP                                                           |                                                                        bd_0_hls_inst_0_flt_sqrt_3109 |       1713 |       1657 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.EXP                                                        |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3111 |         48 |         34 |       0 |   14 |    27 |      0 |      0 |    0 |          0 |
|                     (i_mant_calc.EXP)                                                    |                                                                    bd_0_hls_inst_0_flt_sqrt_exp_3111 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP_SIG_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized227_3361 |         21 |         10 |       0 |   11 |    22 |      0 |      0 |    0 |          0 |
|                     INV_OP_DEL                                                           |                                                          bd_0_hls_inst_0_delay__parameterized66_3362 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     SIGN_DET_DELAY                                                       |                                                          bd_0_hls_inst_0_delay__parameterized66_3363 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                     STATE_DELAY                                                          |                                                         bd_0_hls_inst_0_delay__parameterized228_3364 |          9 |          7 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.MANT_SQRT                                                  |                                                                   bd_0_hls_inst_0_flt_sqrt_mant_3112 |       1659 |       1617 |       0 |   42 |  1563 |      0 |      0 |    0 |          0 |
|                     RT[0].ADDSUB                                                         |                                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub_3119 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[10].ADDSUB                                                        |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized9_3120 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[11].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized10_3121 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[11].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized143_3122 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[11].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized146_3123 |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[12].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized11_3124 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[13].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized12_3125 |         17 |         17 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[13].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized35_3126 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[13].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized151_3127 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[14].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized13_3128 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[15].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized14_3129 |         19 |         19 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[15].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized153_3130 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[15].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized90_3131 |          0 |          0 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                     RT[16].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized15_3132 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[17].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized16_3133 |         21 |         21 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[17].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized157_3134 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[17].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized160_3135 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     RT[18].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized17_3136 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[19].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized18_3137 |         23 |         23 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[19].MA_DEL.MANT_DEL                                               |                                                          bd_0_hls_inst_0_delay__parameterized90_3138 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[19].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized157_3139 |          0 |          0 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                     RT[1].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized0_3140 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[1].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized116_3141 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                     RT[1].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized119_3142 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[20].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized19_3143 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[21].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized20_3144 |         25 |         25 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[21].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized146_3145 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[21].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized171_3146 |          0 |          0 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     RT[22].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized21_3147 |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[23].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized22_3148 |         27 |         27 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[23].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized134_3149 |          3 |          1 |       0 |    2 |     4 |      0 |      0 |    0 |          0 |
|                     RT[23].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized153_3150 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                     RT[24].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized23_3151 |         28 |         28 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[25].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized24_3152 |         29 |         29 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[25].MA_DEL.MANT_DEL                                               |                                                         bd_0_hls_inst_0_delay__parameterized124_3153 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     RT[25].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized176_3154 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     RT[26].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized25_3155 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[27].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized26_3156 |         29 |         29 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[27].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized35_3157 |          0 |          0 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                     RT[28].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized27_3158 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[29].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized28_3159 |         31 |         31 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[29].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized182_3160 |          0 |          0 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     RT[2].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized1_3161 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[30].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized29_3162 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[31].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized30_3163 |         33 |         33 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[31].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized143_3164 |          0 |          0 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     RT[32].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized31_3165 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[33].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized32_3166 |         35 |         35 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[33].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized189_3167 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                     RT[34].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized33_3168 |         36 |         36 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[35].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized34_3169 |         37 |         37 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[35].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized138_3170 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     RT[36].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized35_3171 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[37].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized36_3172 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[37].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized197_3173 |          0 |          0 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|                     RT[38].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized37_3174 |         40 |         40 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[39].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized38_3175 |         41 |         41 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[39].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized132_3176 |          0 |          0 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     RT[3].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized2_3177 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[3].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized122_3178 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[3].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized124_3179 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     RT[40].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized39_3180 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[41].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized40_3181 |         43 |         43 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[41].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized206_3182 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                     RT[42].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized41_3183 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[43].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized42_3184 |         45 |         45 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[43].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized128_3185 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     RT[44].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized43_3186 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[45].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized44_3187 |         47 |         47 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[45].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized214_3188 |          0 |          0 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                     RT[46].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized45_3189 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[47].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized46_3190 |         49 |         49 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[47].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized122_3191 |          0 |          0 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|                     RT[48].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized47_3192 |         50 |         50 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[49].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized48_3193 |         51 |         51 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|                     RT[49].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized220_3194 |          0 |          0 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                     RT[4].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized3_3195 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[50].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized49_3196 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[51].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized50_3197 |         53 |         53 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|                     RT[51].Q_DEL                                                         |                                                         bd_0_hls_inst_0_delay__parameterized116_3198 |          0 |          0 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                     RT[52].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized51_3199 |         54 |         54 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[53].ADDSUB                                                        |                                           bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized52_3200 |         55 |         55 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     RT[53].Q_DEL                                                         |                                                          bd_0_hls_inst_0_delay__parameterized11_3201 |          1 |          1 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|                     RT[5].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized4_3202 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                     RT[5].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized128_3203 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[5].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized130_3204 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     RT[6].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized5_3205 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[7].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized6_3206 |         11 |         11 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                     RT[7].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized132_3207 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[7].Q_DEL                                                          |                                                         bd_0_hls_inst_0_delay__parameterized134_3208 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                     RT[8].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized7_3209 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RT[9].ADDSUB                                                         |                                            bd_0_hls_inst_0_flt_sqrt_mant_addsub__parameterized8_3210 |         13 |         13 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     RT[9].MA_DEL.MANT_DEL                                                |                                                         bd_0_hls_inst_0_delay__parameterized138_3211 |          6 |          2 |       0 |    4 |     4 |      0 |      0 |    0 |          0 |
|                     RT[9].Q_DEL                                                          |                                                          bd_0_hls_inst_0_delay__parameterized43_3212 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.OP                                                         |                                                      bd_0_hls_inst_0_flt_dec_op__parameterized0_3113 |          6 |          6 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                   i_mant_calc.ROUND                                                      |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized4_3114 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND1                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized11_3115 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC.RND2                                                           |                                                    bd_0_hls_inst_0_carry_chain__parameterized83_3116 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     RND_BIT_GEN                                                          |                                                   bd_0_hls_inst_0_flt_round_bit__parameterized3_3117 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         grp_aveImpl_double_15_80_1_2_16_s_fu_119                                         |                                                    bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_s |       7118 |       6807 |     128 |  183 |  8546 |      0 |      0 |    0 |          6 |
|           (grp_aveImpl_double_15_80_1_2_16_s_fu_119)                                     |                                                    bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_s |        121 |        121 |       0 |    0 |  3378 |      0 |      0 |    0 |          0 |
|           dadd_64ns_64ns_64_8_full_dsp_1_U24                                             |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_2552 |       1399 |       1387 |       0 |   12 |   621 |      0 |      0 |    0 |          3 |
|             (dadd_64ns_64ns_64_8_full_dsp_1_U24)                                         |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_2552 |        771 |        771 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u                                      |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_2978 |        628 |        616 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|               inst                                                                       |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__1 |        628 |        616 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                 i_synth                                                                  |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__1 |        628 |        616 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                   ADDSUB_OP.ADDSUB                                                       |                                                         bd_0_hls_inst_0_flt_add__parameterized0_2979 |        628 |        616 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                     (ADDSUB_OP.ADDSUB)                                                   |                                                         bd_0_hls_inst_0_flt_add__parameterized0_2979 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     LOGIC_SPEED.OP                                                       |                                                                   bd_0_hls_inst_0_flt_add_logic_2981 |        627 |        615 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|           dadddsub_64ns_64ns_64_8_full_dsp_1_U23                                         |                                               bd_0_hls_inst_0_dut_dadddsub_64ns_64ns_64_8_full_dsp_1 |       1343 |       1331 |       0 |   12 |   622 |      0 |      0 |    0 |          3 |
|             (dadddsub_64ns_64ns_64_8_full_dsp_1_U23)                                     |                                               bd_0_hls_inst_0_dut_dadddsub_64ns_64ns_64_8_full_dsp_1 |        714 |        714 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|             dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip_u                                  |                                            bd_0_hls_inst_0_dut_dadddsub_64ns_64ns_64_8_full_dsp_1_ip |        629 |        617 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|               inst                                                                       |                                                               bd_0_hls_inst_0_floating_point_v7_1_16 |        629 |        617 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                 i_synth                                                                  |                                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv |        629 |        617 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                   ADDSUB_OP.ADDSUB                                                       |                                                                              bd_0_hls_inst_0_flt_add |        629 |        617 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                     LOGIC_SPEED.OP                                                       |                                                                   bd_0_hls_inst_0_flt_add_logic_2851 |        629 |        617 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|           ddiv_64ns_64ns_64_31_no_dsp_1_U25                                              |                                               bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_2553 |       3045 |       2979 |       0 |   66 |  2467 |      0 |      0 |    0 |          0 |
|             (ddiv_64ns_64ns_64_31_no_dsp_1_U25)                                          |                                               bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_2553 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|             dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u                                       |                                            bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_2592 |       3045 |       2979 |       0 |   66 |  2424 |      0 |      0 |    0 |          0 |
|               inst                                                                       |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__2 |       3045 |       2979 |       0 |   66 |  2424 |      0 |      0 |    0 |          0 |
|                 i_synth                                                                  |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__2 |       3045 |       2979 |       0 |   66 |  2424 |      0 |      0 |    0 |          0 |
|                   DIV_OP.SPD.OP                                                          |                                                                         bd_0_hls_inst_0_flt_div_2593 |       3045 |       2979 |       0 |   66 |  2424 |      0 |      0 |    0 |          0 |
|                     EXP                                                                  |                                                                     bd_0_hls_inst_0_flt_div_exp_2595 |         93 |         78 |       0 |   15 |    34 |      0 |      0 |    0 |          0 |
|                     MANT_DIV                                                             |                                                                    bd_0_hls_inst_0_flt_div_mant_2596 |       2890 |       2839 |       0 |   51 |  2326 |      0 |      0 |    0 |          0 |
|                     OP                                                                   |                                                                  bd_0_hls_inst_0_flt_dec_op_lat_2597 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                     ROUND                                                                |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized0_2598 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368               |                            bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 |         20 |         20 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (grp_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1_fu_368)           |                            bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_VITIS_LOOP_283_1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_2591 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376                        |                                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 |        436 |        360 |       0 |   76 |   690 |      0 |      0 |    0 |          0 |
|             (grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1_fu_376)                    |                                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a1 |        350 |        274 |       0 |   76 |   688 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_2590 |         86 |         86 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389                        |                                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 |        435 |        419 |       0 |   16 |   317 |      0 |      0 |    0 |          0 |
|             (grp_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2_fu_389)                    |                                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_Pipeline_loop_a2 |        347 |        331 |       0 |   16 |   315 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_2589 |         88 |         88 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sitodp_32ns_64_5_no_dsp_1_U26                                                  |                                                   bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_2554 |        191 |        190 |       0 |    1 |   188 |      0 |      0 |    0 |          0 |
|             (sitodp_32ns_64_5_no_dsp_1_U26)                                              |                                                   bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_2554 |         22 |         22 |       0 |    0 |    76 |      0 |      0 |    0 |          0 |
|             dut_sitodp_32ns_64_5_no_dsp_1_ip_u                                           |                                                bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip_2556 |        169 |        168 |       0 |    1 |   112 |      0 |      0 |    0 |          0 |
|               inst                                                                       |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__1 |        169 |        168 |       0 |    1 |   112 |      0 |      0 |    0 |          0 |
|                 i_synth                                                                  |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__1 |        169 |        168 |       0 |    1 |   112 |      0 |      0 |    0 |          0 |
|                   FIX_TO_FLT_OP.SPD.OP                                                   |                                                                 bd_0_hls_inst_0_fix_to_flt_conv_2557 |        169 |        168 |       0 |    1 |   112 |      0 |      0 |    0 |          0 |
|                     (FIX_TO_FLT_OP.SPD.OP)                                               |                                                                 bd_0_hls_inst_0_fix_to_flt_conv_2557 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     EXP                                                                  |                                                             bd_0_hls_inst_0_fix_to_flt_conv_exp_2559 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |    0 |          0 |
|                     FIXED_DATA_SIGNED.M_ABS                                              |                                                    bd_0_hls_inst_0_carry_chain__parameterized14_2560 |         69 |         69 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                     LZE                                                                  |                                                bd_0_hls_inst_0_lead_zero_encode__parameterized0_2561 |         35 |         35 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                     NORM_SHIFT                                                           |                                                 bd_0_hls_inst_0_shift_msb_first__parameterized1_2562 |          1 |          1 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                     OP                                                                   |                                                      bd_0_hls_inst_0_flt_dec_op__parameterized0_2563 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     ROUND                                                                |                                          bd_0_hls_inst_0_renorm_and_round_logic__parameterized1_2564 |         30 |         30 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           values_1_U                                                                     |                          bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W |         69 |          5 |      64 |    0 |   128 |      0 |      0 |    0 |          0 |
|           values_U                                                                       |                     bd_0_hls_inst_0_dut_aveImpl_double_15_80_1_2_16_s_values_RAM_2P_LUTRAM_1R1W_2555 |         64 |          0 |      64 |    0 |   128 |      0 |      0 |    0 |          0 |
|         grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129                                  |                                             bd_0_hls_inst_0_dut_covCoreWrapper_double_15_80_1_2_16_s |       9498 |       8539 |     160 |  799 | 13577 |      0 |      0 |    0 |         25 |
|           cols_c_U                                                                       |                                                                    bd_0_hls_inst_0_dut_fifo_w32_d2_S |         38 |         38 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|             (cols_c_U)                                                                   |                                                                    bd_0_hls_inst_0_dut_fifo_w32_d2_S |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             U_dut_fifo_w32_d2_S_ShiftReg                                                 |                                                      bd_0_hls_inst_0_dut_fifo_w32_d2_S_ShiftReg_2551 |         33 |         33 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           covCorePart1_double_15_80_1_2_16_U0                                            |                                               bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_s |       1579 |       1394 |      80 |  105 |  2426 |      0 |      0 |    0 |         11 |
|             (covCorePart1_double_15_80_1_2_16_U0)                                        |                                               bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_s |        126 |        126 |       0 |    0 |   276 |      0 |      0 |    0 |          0 |
|             grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153                 |                                bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 |       1373 |       1268 |       0 |  105 |  2022 |      0 |      0 |    0 |         11 |
|               (grp_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2_fu_153)             |                                bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_Pipeline_loop_c2 |        256 |        178 |       0 |   78 |   940 |      0 |      0 |    0 |          0 |
|               dadd_64ns_64ns_64_8_full_dsp_1_U37                                         |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_2350 |        736 |        724 |       0 |   12 |   692 |      0 |      0 |    0 |          3 |
|                 (dadd_64ns_64ns_64_8_full_dsp_1_U37)                                     |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_2350 |         34 |         34 |       0 |    0 |   199 |      0 |      0 |    0 |          0 |
|                 dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u                                  |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_2421 |        702 |        690 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                   (dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u)                              |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_2421 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst                                                                   |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        638 |        626 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                     i_synth                                                              |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1 |        638 |        626 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|               dmul_64ns_64ns_64_8_max_dsp_1_U38                                          |                                               bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_2351 |        260 |        245 |       0 |   15 |   388 |      0 |      0 |    0 |          8 |
|                 (dmul_64ns_64ns_64_8_max_dsp_1_U38)                                      |                                               bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_2351 |         64 |         64 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|                 dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                                   |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_2353 |        196 |        181 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                   (dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u)                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_2353 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__2 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                     i_synth                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7__2 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|               flow_control_loop_pipe_sequential_init_U                                   |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_2352 |        123 |        123 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             values2_1_U                                                                  |                    bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W |         40 |          0 |      40 |    0 |    64 |      0 |      0 |    0 |          0 |
|             values2_U                                                                    |               bd_0_hls_inst_0_dut_covCorePart1_double_15_80_1_2_16_s_values2_RAM_2P_LUTRAM_1R1W_2349 |         40 |          0 |      40 |    0 |    64 |      0 |      0 |    0 |          0 |
|           covCorePart2_double_15_2_16_U0                                                 |                                                    bd_0_hls_inst_0_dut_covCorePart2_double_15_2_16_s |       7705 |       7011 |       0 |  694 | 10831 |      0 |      0 |    0 |         14 |
|             (covCorePart2_double_15_2_16_U0)                                             |                                                    bd_0_hls_inst_0_dut_covCorePart2_double_15_2_16_s |         43 |         43 |       0 |    0 |   344 |      0 |      0 |    0 |          0 |
|             ddiv_64ns_64ns_64_31_no_dsp_1_U72                                            |                                               bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_1761 |       3046 |       2980 |       0 |   66 |  2467 |      0 |      0 |    0 |          0 |
|               (ddiv_64ns_64ns_64_31_no_dsp_1_U72)                                        |                                               bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_1761 |          0 |          0 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|               dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u                                     |                                            bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_2091 |       3046 |       2980 |       0 |   66 |  2424 |      0 |      0 |    0 |          0 |
|                 inst                                                                     |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |       3046 |       2980 |       0 |   66 |  2424 |      0 |      0 |    0 |          0 |
|                   i_synth                                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |       3046 |       2980 |       0 |   66 |  2424 |      0 |      0 |    0 |          0 |
|                     DIV_OP.SPD.OP                                                        |                                                                         bd_0_hls_inst_0_flt_div_2092 |       3046 |       2980 |       0 |   66 |  2424 |      0 |      0 |    0 |          0 |
|             grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80              |                            bd_0_hls_inst_0_dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 |       4449 |       3822 |       0 |  627 |  7876 |      0 |      0 |    0 |         14 |
|               (grp_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2_fu_80)          |                            bd_0_hls_inst_0_dut_covCorePart2_double_15_2_16_Pipeline_VITIS_LOOP_245_2 |       1156 |        568 |       0 |  588 |  6109 |      0 |      0 |    0 |          0 |
|               dadd_64ns_64ns_64_8_full_dsp_1_U61                                         |                                                   bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1 |       1521 |       1509 |       0 |   12 |   685 |      0 |      0 |    0 |          3 |
|                 (dadd_64ns_64ns_64_8_full_dsp_1_U61)                                     |                                                   bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1 |        884 |        884 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|                 dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u                                  |                                           bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_1961 |        637 |        625 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                   inst                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__2 |        637 |        625 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                     i_synth                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__2 |        637 |        625 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|               dadd_64ns_64ns_64_8_full_dsp_1_U62                                         |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_1795 |       1533 |       1521 |       0 |   12 |   691 |      0 |      0 |    0 |          3 |
|                 (dadd_64ns_64ns_64_8_full_dsp_1_U62)                                     |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_1795 |        895 |        895 |       0 |    0 |   198 |      0 |      0 |    0 |          0 |
|                 dut_dadd_64ns_64ns_64_8_full_dsp_1_ip_u                                  |                                                bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_8_full_dsp_1_ip |        638 |        626 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                   inst                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__3 |        638 |        626 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|                     i_synth                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__3 |        638 |        626 |       0 |   12 |   493 |      0 |      0 |    0 |          3 |
|               dmul_64ns_64ns_64_8_max_dsp_1_U63                                          |                                               bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_1796 |        229 |        214 |       0 |   15 |   389 |      0 |      0 |    0 |          8 |
|                 (dmul_64ns_64ns_64_8_max_dsp_1_U63)                                      |                                               bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_1796 |         65 |         65 |       0 |    0 |   193 |      0 |      0 |    0 |          0 |
|                 dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                                   |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1798 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                   inst                                                                   |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3__1 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                     i_synth                                                              |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7__1 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|               flow_control_loop_pipe_sequential_init_U                                   |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1797 |         25 |         25 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             sitodp_32ns_64_5_no_dsp_1_U73                                                |                                                   bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_1762 |        168 |        167 |       0 |    1 |   144 |      0 |      0 |    0 |          0 |
|               (sitodp_32ns_64_5_no_dsp_1_U73)                                            |                                                   bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_1762 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               dut_sitodp_32ns_64_5_no_dsp_1_ip_u                                         |                                                bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip_1763 |        168 |        167 |       0 |    1 |   112 |      0 |      0 |    0 |          0 |
|                 inst                                                                     |                                            bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__2 |        168 |        167 |       0 |    1 |   112 |      0 |      0 |    0 |          0 |
|                   i_synth                                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__2 |        168 |        167 |       0 |    1 |   112 |      0 |      0 |    0 |          0 |
|                     FIX_TO_FLT_OP.SPD.OP                                                 |                                                                 bd_0_hls_inst_0_fix_to_flt_conv_1764 |        168 |        167 |       0 |    1 |   112 |      0 |      0 |    0 |          0 |
|           rows_c_U                                                                       |                                                               bd_0_hls_inst_0_dut_fifo_w32_d2_S_1758 |         38 |         38 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|             (rows_c_U)                                                                   |                                                               bd_0_hls_inst_0_dut_fifo_w32_d2_S_1758 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             U_dut_fifo_w32_d2_S_ShiftReg                                                 |                                                           bd_0_hls_inst_0_dut_fifo_w32_d2_S_ShiftReg |         32 |         32 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           start_for_covCorePart2_double_15_2_16_U0_U                                     |                                         bd_0_hls_inst_0_dut_start_for_covCorePart2_double_15_2_16_U0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           values2Strm_1_U                                                                |                                                                   bd_0_hls_inst_0_dut_fifo_w64_d32_A |         69 |         29 |      40 |    0 |    89 |      0 |      0 |    0 |          0 |
|             (values2Strm_1_U)                                                            |                                                                   bd_0_hls_inst_0_dut_fifo_w64_d32_A |         29 |         29 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             U_dut_fifo_w64_d32_A_ram                                                     |                                                          bd_0_hls_inst_0_dut_fifo_w64_d32_A_ram_1760 |         41 |          1 |      40 |    0 |    64 |      0 |      0 |    0 |          0 |
|           values2Strm_U                                                                  |                                                              bd_0_hls_inst_0_dut_fifo_w64_d32_A_1759 |         70 |         30 |      40 |    0 |    89 |      0 |      0 |    0 |          0 |
|             (values2Strm_U)                                                              |                                                              bd_0_hls_inst_0_dut_fifo_w64_d32_A_1759 |         30 |         30 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|             U_dut_fifo_w64_d32_A_ram                                                     |                                                               bd_0_hls_inst_0_dut_fifo_w64_d32_A_ram |         41 |          1 |      40 |    0 |    64 |      0 |      0 |    0 |          0 |
|         grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138                        |                                   bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 |         88 |         88 |       0 |    0 |   136 |      0 |      0 |    0 |          1 |
|           (grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138)                    |                                   bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 |         81 |         81 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                       |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1755 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           mac_muladd_8s_8s_8ns_8_4_1_U88                                                 |                                                  bd_0_hls_inst_0_dut_mac_muladd_8s_8s_8ns_8_4_1_1756 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U                                     |                                          bd_0_hls_inst_0_dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_1757 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|         grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156                        |                                   bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 |        177 |        169 |       0 |    8 |   131 |      0 |      0 |    0 |          0 |
|           (grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156)                    |                                   bd_0_hls_inst_0_dut_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3 |        109 |        101 |       0 |    8 |   129 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                       |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1753 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sparsemux_7_2_64_1_1_U319                                                      |                                                        bd_0_hls_inst_0_dut_sparsemux_7_2_64_1_1_1754 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         grp_implement_fu_147                                                             |                                                                        bd_0_hls_inst_0_dut_implement |      21650 |      19961 |     514 | 1175 | 24381 |      5 |      1 |    2 |         46 |
|           (grp_implement_fu_147)                                                         |                                                                        bd_0_hls_inst_0_dut_implement |         90 |         90 |       0 |    0 |   684 |      0 |      0 |    0 |          0 |
|           dSortedBuf_U                                                                   |                                               bd_0_hls_inst_0_dut_implement_dSortedBuf_RAM_AUTO_1R1W |         65 |         65 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|           dataA_2D_U                                                                     |                                             bd_0_hls_inst_0_dut_implement_dataA_2D_RAM_T2P_URAM_1R1W |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    1 |          0 |
|           dataU_2D_U                                                                     |                                           bd_0_hls_inst_0_dut_implement_dataA_2D_RAM_T2P_URAM_1R1W_4 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |    1 |          0 |
|           dcmp_64ns_64ns_1_2_no_dsp_1_U302                                               |                                                      bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1 |         85 |         85 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|             (dcmp_64ns_64ns_1_2_no_dsp_1_U302)                                           |                                                      bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1 |          1 |          1 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|             dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                         |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1737 |         84 |         84 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u)                                     |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1737 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                       |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized6 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                                                  |                                          bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized13 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   COMP_OP.SPD.OP                                                         |                                                                          bd_0_hls_inst_0_fp_cmp_1738 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.A_EQ_B_DET                                                |                                                      bd_0_hls_inst_0_compare_eq__parameterized1_1739 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                                         |                                                   bd_0_hls_inst_0_compare_eq_im__parameterized3_1740 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                       |                                                                   bd_0_hls_inst_0_compare_ne_im_1741 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.A_GT_B_DET                                                |                                                      bd_0_hls_inst_0_compare_gt__parameterized1_1742 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                                         |                                                   bd_0_hls_inst_0_compare_eq_im__parameterized3_1743 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                       |                                                                   bd_0_hls_inst_0_compare_ne_im_1744 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                                          |                                                   bd_0_hls_inst_0_compare_eq_im__parameterized2_1745 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           eigVals_U                                                                      |                                                  bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W |         32 |          0 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|           eigVecs_U                                                                      |                                                  bd_0_hls_inst_0_dut_implement_eigVecs_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           grp_gesvdj_2D_double_16_1_16_s_fu_280                                          |                                                       bd_0_hls_inst_0_dut_gesvdj_2D_double_16_1_16_s |      18362 |      17195 |     288 |  879 | 21065 |      2 |      0 |    0 |         40 |
|             (grp_gesvdj_2D_double_16_1_16_s_fu_280)                                      |                                                       bd_0_hls_inst_0_dut_gesvdj_2D_double_16_1_16_s |         37 |         28 |       0 |    9 |    54 |      0 |      0 |    0 |          0 |
|             grp_Jacobi_svd_double_16_1_16_s_fu_85                                        |                                                      bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_s |      18258 |      17100 |     288 |  870 | 20913 |      2 |      0 |    0 |         40 |
|               (grp_Jacobi_svd_double_16_1_16_s_fu_85)                                    |                                                      bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_s |        205 |        205 |       0 |    0 |  1353 |      0 |      0 |    0 |          0 |
|               Order_U                                                                    |                              bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_s_Order_RAM_T2P_BRAM_1R1W |         20 |         20 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328                     |                                      bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal |        135 |        135 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal_fu_328)                 |                                      bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_cal |         34 |         34 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                      bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_1736 |        101 |        101 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348               |                                bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 |      13865 |      13088 |       0 |  777 | 14328 |      0 |      0 |    0 |         24 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2_fu_348)           |                                bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_jacobi2x2 |        321 |        306 |       0 |   15 |  1392 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_262 |         74 |         74 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 grp_jacobi_rotation_2x2_double_16_s_fu_484                               |                                                  bd_0_hls_inst_0_dut_jacobi_rotation_2x2_double_16_s |      13472 |      12710 |       0 |  762 | 12925 |      0 |      0 |    0 |         24 |
|                   (grp_jacobi_rotation_2x2_double_16_s_fu_484)                           |                                                  bd_0_hls_inst_0_dut_jacobi_rotation_2x2_double_16_s |       1485 |       1028 |       0 |  457 |  1151 |      0 |      0 |    0 |          0 |
|                   dadd_64ns_64ns_64_6_no_dsp_0_U121                                      |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_263 |        657 |        648 |       0 |    9 |   482 |      0 |      0 |    0 |          0 |
|                     (dadd_64ns_64ns_64_6_no_dsp_0_U121)                                  |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_263 |          0 |          0 |       0 |    0 |   137 |      0 |      0 |    0 |          0 |
|                     dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                             bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_1642 |        657 |        648 |       0 |    9 |   345 |      0 |      0 |    0 |          0 |
|                   dadd_64ns_64ns_64_6_no_dsp_0_U122                                      |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_264 |        657 |        648 |       0 |    9 |   534 |      0 |      0 |    0 |          0 |
|                     (dadd_64ns_64ns_64_6_no_dsp_0_U122)                                  |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_264 |          0 |          0 |       0 |    0 |   189 |      0 |      0 |    0 |          0 |
|                     dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                             bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_1548 |        657 |        648 |       0 |    9 |   345 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U128                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_265 |         52 |         52 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U128)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_265 |         17 |         17 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1534 |         35 |         35 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U129                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_266 |         53 |         53 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U129)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_266 |         18 |         18 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1520 |         35 |         35 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U130                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_267 |         66 |         66 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U130)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_267 |         27 |         27 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1506 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U131                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_268 |         48 |         48 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U131)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_268 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1492 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U132                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_269 |         49 |         49 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U132)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_269 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1478 |         49 |         49 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U133                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_270 |         70 |         70 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U133)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_270 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                              bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_1462 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   dcmp_64ns_64ns_1_2_no_dsp_1_U134                                       |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_271 |         70 |         70 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     (dcmp_64ns_64ns_1_2_no_dsp_1_U134)                                   |                                                  bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_271 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u                                 |                                                   bd_0_hls_inst_0_dut_dcmp_64ns_64ns_1_2_no_dsp_1_ip |         70 |         70 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   ddiv_64ns_64ns_64_31_no_dsp_1_U127                                     |                                                    bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1 |       3240 |       3175 |       0 |   65 |  3227 |      0 |      0 |    0 |          0 |
|                     (ddiv_64ns_64ns_64_31_no_dsp_1_U127)                                 |                                                    bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1 |          0 |          0 |       0 |    0 |   212 |      0 |      0 |    0 |          0 |
|                     dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u                               |                                                 bd_0_hls_inst_0_dut_ddiv_64ns_64ns_64_31_no_dsp_1_ip |       3240 |       3175 |       0 |   65 |  3015 |      0 |      0 |    0 |          0 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U124                                     |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_272 |        189 |        177 |       0 |   12 |   313 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U124)                                 |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_272 |         24 |         24 |       0 |    0 |   127 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1157 |        165 |        153 |       0 |   12 |   186 |      0 |      0 |    0 |          8 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U125                                     |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_273 |        165 |        153 |       0 |   12 |   313 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U125)                                 |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_273 |          0 |          0 |       0 |    0 |   127 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1089 |        165 |        153 |       0 |   12 |   186 |      0 |      0 |    0 |          8 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U126                                     |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_274 |        195 |        181 |       0 |   14 |   381 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U126)                                 |                                                bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_274 |          0 |          0 |       0 |    0 |   189 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                            bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_1021 |        195 |        181 |       0 |   14 |   192 |      0 |      0 |    0 |          8 |
|                   dsqrt_64ns_64ns_64_30_no_dsp_0_U135                                    |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_275 |       1742 |       1687 |       0 |   55 |  1766 |      0 |      0 |    0 |          0 |
|                     (dsqrt_64ns_64ns_64_30_no_dsp_0_U135)                                |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_275 |          0 |          0 |       0 |    0 |   114 |      0 |      0 |    0 |          0 |
|                     dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                              |                                            bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_760 |       1742 |       1687 |       0 |   55 |  1652 |      0 |      0 |    0 |          0 |
|                   dsqrt_64ns_64ns_64_30_no_dsp_0_U136                                    |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_276 |       1742 |       1687 |       0 |   55 |  1768 |      0 |      0 |    0 |          0 |
|                     (dsqrt_64ns_64ns_64_30_no_dsp_0_U136)                                |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_276 |          0 |          0 |       0 |    0 |   116 |      0 |      0 |    0 |          0 |
|                     dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                              |                                            bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_499 |       1742 |       1687 |       0 |   55 |  1652 |      0 |      0 |    0 |          0 |
|                   dsqrt_64ns_64ns_64_30_no_dsp_0_U137                                    |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_277 |       1744 |       1688 |       0 |   56 |  1797 |      0 |      0 |    0 |          0 |
|                     (dsqrt_64ns_64ns_64_30_no_dsp_0_U137)                                |                                               bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_277 |          0 |          0 |       0 |    0 |   143 |      0 |      0 |    0 |          0 |
|                     dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip_u                              |                                                bd_0_hls_inst_0_dut_dsqrt_64ns_64ns_64_30_no_dsp_0_ip |       1744 |       1688 |       0 |   56 |  1654 |      0 |      0 |    0 |          0 |
|                   dsub_64ns_64ns_64_6_no_dsp_0_U120                                      |                                                     bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0 |        664 |        655 |       0 |    9 |   558 |      0 |      0 |    0 |          0 |
|                     (dsub_64ns_64ns_64_6_no_dsp_0_U120)                                  |                                                     bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0 |          0 |          0 |       0 |    0 |   208 |      0 |      0 |    0 |          0 |
|                     dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                              bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_368 |        664 |        655 |       0 |    9 |   350 |      0 |      0 |    0 |          0 |
|                   dsub_64ns_64ns_64_6_no_dsp_0_U123                                      |                                                 bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0_278 |        587 |        578 |       0 |    9 |   436 |      0 |      0 |    0 |          0 |
|                     (dsub_64ns_64ns_64_6_no_dsp_0_U123)                                  |                                                 bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0_278 |          0 |          0 |       0 |    0 |    87 |      0 |      0 |    0 |          0 |
|                     dut_dsub_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                                  bd_0_hls_inst_0_dut_dsub_64ns_64ns_64_6_no_dsp_0_ip |        587 |        578 |       0 |    9 |   349 |      0 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320                  |                                   bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal |         30 |         30 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal_fu_320)              |                                   bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_Loop_precal |         15 |         15 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_261 |         15 |         15 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336            |                             bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 |         83 |         80 |       0 |    3 |    90 |      0 |      0 |    0 |          0 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1_fu_336)        |                             bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_1005_1 |         68 |         65 |       0 |    3 |    88 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_260 |         15 |         15 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313             |                              bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 |        106 |        106 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                 (grp_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1_fu_313)         |                              bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_Pipeline_VITIS_LOOP_142_1 |          0 |          0 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|                 flow_control_loop_pipe_sequential_init_U                                 |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_259 |        106 |        106 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               grp_funcDataflow_double_16_1_16_8_fu_390                                   |                                                    bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8 |       3746 |       3368 |     288 |   90 |  4959 |      0 |      0 |    0 |         16 |
|                 (grp_funcDataflow_double_16_1_16_8_fu_390)                               |                                                    bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8 |         27 |         27 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                 Order1_1_U                                                               |                               bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W |        139 |        107 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 Order1_2_U                                                               |                            bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W_27 |         78 |         46 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 Order1_U                                                                 |                            bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W_28 |         47 |         15 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 grp_unrollCol_double_16_1_16_10_fu_412                                   |                                                      bd_0_hls_inst_0_dut_unrollCol_double_16_1_16_10 |       1500 |       1475 |       0 |   25 |  1833 |      0 |      0 |    0 |          0 |
|                   (grp_unrollCol_double_16_1_16_10_fu_412)                               |                                                      bd_0_hls_inst_0_dut_unrollCol_double_16_1_16_10 |        588 |        572 |       0 |   16 |  1353 |      0 |      0 |    0 |          0 |
|                   dadd_64ns_64ns_64_6_no_dsp_0_U188                                      |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_163 |        884 |        875 |       0 |    9 |   478 |      0 |      0 |    0 |          0 |
|                     (dadd_64ns_64ns_64_6_no_dsp_0_U188)                                  |                                                 bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_163 |        256 |        256 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                              bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_165 |        628 |        619 |       0 |    9 |   350 |      0 |      0 |    0 |          0 |
|                   flow_control_loop_pipe_sequential_init_U                               |                                       bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_164 |         28 |         28 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 grp_unrollRow_double_16_1_16_9_fu_401                                    |                                                       bd_0_hls_inst_0_dut_unrollRow_double_16_1_16_9 |       1699 |       1634 |       0 |   65 |  2501 |      0 |      0 |    0 |         16 |
|                   (grp_unrollRow_double_16_1_16_9_fu_401)                                |                                                       bd_0_hls_inst_0_dut_unrollRow_double_16_1_16_9 |        210 |        184 |       0 |   26 |  1373 |      0 |      0 |    0 |          0 |
|                   dadd_64ns_64ns_64_6_no_dsp_0_U180                                      |                                                     bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0 |        885 |        876 |       0 |    9 |   478 |      0 |      0 |    0 |          0 |
|                     (dadd_64ns_64ns_64_6_no_dsp_0_U180)                                  |                                                     bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0 |        256 |        256 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dadd_64ns_64ns_64_6_no_dsp_0_ip_u                                |                                                  bd_0_hls_inst_0_dut_dadd_64ns_64ns_64_6_no_dsp_0_ip |        629 |        620 |       0 |    9 |   350 |      0 |      0 |    0 |          0 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U181                                     |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_35 |        292 |        277 |       0 |   15 |   324 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U181)                                 |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_35 |        128 |        128 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                              bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_55 |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                   dmul_64ns_64ns_64_8_max_dsp_1_U182                                     |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_36 |        293 |        278 |       0 |   15 |   324 |      0 |      0 |    0 |          8 |
|                     (dmul_64ns_64ns_64_8_max_dsp_1_U182)                                 |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_36 |        129 |        129 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                     dut_dmul_64ns_64ns_64_8_max_dsp_1_ip_u                               |                                                 bd_0_hls_inst_0_dut_dmul_64ns_64ns_64_8_max_dsp_1_ip |        164 |        149 |       0 |   15 |   196 |      0 |      0 |    0 |          8 |
|                   flow_control_loop_pipe_sequential_init_U                               |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_37 |         21 |         21 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 m_c_right1_1_U                                                           |                           bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W |         65 |         33 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_c_right1_2_U                                                           |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_29 |         32 |          0 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_c_right1_U                                                             |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_30 |         32 |          0 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_s_right1_1_U                                                           |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_31 |         65 |         33 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_s_right1_2_U                                                           |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_32 |         34 |          2 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 m_s_right1_U                                                             |                        bd_0_hls_inst_0_dut_funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W_33 |         34 |          2 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 sparsemux_17_3_64_1_1_U196                                               |                                                            bd_0_hls_inst_0_dut_sparsemux_17_3_64_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 sparsemux_17_3_64_1_1_U197                                               |                                                         bd_0_hls_inst_0_dut_sparsemux_17_3_64_1_1_34 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               tmpOrder_U                                                                 |                           bd_0_hls_inst_0_dut_Jacobi_svd_double_16_1_16_s_tmpOrder_RAM_T2P_BRAM_1R1W |         70 |         70 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             sitodp_32ns_64_5_no_dsp_1_U232                                               |                                                        bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1 |         68 |         68 |       0 |    0 |    98 |      0 |      0 |    0 |          0 |
|               (sitodp_32ns_64_5_no_dsp_1_U232)                                           |                                                        bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1 |         32 |         32 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|               dut_sitodp_32ns_64_5_no_dsp_1_ip_u                                         |                                                     bd_0_hls_inst_0_dut_sitodp_32ns_64_5_no_dsp_1_ip |         36 |         36 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|                 inst                                                                     |                                               bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |         36 |         36 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|                   i_synth                                                                |                                           bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5 |         36 |         36 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|                     FIX_TO_FLT_OP.SPD.OP                                                 |                                                                      bd_0_hls_inst_0_fix_to_flt_conv |         36 |         36 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_267                      |                                   bd_0_hls_inst_0_dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 |        148 |        129 |       0 |   19 |    63 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1_fu_267)                  |                                   bd_0_hls_inst_0_dut_implement_Pipeline_Loop_init_A_VITIS_LOOP_91_1 |        118 |         99 |       0 |   19 |    61 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_19 |         30 |         30 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mul_8s_5ns_8_1_1_U95                                                         |                                                                 bd_0_hls_inst_0_dut_mul_8s_5ns_8_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_287                    |                                 bd_0_hls_inst_0_dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 |        113 |        111 |       0 |    2 |   114 |      0 |      0 |    0 |          1 |
|             (grp_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2_fu_287)                |                                 bd_0_hls_inst_0_dut_implement_Pipeline_Loop_postcal_VITIS_LOOP_113_2 |         67 |         65 |       0 |    2 |   112 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_18 |         46 |         46 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mac_muladd_8s_5ns_5ns_8_4_1_U239                                             |                                                      bd_0_hls_inst_0_dut_mac_muladd_8s_5ns_5ns_8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1_U                                  |                                              bd_0_hls_inst_0_dut_mac_muladd_8s_5ns_5ns_8_4_1_DSP48_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|           grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_314                           |                                        bd_0_hls_inst_0_dut_implement_Pipeline_NSort_shift_buf_Loop12 |         16 |         16 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_NSort_shift_buf_Loop12_fu_314)                       |                                        bd_0_hls_inst_0_dut_implement_Pipeline_NSort_shift_buf_Loop12 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_17 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_NSort_shift_buf_Loop_fu_308                             |                                          bd_0_hls_inst_0_dut_implement_Pipeline_NSort_shift_buf_Loop |         10 |         10 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_NSort_shift_buf_Loop_fu_308)                         |                                          bd_0_hls_inst_0_dut_implement_Pipeline_NSort_shift_buf_Loop |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_16 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_335     |                  bd_0_hls_inst_0_dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 |       1252 |       1016 |       2 |  234 |   955 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_fu_335) |                  bd_0_hls_inst_0_dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1 |        455 |        252 |       0 |  203 |   453 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_13 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             signFlip_U                                                                   | bd_0_hls_inst_0_dut_implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb |          4 |          2 |       2 |    0 |     1 |      0 |      0 |    0 |          0 |
|             sparsemux_7_2_64_1_1_U277                                                    |                                                             bd_0_hls_inst_0_dut_sparsemux_7_2_64_1_1 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             urem_32ns_3ns_2_36_1_U276                                                    |                                                          bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_14 |        725 |        694 |       0 |   31 |   499 |      0 |      0 |    0 |          0 |
|               (urem_32ns_3ns_2_36_1_U276)                                                |                                                          bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_14 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               dut_urem_32ns_3ns_2_36_1_divider_u                                         |                                                  bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_divider_15 |        724 |        693 |       0 |   31 |   497 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_320              |                           bd_0_hls_inst_0_dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 |        915 |        874 |       0 |   41 |   688 |      0 |      0 |    0 |          1 |
|             (grp_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1_fu_320)          |                           bd_0_hls_inst_0_dut_implement_Pipeline_PCA_filtermat_loop_VITIS_LOOP_160_1 |        161 |        151 |       0 |   10 |   187 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_12 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             mac_muladd_8s_8s_8ns_8_4_1_U261                                              |                                                       bd_0_hls_inst_0_dut_mac_muladd_8s_8s_8ns_8_4_1 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U                                   |                                               bd_0_hls_inst_0_dut_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|             sparsemux_7_2_8_1_1_U260                                                     |                                                              bd_0_hls_inst_0_dut_sparsemux_7_2_8_1_1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             urem_32ns_3ns_2_36_1_U259                                                    |                                                             bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1 |        738 |        707 |       0 |   31 |   499 |      0 |      0 |    0 |          0 |
|               (urem_32ns_3ns_2_36_1_U259)                                                |                                                             bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               dut_urem_32ns_3ns_2_36_1_divider_u                                         |                                                     bd_0_hls_inst_0_dut_urem_32ns_3ns_2_36_1_divider |        737 |        706 |       0 |   31 |   497 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_VITIS_LOOP_125_1_fu_297                                 |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_125_1 |         84 |         84 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_VITIS_LOOP_238_2_fu_349                                 |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_238_2 |         72 |         72 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_VITIS_LOOP_238_2_fu_349)                             |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_238_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                        bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init_11 |         72 |         72 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_implement_Pipeline_VITIS_LOOP_244_4_fu_360                                 |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_244_4 |        123 |        123 |       0 |    0 |   112 |      0 |      0 |    0 |          0 |
|             (grp_implement_Pipeline_VITIS_LOOP_244_4_fu_360)                             |                                              bd_0_hls_inst_0_dut_implement_Pipeline_VITIS_LOOP_244_4 |        101 |        101 |       0 |    0 |   110 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                     |                                           bd_0_hls_inst_0_dut_flow_control_loop_pipe_sequential_init |         22 |         22 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           iSortedBuf_U                                                                   |                                               bd_0_hls_inst_0_dut_implement_iSortedBuf_RAM_AUTO_1R1W |          8 |          8 |       0 |    0 |     0 |      0 |      1 |    0 |          0 |
|           mul_32ns_34ns_65_2_1_U305                                                      |                                                             bd_0_hls_inst_0_dut_mul_32ns_34ns_65_2_1 |         23 |         23 |       0 |    0 |    18 |      0 |      0 |    0 |          4 |
|           pcVecsNorm_1_U                                                                 |                                                bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_5 |         32 |          0 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecsNorm_2_U                                                                 |                                                bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_6 |         32 |          0 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecsNorm_U                                                                   |                                                bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_7 |         32 |          0 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecs_1_U                                                                     |                                                bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_8 |         32 |          0 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecs_2_U                                                                     |                                                bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_9 |         33 |          1 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|           pcVecs_U                                                                       |                                               bd_0_hls_inst_0_dut_implement_eigVals_RAM_AUTO_1R1W_10 |         32 |          0 |      32 |    0 |    64 |      0 |      0 |    0 |          0 |
|         mul_32ns_32ns_64_2_1_U331                                                        |                                                             bd_0_hls_inst_0_dut_mul_32ns_32ns_64_2_1 |         47 |         47 |       0 |    0 |    34 |      0 |      0 |    0 |          4 |
|         pca_m_pcVals_1_U                                                                 |                                                     bd_0_hls_inst_0_dut_pca_m_pcVals_1_RAM_AUTO_1R1W |         64 |          0 |      64 |    0 |   128 |      0 |      0 |    0 |          0 |
|         pca_m_pcVecs_U                                                                   |                                                       bd_0_hls_inst_0_dut_pca_m_pcVecs_RAM_AUTO_1R1W |         64 |         64 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         standarisedData_U                                                                |                                                  bd_0_hls_inst_0_dut_standarisedData_RAM_AUTO_1R1W_3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


