// Seed: 2511256212
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_7;
  timeprecision 1ps;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4,
    input tri1 id_5,
    output wire id_6
);
  assign id_6 = id_0;
  wire id_8;
  wire id_9;
  initial begin
    wait (id_9);
    force id_9 = !(id_0);
    disable id_10;
  end
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8, id_9
  );
endmodule
