0.6
2019.2
Oct 24 2019
19:01:44
F:/Learning/CPU/GitHub/cpu/cpu/cpu.sim/sim_1/synth/timing/xsim/Storage_sim_time_synth.v,1573482591,verilog,,F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sim_1/new/Storage_sim.v,,alu32;glbl,,,,,,,,
F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sim_1/new/Storage_sim.v,1573094217,verilog,,,,Storage_sim,,,,,,,,
