
*** Running vivado
    with args -log design_1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1260.555 ; gain = 6.637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_top_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19976
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [c:/Users/KevinWu/Desktop/pynq_project/pynq_demo/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/seg7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (1#1) [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/seg7.v:22]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:27]
WARNING: [Synth 8-3848] Net led4_b in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:28]
WARNING: [Synth 8-3848] Net led4_g in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:29]
WARNING: [Synth 8-3848] Net led4_r in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:30]
WARNING: [Synth 8-3848] Net led5_b in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:31]
WARNING: [Synth 8-3848] Net led5_g in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:32]
WARNING: [Synth 8-3848] Net led5_r in module/entity top does not have driver. [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (3#1) [c:/Users/KevinWu/Desktop/pynq_project/pynq_demo/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
WARNING: [Synth 8-7129] Port clk in module seg7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_b in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_g in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_r in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_b in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_g in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_r in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port ar[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[3] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_b in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_g in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led4_r in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_b in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_g in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led5_r in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ar[7] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sysclk in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module design_1_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module design_1_top_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     8|
|5     |FDCE |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    15|
|2     |  inst   |top    |    15|
|3     |    seg7 |seg7   |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1260.555 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1260.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1260.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 95245f13
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1260.555 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/project_1/project_1.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1480.387 ; gain = 219.832
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_0_0, cache-ID = 2c7f8891590d630f
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/KevinWu/Desktop/pynq_project/pynq_demo/project_1/project_1.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 23 14:43:28 2022...
