Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  2 12:36:41 2021
| Host         : snownp-stg4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PongWithSound_timing_summary_routed.rpt -pb PongWithSound_timing_summary_routed.pb -rpx PongWithSound_timing_summary_routed.rpx -warn_on_violation
| Design       : PongWithSound
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 91 register/latch pins with no clock driven by root clock pin: Clock (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.190        0.000                      0                  295        0.103        0.000                      0                  295        3.000        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
soundUnit/clockUnit/inst/Clock100MHz  {0.000 5.000}      10.000          100.000         
  Clock50MHz_Clk50MHz                 {0.000 5.000}      10.000          100.000         
  clkfbout_Clk50MHz                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
soundUnit/clockUnit/inst/Clock100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  Clock50MHz_Clk50MHz                       4.190        0.000                      0                  295        0.103        0.000                      0                  295        4.500        0.000                       0                   141  
  clkfbout_Clk50MHz                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  soundUnit/clockUnit/inst/Clock100MHz
  To Clock:  soundUnit/clockUnit/inst/Clock100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soundUnit/clockUnit/inst/Clock100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soundUnit/clockUnit/inst/Clock100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clock50MHz_Clk50MHz
  To Clock:  Clock50MHz_Clk50MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.495ns (30.192%)  route 3.457ns (69.808%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.727     6.576    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.492    11.495    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/C
                         clock pessimism             -0.001    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X53Y100        FDRE (Setup_fdre_C_R)       -0.653    10.766    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.495ns (30.192%)  route 3.457ns (69.808%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.727     6.576    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.492    11.495    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[17]/C
                         clock pessimism             -0.001    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X53Y100        FDRE (Setup_fdre_C_R)       -0.653    10.766    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.495ns (30.192%)  route 3.457ns (69.808%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.727     6.576    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.492    11.495    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/C
                         clock pessimism             -0.001    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X53Y100        FDRE (Setup_fdre_C_R)       -0.653    10.766    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.495ns (30.192%)  route 3.457ns (69.808%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.727     6.576    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.492    11.495    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]/C
                         clock pessimism             -0.001    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X53Y100        FDRE (Setup_fdre_C_R)       -0.653    10.766    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.495ns (30.368%)  route 3.428ns (69.632%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.699     6.547    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y96         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.501    11.504    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y96         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[0]/C
                         clock pessimism              0.096    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.653    10.873    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.495ns (30.368%)  route 3.428ns (69.632%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.699     6.547    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y96         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.501    11.504    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y96         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[1]/C
                         clock pessimism              0.096    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.653    10.873    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.495ns (30.368%)  route 3.428ns (69.632%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.699     6.547    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y96         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.501    11.504    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y96         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[2]/C
                         clock pessimism              0.096    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.653    10.873    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.495ns (30.368%)  route 3.428ns (69.632%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.699     6.547    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y96         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.501    11.504    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y96         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[3]/C
                         clock pessimism              0.096    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X53Y96         FDRE (Setup_fdre_C_R)       -0.653    10.873    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.495ns (30.612%)  route 3.389ns (69.388%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.660     6.508    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.502    11.505    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]/C
                         clock pessimism              0.096    11.601    
                         clock uncertainty           -0.074    11.527    
    SLICE_X53Y99         FDRE (Setup_fdre_C_R)       -0.653    10.874    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.495ns (30.612%)  route 3.389ns (69.388%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.622     1.624    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456     2.080 r  soundUnit/NoteUnit/UnitInput/NoteD_reg[0]/Q
                         net (fo=34, routed)          1.752     3.833    soundUnit/NoteUnit/NoteDWave/sel0__0[0]
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.124     3.957 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     3.957    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_i_5__0_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.358 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.358    soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__0_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.515 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter0_carry__1/CO[1]
                         net (fo=2, routed)           0.977     5.492    soundUnit/NoteUnit/UnitInput/WaveformCounter_reg[19][0]
    SLICE_X54Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.849 r  soundUnit/NoteUnit/UnitInput/WaveformCounter[0]_i_1__0/O
                         net (fo=20, routed)          0.660     6.508    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]_0
    SLICE_X53Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.502    11.505    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[13]/C
                         clock pessimism              0.096    11.601    
                         clock uncertainty           -0.074    11.527    
    SLICE_X53Y99         FDRE (Setup_fdre_C_R)       -0.653    10.874    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  4.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563     0.565    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/Q
                         net (fo=3, routed)           0.120     0.826    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.986 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.987    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.041 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.041    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0_n_7
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830     0.832    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/C
                         clock pessimism              0.000     0.832    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     0.937    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563     0.565    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/Q
                         net (fo=3, routed)           0.120     0.826    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.986 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.987    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.052 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.052    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0_n_5
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830     0.832    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/C
                         clock pessimism              0.000     0.832    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     0.937    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563     0.565    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/Q
                         net (fo=3, routed)           0.120     0.826    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.986 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.987    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.077 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.077    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0_n_6
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830     0.832    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[17]/C
                         clock pessimism              0.000     0.832    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     0.937    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.563     0.565    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/Q
                         net (fo=3, routed)           0.120     0.826    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.986 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.987    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.077 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.077    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0_n_4
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830     0.832    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X53Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]/C
                         clock pessimism              0.000     0.832    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     0.937    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.786%)  route 0.220ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/Q
                         net (fo=32, routed)          0.220     0.911    soundUnit/NoteUnit/NoteEWave/sel0__1[0]
    SLICE_X50Y92         FDRE                                         r  soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteEWave/Clock50MHz
    SLICE_X50Y92         FDRE                                         r  soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[0]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X50Y92         FDRE (Hold_fdre_C_CE)       -0.069     0.760    soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.786%)  route 0.220ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/Q
                         net (fo=32, routed)          0.220     0.911    soundUnit/NoteUnit/NoteEWave/sel0__1[0]
    SLICE_X50Y92         FDRE                                         r  soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteEWave/Clock50MHz
    SLICE_X50Y92         FDRE                                         r  soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[1]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X50Y92         FDRE (Hold_fdre_C_CE)       -0.069     0.760    soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.786%)  route 0.220ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/Q
                         net (fo=32, routed)          0.220     0.911    soundUnit/NoteUnit/NoteEWave/sel0__1[0]
    SLICE_X50Y92         FDRE                                         r  soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteEWave/Clock50MHz
    SLICE_X50Y92         FDRE                                         r  soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[2]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X50Y92         FDRE (Hold_fdre_C_CE)       -0.069     0.760    soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.786%)  route 0.220ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  soundUnit/NoteUnit/UnitInput/NoteE_reg[0]/Q
                         net (fo=32, routed)          0.220     0.911    soundUnit/NoteUnit/NoteEWave/sel0__1[0]
    SLICE_X50Y92         FDRE                                         r  soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteEWave/Clock50MHz
    SLICE_X50Y92         FDRE                                         r  soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[3]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X50Y92         FDRE (Hold_fdre_C_CE)       -0.069     0.760    soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 soundUnit/PlayNoteUnit/State_reg/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/UnitInput/NoteC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.564    soundUnit/PlayNoteUnit/Clock50MHz
    SLICE_X57Y91         FDCE                                         r  soundUnit/PlayNoteUnit/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  soundUnit/PlayNoteUnit/State_reg/Q
                         net (fo=9, routed)           0.135     0.839    soundUnit/Sheet/State
    SLICE_X56Y91         LUT3 (Prop_lut3_I1_O)        0.045     0.884 r  soundUnit/Sheet/NoteC[2]_i_1/O
                         net (fo=1, routed)           0.000     0.884    soundUnit/NoteUnit/UnitInput/NoteArray[0]
    SLICE_X56Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/UnitInput/Clock50MHz
    SLICE_X56Y91         FDCE                                         r  soundUnit/NoteUnit/UnitInput/NoteC_reg[2]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X56Y91         FDCE (Hold_fdce_C_D)         0.120     0.697    soundUnit/NoteUnit/UnitInput/NoteC_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 soundUnit/PlayOneShot/State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/Reader/State_reg/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.561     0.563    soundUnit/PlayOneShot/Clock50MHz
    SLICE_X54Y91         FDRE                                         r  soundUnit/PlayOneShot/State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  soundUnit/PlayOneShot/State_reg[0]/Q
                         net (fo=3, routed)           0.094     0.821    soundUnit/PlayOneShot/Q[0]
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.045     0.866 r  soundUnit/PlayOneShot/State_i_1/O
                         net (fo=1, routed)           0.000     0.866    soundUnit/Reader/State_reg_1
    SLICE_X55Y91         FDCE                                         r  soundUnit/Reader/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831     0.833    soundUnit/Reader/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/Reader/State_reg/C
                         clock pessimism             -0.257     0.576    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.091     0.667    soundUnit/Reader/State_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock50MHz_Clk50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    soundUnit/clockUnit/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y93     soundUnit/NoteUnit/NoteCWave/WaveformCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y95     soundUnit/NoteUnit/NoteCWave/WaveformCounter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y97     soundUnit/NoteUnit/NoteCWave/Waveform_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y97     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y97     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y97     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y98     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y98     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y95     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y95     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y95     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y92     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y92     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y92     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y93     soundUnit/NoteUnit/NoteCWave/WaveformCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y95     soundUnit/NoteUnit/NoteCWave/WaveformCounter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y95     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y95     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y95     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y93     soundUnit/NoteUnit/NoteEWave/WaveformCounter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk50MHz
  To Clock:  clkfbout_Clk50MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    soundUnit/clockUnit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBOUT



