{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  4 03:28:01 2012 " "Info: Processing started: Tue Dec  4 03:28:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 304 16 184 320 "CLOCK" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK " "Info: No valid register-to-register data paths exist for clock \"CLOCK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst LOAD CLOCK 3.907 ns register " "Info: tsu for register \"inst\" (data pin = \"LOAD\", clock pin = \"CLOCK\") is 3.907 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.575 ns + Longest pin register " "Info: + Longest pin to register delay is 7.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns LOAD 1 PIN PIN_V1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 4; PIN Node = 'LOAD'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 72 16 184 88 "LOAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.063 ns) + CELL(0.660 ns) 7.575 ns inst 2 REG LCFF_X57_Y8_N9 1 " "Info: 2: + IC(6.063 ns) + CELL(0.660 ns) = 7.575 ns; Loc. = LCFF_X57_Y8_N9; Fanout = 1; REG Node = 'inst'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.723 ns" { LOAD inst } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 328 392 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 19.96 % ) " "Info: Total cell delay = 1.512 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.063 ns ( 80.04 % ) " "Info: Total interconnect delay = 6.063 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.575 ns" { LOAD inst } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.575 ns" { LOAD {} LOAD~combout {} inst {} } { 0.000ns 0.000ns 6.063ns } { 0.000ns 0.852ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 328 392 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.632 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 3.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 304 16 184 320 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.537 ns) 3.632 ns inst 2 REG LCFF_X57_Y8_N9 1 " "Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N9; Fanout = 1; REG Node = 'inst'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK inst } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 328 392 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 38.24 % ) " "Info: Total cell delay = 1.389 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.243 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.575 ns" { LOAD inst } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.575 ns" { LOAD {} LOAD~combout {} inst {} } { 0.000ns 0.000ns 6.063ns } { 0.000ns 0.852ns 0.660ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Q0 inst3 7.727 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Q0\" through register \"inst3\" is 7.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 3.632 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 3.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 304 16 184 320 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.537 ns) 3.632 ns inst3 2 REG LCFF_X57_Y8_N19 1 " "Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N19; Fanout = 1; REG Node = 'inst3'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 784 848 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 38.24 % ) " "Info: Total cell delay = 1.389 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.243 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst3 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst3 {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 784 848 272 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.845 ns + Longest register pin " "Info: + Longest register to pin delay is 3.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X57_Y8_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y8_N19; Fanout = 1; REG Node = 'inst3'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 784 848 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(2.828 ns) 3.845 ns Q0 2 PIN PIN_U18 0 " "Info: 2: + IC(1.017 ns) + CELL(2.828 ns) = 3.845 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'Q0'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.845 ns" { inst3 Q0 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 320 872 1048 336 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 73.55 % ) " "Info: Total cell delay = 2.828 ns ( 73.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 26.45 % ) " "Info: Total interconnect delay = 1.017 ns ( 26.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.845 ns" { inst3 Q0 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.845 ns" { inst3 {} Q0 {} } { 0.000ns 1.017ns } { 0.000ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst3 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst3 {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.845 ns" { inst3 Q0 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.845 ns" { inst3 {} Q0 {} } { 0.000ns 1.017ns } { 0.000ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst1 LD2 CLOCK 1.271 ns register " "Info: th for register \"inst1\" (data pin = \"LD2\", clock pin = \"CLOCK\") is 1.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.632 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 3.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 304 16 184 320 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.537 ns) 3.632 ns inst1 2 REG LCFF_X57_Y8_N23 1 " "Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N23; Fanout = 1; REG Node = 'inst1'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK inst1 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 480 544 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 38.24 % ) " "Info: Total cell delay = 1.389 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.243 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst1 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst1 {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 480 544 272 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.627 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns LD2 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'LD2'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LD2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 32 496 664 48 "LD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.149 ns) 2.543 ns inst1~feeder 2 COMB LCCOMB_X57_Y8_N22 1 " "Info: 2: + IC(1.395 ns) + CELL(0.149 ns) = 2.543 ns; Loc. = LCCOMB_X57_Y8_N22; Fanout = 1; COMB Node = 'inst1~feeder'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.544 ns" { LD2 inst1~feeder } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 480 544 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.627 ns inst1 3 REG LCFF_X57_Y8_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.627 ns; Loc. = LCFF_X57_Y8_N23; Fanout = 1; REG Node = 'inst1'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { inst1~feeder inst1 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 480 544 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 46.90 % ) " "Info: Total cell delay = 1.232 ns ( 46.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.395 ns ( 53.10 % ) " "Info: Total interconnect delay = 1.395 ns ( 53.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.627 ns" { LD2 inst1~feeder inst1 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.627 ns" { LD2 {} LD2~combout {} inst1~feeder {} inst1 {} } { 0.000ns 0.000ns 1.395ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst1 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst1 {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.627 ns" { LD2 inst1~feeder inst1 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.627 ns" { LD2 {} LD2~combout {} inst1~feeder {} inst1 {} } { 0.000ns 0.000ns 1.395ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  4 03:28:01 2012 " "Info: Processing ended: Tue Dec  4 03:28:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
