Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 13 23:41:06 2023
| Host         : DESKTOP-JKUPK39 running 64-bit major release  (build 9200)
| Command      : report_methodology -file test_UART_packet_wrapper_methodology_drc_routed.rpt -pb test_UART_packet_wrapper_methodology_drc_routed.pb -rpx test_UART_packet_wrapper_methodology_drc_routed.rpx
| Design       : test_UART_packet_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_test_UART_packet_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 7          |
| TIMING-20 | Warning  | Non-clocked latch             | 24         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SPI_M_0_io0_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SPI_M_0_io1_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SPI_M_0_sck_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SPI_M_0_ss_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[0] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[1] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[2] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[3] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[4] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[5] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[6] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[7] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_b_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[0] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[1] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[2] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[3] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[4] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[5] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[6] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[7] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_g_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[0] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[1] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[2] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[3] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[4] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[5] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[6] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[7] cannot be properly analyzed as its control pin test_UART_packet_i/jstk_uart_bridge_0_0/U0/led_r_reg[7]/G is not reached by a timing clock
Related violations: <none>


