

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Sat Feb 15 08:05:16 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.562 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_process_r_fu_328       |process_r       |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
        |grp_reload_weights_fu_572  |reload_weights  |      411|      411| 2.697 us | 2.697 us |  410|  410| dataflow |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+----------+----------+-----+
|       Name      | BRAM_18K| DSP48E|    FF    |    LUT   | URAM|
+-----------------+---------+-------+----------+----------+-----+
|DSP              |        -|      -|         -|         -|    -|
|Expression       |        -|      -|         0|        50|    -|
|FIFO             |        -|      -|         -|         -|    -|
|Instance         |    42654|  60960|  29957604|  11409380|    -|
|Memory           |        0|      -|      3200|       100|    0|
|Multiplexer      |        -|      -|         -|      3987|    -|
|Register         |        -|      -|        98|         -|    -|
+-----------------+---------+-------+----------+----------+-----+
|Total            |    42654|  60960|  29960902|  11413517|    0|
+-----------------+---------+-------+----------+----------+-----+
|Available        |      280|    220|    106400|     53200|    0|
+-----------------+---------+-------+----------+----------+-----+
|Utilization (%)  |    15233|  27709|     28158|     21453|    0|
+-----------------+---------+-------+----------+----------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----------+----------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|    FF    |    LUT   | URAM|
    +---------------------------+----------------+---------+-------+----------+----------+-----+
    |grp_process_r_fu_328       |process_r       |    42653|  60960|  29957452|  11408890|    0|
    |grp_reload_weights_fu_572  |reload_weights  |        1|      0|       152|       490|    0|
    +---------------------------+----------------+---------+-------+----------+----------+-----+
    |Total                      |                |    42654|  60960|  29957604|  11409380|    0|
    +---------------------------+----------------+---------+-------+----------+----------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Conv_0_weights_V_0_0_1_U   |Block_proc_Conv_0b0s  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_U     |Block_proc_Conv_0b1s  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_24_U  |Block_proc_Conv_0b2s  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_23_U  |Block_proc_Conv_0b3s  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_22_U  |Block_proc_Conv_0b4t  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_21_U  |Block_proc_Conv_0b5t  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_20_U  |Block_proc_Conv_0b6t  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_19_U  |Block_proc_Conv_0b7t  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_18_U  |Block_proc_Conv_0b8t  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_17_U  |Block_proc_Conv_0b9t  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_24_U  |Block_proc_Conv_0bDo  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_23_U  |Block_proc_Conv_0bEo  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_22_U  |Block_proc_Conv_0bFp  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_21_U  |Block_proc_Conv_0bGp  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_20_U  |Block_proc_Conv_0bHp  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_19_U  |Block_proc_Conv_0bIp  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_18_U  |Block_proc_Conv_0bJp  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_17_U  |Block_proc_Conv_0bKp  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_16_U  |Block_proc_Conv_0bLp  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_15_U  |Block_proc_Conv_0bMq  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_14_U  |Block_proc_Conv_0bNq  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_13_U  |Block_proc_Conv_0bOq  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_12_U  |Block_proc_Conv_0bPq  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_11_U  |Block_proc_Conv_0bQq  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_10_U  |Block_proc_Conv_0bRq  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_9_U   |Block_proc_Conv_0bSr  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_8_U   |Block_proc_Conv_0bTr  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_7_U   |Block_proc_Conv_0bUr  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_6_U   |Block_proc_Conv_0bVr  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_5_U   |Block_proc_Conv_0bWr  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_4_U   |Block_proc_Conv_0bXr  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_3_U   |Block_proc_Conv_0bYs  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_0_2_U   |Block_proc_Conv_0bZs  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_14_U  |Block_proc_Conv_0c0C  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_13_U  |Block_proc_Conv_0c1C  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_12_U  |Block_proc_Conv_0c2C  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_11_U  |Block_proc_Conv_0c3C  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_10_U  |Block_proc_Conv_0c4D  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_9_U   |Block_proc_Conv_0c5D  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_8_U   |Block_proc_Conv_0c6D  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_7_U   |Block_proc_Conv_0c7D  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_6_U   |Block_proc_Conv_0c8D  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_5_U   |Block_proc_Conv_0c9D  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_15_U  |Block_proc_Conv_0cAy  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_14_U  |Block_proc_Conv_0cBy  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_13_U  |Block_proc_Conv_0cCy  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_12_U  |Block_proc_Conv_0cDy  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_11_U  |Block_proc_Conv_0cEy  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_10_U  |Block_proc_Conv_0cFz  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_9_U   |Block_proc_Conv_0cGz  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_8_U   |Block_proc_Conv_0cHz  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_7_U   |Block_proc_Conv_0cIz  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_6_U   |Block_proc_Conv_0cJz  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_5_U   |Block_proc_Conv_0cKz  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_4_U   |Block_proc_Conv_0cLz  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_3_U   |Block_proc_Conv_0cMA  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_2_U   |Block_proc_Conv_0cNA  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_1_U   |Block_proc_Conv_0cOA  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_U     |Block_proc_Conv_0cPA  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_24_U  |Block_proc_Conv_0cQA  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_23_U  |Block_proc_Conv_0cRA  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_22_U  |Block_proc_Conv_0cSB  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_21_U  |Block_proc_Conv_0cTB  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_20_U  |Block_proc_Conv_0cUB  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_19_U  |Block_proc_Conv_0cVB  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_18_U  |Block_proc_Conv_0cWB  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_17_U  |Block_proc_Conv_0cXB  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_16_U  |Block_proc_Conv_0cYC  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_15_U  |Block_proc_Conv_0cZC  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_16_U  |Block_proc_Conv_0cau  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_15_U  |Block_proc_Conv_0cbu  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_14_U  |Block_proc_Conv_0ccu  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_13_U  |Block_proc_Conv_0cdu  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_12_U  |Block_proc_Conv_0ceu  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_11_U  |Block_proc_Conv_0cfu  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_10_U  |Block_proc_Conv_0cgu  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_9_U   |Block_proc_Conv_0chv  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_8_U   |Block_proc_Conv_0civ  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_7_U   |Block_proc_Conv_0cjv  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_6_U   |Block_proc_Conv_0ckv  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_5_U   |Block_proc_Conv_0clv  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_4_U   |Block_proc_Conv_0cmv  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_3_U   |Block_proc_Conv_0cnw  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_2_U   |Block_proc_Conv_0cow  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_1_U   |Block_proc_Conv_0cpw  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_1_U     |Block_proc_Conv_0cqw  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_24_U  |Block_proc_Conv_0crw  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_23_U  |Block_proc_Conv_0csw  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_22_U  |Block_proc_Conv_0ctx  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_21_U  |Block_proc_Conv_0cux  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_20_U  |Block_proc_Conv_0cvx  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_19_U  |Block_proc_Conv_0cwx  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_18_U  |Block_proc_Conv_0cxx  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_17_U  |Block_proc_Conv_0cyx  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_2_16_U  |Block_proc_Conv_0czy  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_4_U   |Block_proc_Conv_0daE  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_3_U   |Block_proc_Conv_0dbE  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_2_U   |Block_proc_Conv_0dcE  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_1_U   |Block_proc_Conv_0ddE  |        0|  32|   1|    0|     4|   16|     1|           64|
    |Conv_0_weights_V_0_3_U     |Block_proc_Conv_0deE  |        0|  32|   1|    0|     4|   16|     1|           64|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                      |        0|3200| 100|    0|   400| 1600|   100|         6400|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_predicate_op120_call_state2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln175_fu_812_p2                        |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln177_fu_818_p2                        |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_process_r_fu_328_ap_done        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_process_r_fu_328_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_reload_weights_fu_572_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_reload_weights_fu_572_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  50|          71|           9|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |Conv_0_weights_V_0_0_10_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_10_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_10_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_11_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_11_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_11_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_12_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_12_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_12_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_13_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_13_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_13_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_14_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_14_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_14_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_15_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_15_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_15_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_16_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_16_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_16_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_17_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_17_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_17_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_18_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_18_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_18_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_19_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_19_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_19_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_1_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_1_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_1_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_20_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_20_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_20_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_21_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_21_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_21_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_22_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_22_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_22_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_23_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_23_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_23_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_24_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_24_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_24_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_2_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_2_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_2_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_3_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_3_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_3_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_4_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_4_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_4_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_5_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_5_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_5_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_6_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_6_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_6_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_7_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_7_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_7_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_8_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_8_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_8_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_9_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_9_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_9_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_0_address0      |  15|          3|    2|          6|
    |Conv_0_weights_V_0_0_ce0           |  15|          3|    1|          3|
    |Conv_0_weights_V_0_0_we0           |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_10_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_10_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_10_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_11_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_11_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_11_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_12_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_12_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_12_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_13_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_13_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_13_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_14_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_14_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_14_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_15_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_15_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_15_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_16_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_16_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_16_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_17_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_17_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_17_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_18_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_18_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_18_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_19_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_19_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_19_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_1_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_1_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_1_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_20_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_20_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_20_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_21_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_21_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_21_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_22_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_22_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_22_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_23_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_23_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_23_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_24_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_24_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_24_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_2_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_2_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_2_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_3_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_3_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_3_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_4_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_4_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_4_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_5_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_5_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_5_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_6_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_6_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_6_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_7_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_7_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_7_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_8_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_8_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_8_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_9_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_9_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_9_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_1_address0      |  15|          3|    2|          6|
    |Conv_0_weights_V_0_1_ce0           |  15|          3|    1|          3|
    |Conv_0_weights_V_0_1_we0           |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_10_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_10_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_10_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_11_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_11_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_11_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_12_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_12_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_12_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_13_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_13_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_13_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_14_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_14_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_14_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_15_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_15_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_15_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_16_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_16_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_16_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_17_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_17_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_17_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_18_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_18_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_18_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_19_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_19_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_19_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_1_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_1_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_1_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_20_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_20_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_20_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_21_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_21_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_21_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_22_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_22_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_22_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_23_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_23_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_23_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_24_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_24_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_24_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_2_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_2_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_2_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_3_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_3_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_3_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_4_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_4_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_4_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_5_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_5_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_5_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_6_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_6_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_6_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_7_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_7_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_7_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_8_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_8_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_8_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_9_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_9_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_9_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_2_address0      |  15|          3|    2|          6|
    |Conv_0_weights_V_0_2_ce0           |  15|          3|    1|          3|
    |Conv_0_weights_V_0_2_we0           |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_10_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_10_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_10_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_11_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_11_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_11_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_12_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_12_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_12_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_13_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_13_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_13_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_14_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_14_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_14_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_15_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_15_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_15_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_16_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_16_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_16_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_17_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_17_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_17_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_18_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_18_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_18_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_19_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_19_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_19_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_1_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_1_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_1_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_20_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_20_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_20_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_21_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_21_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_21_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_22_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_22_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_22_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_23_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_23_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_23_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_24_address0   |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_24_ce0        |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_24_we0        |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_2_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_2_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_2_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_3_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_3_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_3_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_4_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_4_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_4_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_5_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_5_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_5_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_6_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_6_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_6_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_7_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_7_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_7_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_8_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_8_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_8_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_9_address0    |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_9_ce0         |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_9_we0         |   9|          2|    1|          2|
    |Conv_0_weights_V_0_3_address0      |  15|          3|    2|          6|
    |Conv_0_weights_V_0_3_ce0           |  15|          3|    1|          3|
    |Conv_0_weights_V_0_3_we0           |   9|          2|    1|          2|
    |ap_NS_fsm                          |  15|          3|    1|          3|
    |ap_done                            |   9|          2|    1|          2|
    |m_axi_fpgaconvnet_in_0_V_ARVALID   |   9|          2|    1|          2|
    |m_axi_fpgaconvnet_in_0_V_RREADY    |   9|          2|    1|          2|
    |m_axi_fpgaconvnet_out_0_V_AWVALID  |   9|          2|    1|          2|
    |m_axi_fpgaconvnet_out_0_V_BREADY   |   9|          2|    1|          2|
    |m_axi_fpgaconvnet_out_0_V_WVALID   |   9|          2|    1|          2|
    |m_axi_fpgaconvnet_wr_0_V_ARVALID   |   9|          2|    1|          2|
    |m_axi_fpgaconvnet_wr_0_V_RREADY    |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |3987|        819|  409|       1119|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   2|   0|    2|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_sync_reg_grp_process_r_fu_328_ap_done        |   1|   0|    1|          0|
    |ap_sync_reg_grp_process_r_fu_328_ap_ready       |   1|   0|    1|          0|
    |ap_sync_reg_grp_reload_weights_fu_572_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_reload_weights_fu_572_ap_ready  |   1|   0|    1|          0|
    |fpgaconvnet_in_0_V_s_reg_839                    |  29|   0|   29|          0|
    |fpgaconvnet_out_0_V_1_reg_834                   |  29|   0|   29|          0|
    |fpgaconvnet_wr_0_V_s_reg_829                    |  29|   0|   29|          0|
    |grp_process_r_fu_328_ap_start_reg               |   1|   0|    1|          0|
    |grp_reload_weights_fu_572_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln175_reg_844                              |   1|   0|    1|          0|
    |icmp_ln177_reg_848                              |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  98|   0|   98|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |         Block__proc        | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |         Block__proc        | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |         Block__proc        | return value |
|ap_done                             | out |    1| ap_ctrl_hs |         Block__proc        | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |         Block__proc        | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |         Block__proc        | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |         Block__proc        | return value |
|mode                                |  in |   32|   ap_none  |            mode            |    scalar    |
|weights_reloading_index             |  in |   32|   ap_none  |   weights_reloading_index  |    scalar    |
|m_axi_fpgaconvnet_in_0_V_AWVALID    | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWREADY    |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWADDR     | out |   32|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWID       | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWLEN      | out |   32|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWSIZE     | out |    3|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWBURST    | out |    2|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWLOCK     | out |    2|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWCACHE    | out |    4|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWPROT     | out |    3|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWQOS      | out |    4|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWREGION   | out |    4|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_AWUSER     | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_WVALID     | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_WREADY     |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_WDATA      | out |   64|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_WSTRB      | out |    8|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_WLAST      | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_WID        | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_WUSER      | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARVALID    | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARREADY    |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARADDR     | out |   32|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARID       | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARLEN      | out |   32|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARSIZE     | out |    3|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARBURST    | out |    2|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARLOCK     | out |    2|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARCACHE    | out |    4|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARPROT     | out |    3|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARQOS      | out |    4|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARREGION   | out |    4|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_ARUSER     | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_RVALID     |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_RREADY     | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_RDATA      |  in |   64|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_RLAST      |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_RID        |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_RUSER      |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_RRESP      |  in |    2|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_BVALID     |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_BREADY     | out |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_BRESP      |  in |    2|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_BID        |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|m_axi_fpgaconvnet_in_0_V_BUSER      |  in |    1|    m_axi   |     fpgaconvnet_in_0_V     |    pointer   |
|fpgaconvnet_in_0_V_offset           |  in |   32|   ap_none  |  fpgaconvnet_in_0_V_offset |    scalar    |
|m_axi_fpgaconvnet_out_0_V_AWVALID   | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWREADY   |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWADDR    | out |   32|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWID      | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWLEN     | out |   32|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWSIZE    | out |    3|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWBURST   | out |    2|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWLOCK    | out |    2|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWCACHE   | out |    4|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWPROT    | out |    3|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWQOS     | out |    4|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWREGION  | out |    4|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_AWUSER    | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_WVALID    | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_WREADY    |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_WDATA     | out |   64|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_WSTRB     | out |    8|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_WLAST     | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_WID       | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_WUSER     | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARVALID   | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARREADY   |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARADDR    | out |   32|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARID      | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARLEN     | out |   32|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARSIZE    | out |    3|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARBURST   | out |    2|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARLOCK    | out |    2|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARCACHE   | out |    4|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARPROT    | out |    3|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARQOS     | out |    4|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARREGION  | out |    4|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_ARUSER    | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_RVALID    |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_RREADY    | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_RDATA     |  in |   64|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_RLAST     |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_RID       |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_RUSER     |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_RRESP     |  in |    2|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_BVALID    |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_BREADY    | out |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_BRESP     |  in |    2|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_BID       |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|m_axi_fpgaconvnet_out_0_V_BUSER     |  in |    1|    m_axi   |     fpgaconvnet_out_0_V    |    pointer   |
|fpgaconvnet_out_0_V_offset          |  in |   32|   ap_none  | fpgaconvnet_out_0_V_offset |    scalar    |
|m_axi_fpgaconvnet_wr_0_V_AWVALID    | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWREADY    |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWADDR     | out |   32|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWID       | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWLEN      | out |   32|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWSIZE     | out |    3|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWBURST    | out |    2|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWLOCK     | out |    2|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWCACHE    | out |    4|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWPROT     | out |    3|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWQOS      | out |    4|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWREGION   | out |    4|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_AWUSER     | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_WVALID     | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_WREADY     |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_WDATA      | out |   64|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_WSTRB      | out |    8|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_WLAST      | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_WID        | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_WUSER      | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARVALID    | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARREADY    |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARADDR     | out |   32|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARID       | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARLEN      | out |   32|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARSIZE     | out |    3|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARBURST    | out |    2|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARLOCK     | out |    2|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARCACHE    | out |    4|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARPROT     | out |    3|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARQOS      | out |    4|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARREGION   | out |    4|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_ARUSER     | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_RVALID     |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_RREADY     | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_RDATA      |  in |   64|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_RLAST      |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_RID        |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_RUSER      |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_RRESP      |  in |    2|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_BVALID     |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_BREADY     | out |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_BRESP      |  in |    2|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_BID        |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|m_axi_fpgaconvnet_wr_0_V_BUSER      |  in |    1|    m_axi   |     fpgaconvnet_wr_0_V     |    pointer   |
|fpgaconvnet_wr_0_V_offset           |  in |   32|   ap_none  |  fpgaconvnet_wr_0_V_offset |    scalar    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+

