module partsel_00747(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [6:28] x4;
  wire [30:5] x5;
  wire signed [31:7] x6;
  wire [2:29] x7;
  wire signed [29:2] x8;
  wire signed [2:29] x9;
  wire signed [27:3] x10;
  wire signed [5:26] x11;
  wire [27:2] x12;
  wire signed [29:1] x13;
  wire signed [2:27] x14;
  wire [27:3] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [29:4] p0 = 104970475;
  localparam signed [26:0] p1 = 865722472;
  localparam [26:4] p2 = 324036093;
  localparam signed [31:4] p3 = 44347988;
  assign x4 = p0[14 +: 1];
  assign x5 = p3;
  assign x6 = (ctrl[1] || !ctrl[3] || ctrl[0] ? ({2{x2[9 + s1]}} + p3[0 + s2 +: 7]) : {({{2{x2}}, (p2 | (((p0[1 + s3 +: 4] + p3) | p1[9 +: 3]) + ((x0[10] - p2[9 + s0 +: 3]) - (x5 & x3[29 + s0 +: 4]))))} + x2[17]), (!ctrl[1] || ctrl[1] && ctrl[3] ? (((p0[21 + s3 -: 7] & x5[8]) ^ x3) | {x1[9], x5[18 -: 2]}) : (((x5 ^ (x4 ^ x2[22])) - p3[17 -: 2]) & {2{(x2[10] + x1[22 -: 4])}}))});
  assign x7 = {(x0[7 + s3] | p3[15 -: 1]), ((p1[15] + p2[11 +: 2]) & p1)};
  assign x8 = x2[18 +: 1];
  assign x9 = x7;
  assign x10 = ((ctrl[2] && !ctrl[1] || !ctrl[1] ? {2{x4[21 + s3 -: 3]}} : p0[21 -: 2]) - p0[16 -: 4]);
  assign x11 = x1[21];
  assign x12 = x8[12 + s3];
  assign x13 = ((ctrl[1] && ctrl[3] && !ctrl[2] ? {x6, p2[14 + s1 -: 8]} : (ctrl[0] && ctrl[1] || ctrl[3] ? x10[19 +: 1] : ({2{p2[9 + s2]}} & (p3[18 +: 3] | p1[16 + s3 +: 1])))) - x7[16 -: 1]);
  assign x14 = p0;
  assign x15 = x8[15 +: 2];
  assign y0 = x9[12 +: 3];
  assign y1 = (!ctrl[1] && !ctrl[2] || ctrl[0] ? x7 : x8[16 +: 3]);
  assign y2 = (!ctrl[0] && !ctrl[3] && ctrl[0] ? (x3 | x7[9]) : x7[22 + s1 -: 8]);
  assign y3 = p0;
endmodule
