#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 18 21:04:36 2024
# Process ID: 10776
# Current directory: C:/Users/ethem/ELE_432_Project/fpga_proect
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17556 C:\Users\ethem\ELE_432_Project\fpga_proect\fpga_proect.xpr
# Log file: C:/Users/ethem/ELE_432_Project/fpga_proect/vivado.log
# Journal file: C:/Users/ethem/ELE_432_Project/fpga_proect\vivado.jou
# Running On: DESKTOP-T0BPI3M, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 34222 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/samil/fpga_proect' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.711 ; gain = 499.570
update_compile_order -fileset sources_1
file mkdir C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new
close [ open C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_1.v w ]
add_files C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_1.v
update_compile_order -fileset sources_1
close [ open C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_1.mem w ]
add_files C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_1.mem
export_ip_user_files -of_objects  [get_files C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_1.v] -no_script -reset -force -quiet
remove_files  C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_1.v
file delete -force C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_1.v
close [ open C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_3.mem w ]
add_files C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_3.mem
close [ open C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_2.mem w ]
add_files C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/new/font_2.mem
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ELE_432_Top_Module
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2406.508 ; gain = 424.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ELE_432_Top_Module' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'Divided_Clock' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/div_clk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Divided_Clock' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/div_clk.v:1]
INFO: [Synth 8-6157] synthesizing module 'pdm_microphone' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pdm_clk_gen' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_clok_gen.sv:23]
	Parameter INPUT_FREQ bound to: 25000000 - type: integer 
	Parameter OUTPUT_FREQ bound to: 2400000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_clk_gen' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_clok_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cic_compiler_0' [C:/Users/ethem/ELE_432_Project/fpga_proect/.Xil/Vivado-10776-DESKTOP-T0BPI3M/realtime/cic_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cic_compiler_0' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/.Xil/Vivado-10776-DESKTOP-T0BPI3M/realtime/cic_compiler_0_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'm_axis_data_tdata' does not match port width (16) of module 'cic_compiler_0' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'pdm_microphone' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Inverter' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/inverter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Inverter' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/inverter.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:1]
INFO: [Synth 8-3876] $readmem data file 'font_1.mem' is read successfully [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:124]
INFO: [Synth 8-3876] $readmem data file 'font_2.mem' is read successfully [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:125]
INFO: [Synth 8-3876] $readmem data file 'font_3.mem' is read successfully [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:126]
INFO: [Synth 8-6157] synthesizing module 'horizantal_counter' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/horizantal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'horizantal_counter' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/horizantal.v:1]
INFO: [Synth 8-6157] synthesizing module 'vertical_counter' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vertical.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vertical_counter' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vertical.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:229]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:273]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'input_converter' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:23]
WARNING: [Synth 8-324] index 256 out of range [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:79]
INFO: [Synth 8-6155] done synthesizing module 'input_converter' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:23]
INFO: [Synth 8-6157] synthesizing module 'FFT_Module' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:1]
INFO: [Synth 8-6157] synthesizing module 'Twiddle' [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Twiddle' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/rom.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:245]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Module' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ELE_432_Top_Module' (0#1) [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:1]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:60]
WARNING: [Synth 8-6014] Unused sequential element index0_MultiplyReg_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:187]
WARNING: [Synth 8-6014] Unused sequential element index0_regN_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:188]
WARNING: [Synth 8-6014] Unused sequential element first_ok_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:189]
WARNING: [Synth 8-6014] Unused sequential element second_first_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:189]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Mic'. This will prevent further optimization [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FFT'. This will prevent further optimization [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:214]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VGA'. This will prevent further optimization [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ic'. This will prevent further optimization [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:186]
WARNING: [Synth 8-7129] Port rst in module Divided_Clock is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2902.301 ; gain = 920.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2902.301 ; gain = 920.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2902.301 ; gain = 920.617
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.gen/sources_1/ip/cic_compiler_0/cic_compiler_0.dcp' for cell 'Mic/cic_compiler'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 2902.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/constrs_1/new/fft_mic.xdc]
Finished Parsing XDC File [C:/Users/ethem/ELE_432_Project/fpga_proect/fpga_proect.srcs/constrs_1/new/fft_mic.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2982.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 3019.621 ; gain = 1037.938
44 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 3019.621 ; gain = 1423.145
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 18 21:16:48 2024...
