

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_165_1'
================================================================
* Date:           Sun Aug 31 16:41:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_1  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|    100|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U88  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U89  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  40|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln165_fu_234_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln165_fu_228_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           9|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    4|          8|
    |i_fu_60                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_7_reg_336              |  4|   0|    4|          0|
    |i_fu_60                  |  4|   0|    4|          0|
    |tmp_1_reg_385            |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_165_1|  return value|
|e_in_imag_V_17_address0  |  out|    2|   ap_memory|                      e_in_imag_V_17|         array|
|e_in_imag_V_17_ce0       |  out|    1|   ap_memory|                      e_in_imag_V_17|         array|
|e_in_imag_V_17_we0       |  out|    1|   ap_memory|                      e_in_imag_V_17|         array|
|e_in_imag_V_17_d0        |  out|   32|   ap_memory|                      e_in_imag_V_17|         array|
|e_in_imag_V_16_address0  |  out|    2|   ap_memory|                      e_in_imag_V_16|         array|
|e_in_imag_V_16_ce0       |  out|    1|   ap_memory|                      e_in_imag_V_16|         array|
|e_in_imag_V_16_we0       |  out|    1|   ap_memory|                      e_in_imag_V_16|         array|
|e_in_imag_V_16_d0        |  out|   32|   ap_memory|                      e_in_imag_V_16|         array|
|e_in_real_V_17_address0  |  out|    2|   ap_memory|                      e_in_real_V_17|         array|
|e_in_real_V_17_ce0       |  out|    1|   ap_memory|                      e_in_real_V_17|         array|
|e_in_real_V_17_we0       |  out|    1|   ap_memory|                      e_in_real_V_17|         array|
|e_in_real_V_17_d0        |  out|   32|   ap_memory|                      e_in_real_V_17|         array|
|e_in_real_V_16_address0  |  out|    2|   ap_memory|                      e_in_real_V_16|         array|
|e_in_real_V_16_ce0       |  out|    1|   ap_memory|                      e_in_real_V_16|         array|
|e_in_real_V_16_we0       |  out|    1|   ap_memory|                      e_in_real_V_16|         array|
|e_in_real_V_16_d0        |  out|   32|   ap_memory|                      e_in_real_V_16|         array|
|in_real_0_address0       |  out|    2|   ap_memory|                           in_real_0|         array|
|in_real_0_ce0            |  out|    1|   ap_memory|                           in_real_0|         array|
|in_real_0_q0             |   in|   32|   ap_memory|                           in_real_0|         array|
|in_real_1_address0       |  out|    2|   ap_memory|                           in_real_1|         array|
|in_real_1_ce0            |  out|    1|   ap_memory|                           in_real_1|         array|
|in_real_1_q0             |   in|   32|   ap_memory|                           in_real_1|         array|
|in_real_2_address0       |  out|    2|   ap_memory|                           in_real_2|         array|
|in_real_2_ce0            |  out|    1|   ap_memory|                           in_real_2|         array|
|in_real_2_q0             |   in|   32|   ap_memory|                           in_real_2|         array|
|in_real_3_address0       |  out|    2|   ap_memory|                           in_real_3|         array|
|in_real_3_ce0            |  out|    1|   ap_memory|                           in_real_3|         array|
|in_real_3_q0             |   in|   32|   ap_memory|                           in_real_3|         array|
|in_imag_0_address0       |  out|    2|   ap_memory|                           in_imag_0|         array|
|in_imag_0_ce0            |  out|    1|   ap_memory|                           in_imag_0|         array|
|in_imag_0_q0             |   in|   32|   ap_memory|                           in_imag_0|         array|
|in_imag_1_address0       |  out|    2|   ap_memory|                           in_imag_1|         array|
|in_imag_1_ce0            |  out|    1|   ap_memory|                           in_imag_1|         array|
|in_imag_1_q0             |   in|   32|   ap_memory|                           in_imag_1|         array|
|in_imag_2_address0       |  out|    2|   ap_memory|                           in_imag_2|         array|
|in_imag_2_ce0            |  out|    1|   ap_memory|                           in_imag_2|         array|
|in_imag_2_q0             |   in|   32|   ap_memory|                           in_imag_2|         array|
|in_imag_3_address0       |  out|    2|   ap_memory|                           in_imag_3|         array|
|in_imag_3_ce0            |  out|    1|   ap_memory|                           in_imag_3|         array|
|in_imag_3_q0             |   in|   32|   ap_memory|                           in_imag_3|         array|
+-------------------------+-----+-----+------------+------------------------------------+--------------+

