Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 28 20:14:56 2023
| Host         : DESKTOP-D1TEBGV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  150          inf        0.000                      0                  150           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/registers_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rd2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 4.039ns (43.230%)  route 5.305ns (56.770%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  cpu/registers_reg[1][7]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cpu/registers_reg[1][7]/Q
                         net (fo=5, routed)           5.305     5.823    rd2_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.344 r  rd2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.344    rd2[7]
    L1                                                                r  rd2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rd2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 3.963ns (43.981%)  route 5.048ns (56.019%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  cpu/registers_reg[1][5]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/registers_reg[1][5]/Q
                         net (fo=6, routed)           5.048     5.504    rd2_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.011 r  rd2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.011    rd2[5]
    N3                                                                r  rd2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rd2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 3.974ns (44.380%)  route 4.981ns (55.620%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  cpu/registers_reg[1][4]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/registers_reg[1][4]/Q
                         net (fo=6, routed)           4.981     5.437    rd2_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.955 r  rd2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.955    rd2[4]
    P3                                                                r  rd2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[1][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rd2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 3.971ns (46.417%)  route 4.584ns (53.583%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  cpu/registers_reg[1][6]/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/registers_reg[1][6]/Q
                         net (fo=6, routed)           4.584     5.040    rd2_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.556 r  rd2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.556    rd2[6]
    P1                                                                r  rd2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rd2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 3.981ns (50.108%)  route 3.964ns (49.892%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  cpu/registers_reg[1][2]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/registers_reg[1][2]/Q
                         net (fo=9, routed)           3.964     4.420    rd2_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.946 r  rd2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.946    rd2[2]
    W3                                                                r  rd2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rd2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 3.960ns (50.530%)  route 3.877ns (49.470%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  cpu/registers_reg[1][3]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/registers_reg[1][3]/Q
                         net (fo=8, routed)           3.877     4.333    rd2_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.836 r  rd2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.836    rd2[3]
    U3                                                                r  rd2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rd2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 3.964ns (51.815%)  route 3.686ns (48.185%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  cpu/registers_reg[1][1]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/registers_reg[1][1]/Q
                         net (fo=9, routed)           3.686     4.142    rd2_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.651 r  rd2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.651    rd2[1]
    V3                                                                r  rd2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_reg_0_15_3_3/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 1.014ns (14.623%)  route 5.920ns (85.377%))
  Logic Levels:           5  (FDRE=1 LUT5=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  pc/out_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pc/out_reg[1]/Q
                         net (fo=60, routed)          1.429     1.947    pc/Q[1]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     2.071 r  pc/registers[0][1]_i_2/O
                         net (fo=6, routed)           1.489     3.560    pc/registers0_in[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.684 r  pc/data_reg_0_15_0_0_i_5/O
                         net (fo=25, routed)          1.559     5.244    cpu/data_reg_0_15_3_3/A2
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.368 r  cpu/data_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.855     6.223    pc/p_3_out[3]
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124     6.347 r  pc/data_reg_0_15_3_3_i_1/O
                         net (fo=2, routed)           0.587     6.934    cpu/data_reg_0_15_3_3/D
    SLICE_X6Y20          RAMD32                                       r  cpu/data_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/registers_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 1.338ns (19.784%)  route 5.425ns (80.216%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  pc/out_reg[2]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pc/out_reg[2]/Q
                         net (fo=73, routed)          1.463     1.882    pc/Q[2]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.299     2.181 r  pc/registers[1][4]_i_3/O
                         net (fo=5, routed)           0.655     2.836    cpu/ins_fetch[2]
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.124     2.960 r  cpu/data_reg_0_15_0_0_i_15/O
                         net (fo=2, routed)           0.444     3.404    cpu/data_reg_0_15_0_0_i_15_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.124     3.528 r  cpu/data_reg_0_15_0_0_i_10/O
                         net (fo=8, routed)           1.086     4.614    cpu/data_reg_0_15_7_7/DPRA3
    SLICE_X6Y21          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.738 r  cpu/data_reg_0_15_7_7/DP/O
                         net (fo=1, routed)           0.966     5.704    cpu/p_1_out[7]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.828 r  cpu/registers[1][7]_i_2/O
                         net (fo=1, routed)           0.811     6.639    pc/registers_reg[1][7]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.124     6.763 r  pc/registers[1][7]_i_1/O
                         net (fo=1, routed)           0.000     6.763    cpu/registers_reg[1][7]_1
    SLICE_X2Y22          FDRE                                         r  cpu/registers_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_reg_0_15_3_3/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 1.014ns (15.034%)  route 5.731ns (84.967%))
  Logic Levels:           5  (FDRE=1 LUT5=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  pc/out_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pc/out_reg[1]/Q
                         net (fo=60, routed)          1.429     1.947    pc/Q[1]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     2.071 r  pc/registers[0][1]_i_2/O
                         net (fo=6, routed)           1.489     3.560    pc/registers0_in[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.124     3.684 r  pc/data_reg_0_15_0_0_i_5/O
                         net (fo=25, routed)          1.559     5.244    cpu/data_reg_0_15_3_3/A2
    SLICE_X6Y20          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     5.368 r  cpu/data_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.855     6.223    pc/p_3_out[3]
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124     6.347 r  pc/data_reg_0_15_3_3_i_1/O
                         net (fo=2, routed)           0.398     6.745    cpu/data_reg_0_15_3_3/D
    SLICE_X6Y20          RAMD32                                       r  cpu/data_reg_0_15_3_3/DP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/registers_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.227ns (65.074%)  route 0.122ns (34.926%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  pc/out_reg[2]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pc/out_reg[2]/Q
                         net (fo=73, routed)          0.122     0.250    pc/Q[2]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.099     0.349 r  pc/registers[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.349    cpu/registers_reg[0][1]_0
    SLICE_X0Y19          FDRE                                         r  cpu/registers_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/registers_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  cpu/registers_reg[0][5]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/registers_reg[0][5]/Q
                         net (fo=7, routed)           0.183     0.324    pc/rd1_OBUF[5]
    SLICE_X1Y22          LUT5 (Prop_lut5_I0_O)        0.045     0.369 r  pc/registers[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.369    cpu/registers_reg[0][5]_0
    SLICE_X1Y22          FDRE                                         r  cpu/registers_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/registers_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.816%)  route 0.211ns (53.184%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  cpu/registers_reg[0][0]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/registers_reg[0][0]/Q
                         net (fo=12, routed)          0.211     0.352    pc/rd1_OBUF[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.045     0.397 r  pc/registers[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.397    cpu/registers_reg[0][0]_1
    SLICE_X0Y20          FDRE                                         r  cpu/registers_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_reg_0_15_2_2/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.508%)  route 0.232ns (55.492%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  cpu/registers_reg[1][2]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/registers_reg[1][2]/Q
                         net (fo=9, routed)           0.176     0.317    pc/rd2_OBUF[2]
    SLICE_X7Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.362 r  pc/data_reg_0_15_2_2_i_1/O
                         net (fo=2, routed)           0.056     0.418    cpu/data_reg_0_15_2_2/D
    SLICE_X6Y20          RAMD32                                       r  cpu/data_reg_0_15_2_2/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/data_reg_0_15_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.508%)  route 0.232ns (55.492%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  cpu/registers_reg[1][2]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/registers_reg[1][2]/Q
                         net (fo=9, routed)           0.176     0.317    pc/rd2_OBUF[2]
    SLICE_X7Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.362 r  pc/data_reg_0_15_2_2_i_1/O
                         net (fo=2, routed)           0.056     0.418    cpu/data_reg_0_15_2_2/D
    SLICE_X6Y20          RAMD32                                       r  cpu/data_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/registers_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  pc/out_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pc/out_reg[1]/Q
                         net (fo=60, routed)          0.223     0.387    pc/Q[1]
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.045     0.432 r  pc/registers[1][7]_i_1/O
                         net (fo=1, routed)           0.000     0.432    cpu/registers_reg[1][7]_1
    SLICE_X2Y22          FDRE                                         r  cpu/registers_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  pc/out_reg[1]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pc/out_reg[1]/Q
                         net (fo=60, routed)          0.223     0.387    pc/Q[1]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     0.432 r  pc/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.432    pc/p_0_in[1]
    SLICE_X2Y22          FDRE                                         r  pc/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/registers_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.227ns (51.880%)  route 0.211ns (48.120%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  pc/out_reg[2]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  pc/out_reg[2]/Q
                         net (fo=73, routed)          0.211     0.339    pc/Q[2]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.099     0.438 r  pc/registers[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.438    cpu/registers_reg[1][1]_0
    SLICE_X3Y19          FDRE                                         r  cpu/registers_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/registers_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.252%)  route 0.254ns (57.748%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE                         0.000     0.000 r  pc/out_reg[0]/C
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc/out_reg[0]/Q
                         net (fo=75, routed)          0.254     0.395    pc/Q[0]
    SLICE_X4Y20          LUT5 (Prop_lut5_I3_O)        0.045     0.440 r  pc/registers[1][6]_i_1/O
                         net (fo=1, routed)           0.000     0.440    cpu/registers_reg[1][6]_2
    SLICE_X4Y20          FDRE                                         r  cpu/registers_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/registers_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/registers_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.186ns (41.603%)  route 0.261ns (58.397%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  cpu/registers_reg[0][2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/registers_reg[0][2]/Q
                         net (fo=8, routed)           0.261     0.402    pc/rd1_OBUF[2]
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.045     0.447 r  pc/registers[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.447    cpu/registers_reg[0][2]_0
    SLICE_X0Y20          FDRE                                         r  cpu/registers_reg[0][2]/D
  -------------------------------------------------------------------    -------------------





