INFO: [VRFC 10-2263] Analyzing Verilog file "/cs/home/stu/serajkx/lab8/lab8.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/cs/home/stu/serajkx/lab8/lab8.srcs/sim_1/new/rom_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_testbench
