{"version":"1.1.0","info":[["/home/rodrigo/rv32i/src/alu.sv",[[[[[["alu",[[0,0],[8,2]],[[0,7],[0,10]],[],["module"]],[66,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["alu"],["port","wire"]],["rst",[[2,4],[2,18]],[[2,15],[2,18]],["alu"],["port","wire"]],["op",[[3,4],[3,24]],[[3,22],[3,24]],["alu"],["port","wire"]],["in_a",[[4,4],[4,26]],[[4,22],[4,26]],["alu"],["port","wire"]],["in_b",[[4,28],[4,32]],[[4,28],[4,32]],["alu"],["port","in_a"]],["out",[[6,4],[6,27]],[[6,24],[6,27]],["alu"],["port","logic"]],["o_flag",[[7,4],[7,29]],[[7,23],[7,29]],["alu"],["port","logic"]],["z_flg",[[10,3],[10,27]],[[10,9],[10,14]],["alu"],["variable","logic"]],["n_flg",[[11,3],[11,27]],[[11,9],[11,14]],["alu"],["variable","logic"]],["v_flg",[[12,3],[12,27]],[[12,9],[12,14]],["alu"],["variable","logic"]],["c_flg",[[13,3],[13,27]],[[13,9],[13,14]],["alu"],["variable","logic"]],["aux_out",[[17,4],[17,24]],[[17,17],[17,24]],["alu"],["variable","logic"]],["aux_n",[[18,4],[18,15]],[[18,10],[18,15]],["alu"],["variable","logic"]],["aux_v",[[19,4],[19,15]],[[19,10],[19,15]],["alu"],["variable","logic"]],["f",[[21,4],[21,18]],[[21,17],[21,18]],["alu"],["variable","logic"]]]]]]],null,0]],["/home/rodrigo/rv32i/src/branch_gen.sv",[[[[[["branch_gen",[[1,0],[5,2]],[[1,7],[1,17]],[],["module"]],[42,9]],[[["flag",[[2,4],[2,25]],[[2,21],[2,25]],["branch_gen"],["port","wire"]],["branch_type",[[3,4],[3,32]],[[3,21],[3,32]],["branch_gen"],["port","wire"]],["pc_src",[[4,4],[4,29]],[[4,23],[4,29]],["branch_gen"],["port","logic"]],["BEQ",[[9,4],[9,33]],[[9,14],[9,17]],["branch_gen"],["parameter"]],["BNE",[[10,4],[10,33]],[[10,14],[10,17]],["branch_gen"],["parameter"]],["BLT",[[11,4],[11,33]],[[11,14],[11,17]],["branch_gen"],["parameter"]],["BGE",[[12,4],[12,33]],[[12,14],[12,17]],["branch_gen"],["parameter"]],["BLTU",[[13,4],[13,33]],[[13,14],[13,18]],["branch_gen"],["parameter"]],["BGEU",[[14,4],[14,33]],[[14,14],[14,18]],["branch_gen"],["parameter"]],["JAL",[[15,4],[15,33]],[[15,14],[15,17]],["branch_gen"],["parameter"]],["JALR",[[16,4],[16,33]],[[16,14],[16,18]],["branch_gen"],["parameter"]],["zf",[[18,4],[18,11]],[[18,9],[18,11]],["branch_gen"],["variable","wire"]],["nf",[[19,4],[19,11]],[[19,9],[19,11]],["branch_gen"],["variable","wire"]],["vf",[[20,4],[20,11]],[[20,9],[20,11]],["branch_gen"],["variable","wire"]],["cf",[[21,4],[21,11]],[[21,9],[21,11]],["branch_gen"],["variable","wire"]]]]]]],null,0]],["/home/rodrigo/rv32i/src/control.sv",[[[[[["control",[[0,0],[10,2]],[[0,7],[0,14]],[],["module"]],[107,9]],[[["opcode",[[1,4],[1,27]],[[1,21],[1,27]],["control"],["port","wire"]],["funct3",[[2,4],[2,27]],[[2,21],[2,27]],["control"],["port","wire"]],["branch_jump_type",[[3,4],[3,39]],[[3,23],[3,39]],["control"],["port","logic"]],["alu_src_a",[[4,4],[4,26]],[[4,17],[4,26]],["control"],["port","logic"]],["alu_src_b",[[5,4],[5,26]],[[5,17],[5,26]],["control"],["port","logic"]],["rd_src",[[6,4],[6,29]],[[6,23],[6,29]],["control"],["port","logic"]],["mem_read",[[7,4],[7,25]],[[7,17],[7,25]],["control"],["port","logic"]],["mem_write",[[8,4],[8,26]],[[8,17],[8,26]],["control"],["port","logic"]],["reg_write",[[9,4],[9,26]],[[9,17],[9,26]],["control"],["port","logic"]],["BEQ",[[11,4],[11,33]],[[11,14],[11,17]],["control"],["parameter"]],["BNE",[[12,4],[12,33]],[[12,14],[12,17]],["control"],["parameter"]],["BLT",[[13,4],[13,33]],[[13,14],[13,17]],["control"],["parameter"]],["BGE",[[14,4],[14,33]],[[14,14],[14,17]],["control"],["parameter"]],["BLTU",[[15,4],[15,33]],[[15,14],[15,18]],["control"],["parameter"]],["BGEU",[[16,4],[16,33]],[[16,14],[16,18]],["control"],["parameter"]],["JAL",[[17,4],[17,33]],[[17,14],[17,17]],["control"],["parameter"]],["JALR",[[18,4],[18,33]],[[18,14],[18,18]],["control"],["parameter"]]]]]]],null,0]],["/home/rodrigo/rv32i/src/imm_gen.sv",[[[[[["imm_gen",[[8,0],[11,2]],[[8,7],[8,14]],[],["module"]],[82,9]],[[["instr",[[9,4],[9,27]],[[9,22],[9,27]],["imm_gen"],["port","wire"]],["imm",[[10,4],[10,27]],[[10,24],[10,27]],["imm_gen"],["port","logic"]],["opcode",[[16,4],[16,21]],[[16,15],[16,21]],["imm_gen"],["variable","wire"]],["funct3",[[17,4],[17,21]],[[17,15],[17,21]],["imm_gen"],["variable","wire"]],["s_imm",[[21,4],[21,22]],[[21,17],[21,22]],["imm_gen"],["variable","logic"]]]]]]],null,0]],["/home/rodrigo/rv32i/src/instr_mem.sv",[[[[[["instr_mem",[[1,0],[6,6]],[[1,7],[1,16]],[],["module"]],[21,9]],[[["addr",[[2,4],[2,26]],[[2,22],[2,26]],["instr_mem"],["port","wire"]],["clk",[[3,4],[3,18]],[[3,15],[3,18]],["instr_mem"],["port","wire"]],["rst",[[4,4],[4,18]],[[4,15],[4,18]],["instr_mem"],["port","wire"]],["data",[[5,4],[5,28]],[[5,24],[5,28]],["instr_mem"],["port","logic"]],["memory",[[8,4],[8,32]],[[8,16],[8,22]],["instr_mem"],["variable","logic"]]]]]]],null,0]],["/home/rodrigo/rv32i/src/op_decoder.sv",[[[[[["op_decoder",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[85,9]],[[["instr",[[1,5],[1,28]],[[1,23],[1,28]],["op_decoder"],["port","wire"]],["op",[[2,5],[2,26]],[[2,24],[2,26]],["op_decoder"],["port","logic"]],["opcode",[[5,4],[5,21]],[[5,15],[5,21]],["op_decoder"],["variable","wire"]],["funct3",[[6,4],[6,21]],[[6,15],[6,21]],["op_decoder"],["variable","wire"]],["funct7",[[7,4],[7,21]],[[7,15],[7,21]],["op_decoder"],["variable","wire"]],["imtest",[[8,4],[8,21]],[[8,15],[8,21]],["op_decoder"],["variable","wire"]],["ebreak_t",[[9,4],[9,17]],[[9,9],[9,17]],["op_decoder"],["variable","wire"]]]]]]],null,0]],["/home/rodrigo/rv32i/src/program_counter.sv",[[[[[["program_counter",[[0,0],[7,2]],[[0,7],[0,22]],[],["module"]],[23,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["program_counter"],["port","wire"]],["rst",[[2,4],[2,18]],[[2,15],[2,18]],["program_counter"],["port","wire"]],["pc_src",[[3,4],[3,27]],[[3,21],[3,27]],["program_counter"],["port","wire"]],["imm",[[4,4],[4,25]],[[4,22],[4,25]],["program_counter"],["port","wire"]],["alu_out",[[5,4],[5,29]],[[5,22],[5,29]],["program_counter"],["port","wire"]],["pc_out",[[6,4],[6,28]],[[6,22],[6,28]],["program_counter"],["port","reg"]]]]]]],null,0]],["/home/rodrigo/rv32i/src/reg_file.sv",[[[[[["reg_file",[[0,0],[19,2]],[[0,7],[0,15]],[],["module"]],[49,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["reg_file"],["port","wire"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["reg_file"],["port","wire"]],["we3",[[4,4],[4,18]],[[4,15],[4,18]],["reg_file"],["port","wire"]],["add1",[[7,4],[7,25]],[[7,21],[7,25]],["reg_file"],["port","wire"]],["add2",[[8,4],[8,25]],[[8,21],[8,25]],["reg_file"],["port","wire"]],["add3",[[11,4],[11,25]],[[11,21],[11,25]],["reg_file"],["port","wire"]],["wd3",[[12,4],[12,25]],[[12,22],[12,25]],["reg_file"],["port","wire"]],["rd1",[[15,4],[15,27]],[[15,24],[15,27]],["reg_file"],["port","logic"]],["rd2",[[16,4],[16,27]],[[16,24],[16,27]],["reg_file"],["port","logic"]],["xreg",[[18,4],[18,35]],[[18,24],[18,28]],["reg_file"],["port","logic"]],["i",[[21,4],[21,13]],[[21,12],[21,13]],["reg_file"],["variable","integer"]]]]]]],null,0]],["/home/rodrigo/rv32i/src/top.sv",[[],null,0]],["/home/rodrigo/rv32i/testbench/imm_gen.sv",[[[[[["imm_gen",[[8,0],[11,2]],[[8,7],[8,14]],[],["module"]],[82,9]],[[["instr",[[9,4],[9,27]],[[9,22],[9,27]],["imm_gen"],["port","wire"]],["imm",[[10,4],[10,27]],[[10,24],[10,27]],["imm_gen"],["port","logic"]],["opcode",[[16,4],[16,21]],[[16,15],[16,21]],["imm_gen"],["variable","wire"]],["funct3",[[17,4],[17,21]],[[17,15],[17,21]],["imm_gen"],["variable","wire"]],["s_imm",[[21,4],[21,22]],[[21,17],[21,22]],["imm_gen"],["variable","logic"]]]]]]],null,0]]]}