Timing Analyzer report for qts_qsfp_sdi
Thu Feb  1 05:29:04 2024
Quartus Prime Version 23.3.0 Build 104 09/20/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Max Skew Summary 2 Slow vid2 100C Model
 15. Max Skew Summary 2 Slow vid2 0C Model
 16. Max Skew Summary Slow 900mV 100C Model
 17. Max Skew Summary Slow 900mV 0C Model
 18. Max Skew Summary Fast 900mV 100C Model
 19. Max Skew Summary Fast 900mV 0C Model
 20. Net Delay Summary
 21. Metastability Summary 2 Slow vid2 100C Model
 22. Metastability Summary 2 Slow vid2 0C Model
 23. Metastability Summary Slow 900mV 100C Model
 24. Metastability Summary Slow 900mV 0C Model
 25. Metastability Summary Fast 900mV 100C Model
 26. Metastability Summary Fast 900mV 0C Model
 27. Board Trace Model Assignments
 28. Input Transition Times
 29. Signal Integrity Metrics (Slow 900mv 100c Model)
 30. Setup Transfers
 31. Hold Transfers
 32. Recovery Transfers
 33. Removal Transfers
 34. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      35. Unconstrained Paths Summary
      36. Clock Status Summary
 37. Multicorner Timing Analysis Summary
 38. Design Assistant (Signoff) Results - 14 of 86 Rules Failed
 39. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 40. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
 41. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 42. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 43. RES-50001 - Asynchronous Reset Is Not Synchronized
 44. TMC-20027 - Collection Filter Matching Multiple Types
 45. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 46. TMC-20013 - Partial Input Delay
 47. TMC-20012 - Missing Output Delay Constraint
 48. TMC-20025 - Ignored or Overridden Constraints
 49. TMC-20026 - Empty Collection Due To Unmatched Filter
 50. RES-50101 - Intra-Clock False Path Reset Synchronizer
 51. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 52. CLK-30032 - Improper Clock Targets
 53. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 54. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 55. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 56. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 57. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 58. CDC-50011 - Combinational Logic Before Synchronizer Chain
 59. CLK-30026 - Missing Clock Assignment
 60. CLK-30027 - Multiple Clock Assignments Found
 61. CLK-30028 - Invalid Generated Clock
 62. CLK-30029 - Invalid Clock Assignments
 63. CLK-30030 - PLL Setting Violation
 64. CLK-30033 - Invalid Clock Group Assignment
 65. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 66. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 67. CLK-30042 - Incorrect Clock Group Type
 68. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 69. RES-50003 - Asynchronous Reset with Insufficient Constraints
 70. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 71. TMC-20011 - Missing Input Delay Constraint
 72. TMC-20014 - Partial Output Delay
 73. TMC-20015 - Inconsistent Min-Max Delay
 74. TMC-20016 - Invalid Reference Pin
 75. TMC-20017 - Loops Detected
 76. TMC-20019 - Partial Multicycle Assignment
 77. TMC-20022 - I/O Delay Assignment Missing Parameters
 78. TMC-20023 - Invalid Set Net Delay Assignment
 79. TMC-30041 - Constraint with Invalid Clock Reference
 80. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 81. CLK-30031 - Input Delay Assigned to Clock
 82. FLP-10000 - Physical RAM with Utilization Below Threshold
 83. LNT-30023 - Reset Nets with Polarity Conflict
 84. TMC-20018 - Unsupported Latches Detected
 85. TMC-20021 - Partial Min-Max Delay Assignment
 86. TMC-20024 - Synchronous Data Delay Assignment
 87. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 88. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 89. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
 90. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
 91. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 92. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
 93. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 94. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 95. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 96. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 97. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 98. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
 99. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
100. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
101. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
102. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
103. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
104. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
105. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
106. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
107. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
108. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
109. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
110. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
111. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
112. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
113. CDC-50101 - Intra-Clock False Path Synchronizer
114. CDC-50102 - Synchronizer after CDC Topology with Control Signal
115. FLP-40006 - Pipelining Registers That Might Be Recoverable
116. RES-50010 - Reset Synchronizer Chains with Constant Output
117. TMC-20020 - Invalid Multicycle Assignment
118. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
119. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
120. TMC-20552 - User Selected Duplication Candidate was Rejected
121. TMC-20601 - Registers with High Immediate Fan-Out Tension
122. TMC-20602 - Registers with High Timing Path Endpoint Tension
123. TMC-20603 - Registers with High Immediate Fan-Out Span
124. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 23.3.0 Build 104 09/20/2023 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; qts_qsfp_sdi                                       ;
; Device Family         ; Stratix 10                                         ;
; Device                ; 1SG280HU2F50E2VG                                   ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Power Models          ; Final                                              ;
; Device Status         ; Final                                              ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 10     ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------+----------+--------+--------------------------+-----------------+------------+
; SDC File Path                                                                                                                                                                         ; Instance                                                                                  ; Entity                                                                           ; Library                              ; Promoted ; Status ; Read at                  ; Processing Time ; SDC on RTL ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------+----------+--------+--------------------------+-----------------+------------+
; ip/xcvr_test_system/xcvr_test_system_tx_fifo/fifo_1923/synth/xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc                                                                           ;                                                                                           ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da                                       ; fifo_1923                            ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_rx_fifo/fifo_1923/synth/xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc                                                                           ;                                                                                           ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq                                       ; fifo_1923                            ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0   ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0   ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_5rlvnya.sdc                                         ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_5rlvnya.sdc                                         ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_5rlvnya.sdc                                                ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_5rlvnya.sdc                                                ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0   ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0   ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_v7wbk6y.sdc                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_v7wbk6y.sdc                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_v7wbk6y.sdc                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_v7wbk6y.sdc                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc                                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc                                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc                                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc                                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc                                                                                        ;                                                                                           ; altera_avalon_st_jtag_interface                                                  ; altera_jtag_dc_streaming_191         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|master_0|master_0|rst_controller                                                  ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_0|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_1|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_3|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_4|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_0|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_0|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_1|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_1|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; qts_qsfp_sdi.sdc                                                                                                                                                                      ;                                                                                           ;                                                                                  ;                                      ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|master_0|master_0|rst_controller                                                  ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_0|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_1|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_3|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_4|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_0|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_0|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_1|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_1|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:53 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc                                                                                                      ;                                                                                           ; sdi_xcvr_test_hs_clk_xer_1940_gyeivji                                            ; hs_clk_xer_1940                      ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:01        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|master_0|master_0|rst_controller                                                  ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_0|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_1|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_3|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_4|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_0|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_0|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_1|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_1|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc                                                                                                     ;                                                                                           ; qsfp_xcvr_test_hs_clk_xer_1940_gyeivji                                           ; hs_clk_xer_1940                      ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|master_0|master_0|rst_controller                                                  ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_0|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_1|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_3|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_4|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_0|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_0|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_1|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_1|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; q_sys/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc                                                                                                              ;                                                                                           ; q_sys_hs_clk_xer_1940_suurwgi                                                    ; hs_clk_xer_1940                      ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/data_pattern_generator.sdc                                                         ;                                                                                           ;                                                                                  ; data_pattern_generator_core_10       ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_controller.sdc                                                               ;                                                                                           ;                                                                                  ; data_pattern_generator_core_10       ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.sdc                                                               ;                                                                                           ;                                                                                  ; data_pattern_checker_core_10         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_controller.sdc                                                                   ;                                                                                           ;                                                                                  ; data_pattern_checker_core_10         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_internal_oscillator_atom_1911/synth/altera_internal_oscillator_atom.sdc  ;                                                                                           ; altera_internal_oscillator_atom                                                  ; altera_internal_oscillator_atom_1911 ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc          ;                                                                                           ; altera_avalon_st_jtag_interface                                                  ; altera_jtag_dc_streaming_191         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0                          ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Thu Feb  1 05:28:54 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0                    ; altera_signaltap_agent_wrapper                                                   ; altera_signaltap_agent_1920          ; No       ; OK     ; Thu Feb  1 05:28:57 2024 ; 00:00:03        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1                    ; altera_signaltap_agent_wrapper                                                   ; altera_signaltap_agent_1920          ; No       ; OK     ; Thu Feb  1 05:28:57 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/st_dc_fifo_1950/synth/alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc                 ;                                                                                           ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y                                            ; st_dc_fifo_1950                      ; No       ; OK     ; Thu Feb  1 05:28:57 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sandboxes/8872_0/sld/default_jtag.sdc                                                                                 ;                                                                                           ; alt_sld_fab_0                                                                    ; altera_work                          ; No       ; OK     ; Thu Feb  1 05:28:57 2024 ; 00:00:00        ; No         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------+----------+--------+--------------------------+-----------------+------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/).


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                             ; Source                                                                                                                                                                                                                                                             ; Targets                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; altera_int_osc_clk                                                 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc|oscillator_dut~oscillator_clock                                                                                                                                                                                      ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q }                                                                                                                                   ;
; altera_int_osc_clk                                                                                   ; Base      ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc|oscillator_dut~oscillator_clock }                                                                                                                                                                                      ;
; altera_reserved_tck                                                                                  ; Base      ; 41.667 ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { altera_reserved_tck }                                                                                                                                                                                                                                                ;
; clk_50                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { clk_50 }                                                                                                                                                                                                                                                             ;
; clk_fpga_100m                                                                                        ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { clk_fpga_100m }                                                                                                                                                                                                                                                      ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; 64.000 ; 15.63 MHz  ; 0.000 ; 32.000 ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8 }                                                                                                                                               ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; 64.000 ; 15.63 MHz  ; 0.000 ; 32.000 ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8 }                                                                                                                                               ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; 64.000 ; 15.63 MHz  ; 0.000 ; 32.000 ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8 }                                                                                                                                               ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; 64.000 ; 15.63 MHz  ; 0.000 ; 32.000 ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8 }                                                                                                                                               ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; Generated ; 21.548 ; 46.41 MHz  ; 0.000 ; 10.774 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0        ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; Generated ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0        ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; Generated ; 5.387  ; 185.63 MHz ; 0.000 ; 2.693  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source         ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; Base      ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }         ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; Generated ; 21.548 ; 46.41 MHz  ; 0.000 ; 10.774 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0        ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; Generated ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0        ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; Generated ; 5.387  ; 185.63 MHz ; 0.000 ; 2.693  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source         ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; Base      ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }         ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; Generated ; 21.548 ; 46.41 MHz  ; 0.000 ; 10.774 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; Generated ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; Generated ; 5.387  ; 185.63 MHz ; 0.000 ; 2.693  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source         ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; Base      ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }         ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; Generated ; 21.548 ; 46.41 MHz  ; 0.000 ; 10.774 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; Generated ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; Generated ; 5.387  ; 185.63 MHz ; 0.000 ; 2.693  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source         ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; Base      ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }         ;
; refclk_qsfp_p                                                                                        ; Base      ; 1.551  ; 644.53 MHz ; 0.000 ; 0.775  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { refclk_qsfp_p }                                                                                                                                                                                                                                                      ;
; refclk_sdi_p                                                                                         ; Base      ; 6.734  ; 148.5 MHz  ; 0.000 ; 3.367  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                    ;                                                                                                                                                                                                                                                                    ; { refclk_sdi_p }                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary                                             ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Pass        ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Pass        ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
;   Design Assistant Summary                           ; High        ;
+------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------------------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                           ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------------------------------------------------------------------------------------------------+------+---------------------------------+
; 31.15 MHz  ; 31.15 MHz       ; altera_reserved_tck                                                                                  ;      ; Slow 900mV 100C Model           ;
; 153.75 MHz ; 153.75 MHz      ; clk_fpga_100m                                                                                        ;      ; Slow 900mV 100C Model           ;
; 155.26 MHz ; 155.26 MHz      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 185.94 MHz ; 185.94 MHz      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 187.48 MHz ; 187.48 MHz      ; clk_50                                                                                               ;      ; Slow 900mV 100C Model           ;
; 228.57 MHz ; 228.57 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ;      ; Slow 900mV 100C Model           ;
; 243.07 MHz ; 243.07 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ;      ; Slow 900mV 100C Model           ;
; 247.16 MHz ; 247.16 MHz      ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ;      ; Slow 900mV 100C Model           ;
; 254.84 MHz ; 254.84 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ;      ; Slow 900mV 100C Model           ;
; 262.12 MHz ; 262.12 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ;      ; Slow 900mV 100C Model           ;
; 272.63 MHz ; 272.63 MHz      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 293.26 MHz ; 293.26 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ;      ; Slow 900mV 100C Model           ;
; 301.75 MHz ; 301.75 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ;      ; Slow 900mV 100C Model           ;
; 302.57 MHz ; 302.57 MHz      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 309.12 MHz ; 309.12 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ;      ; Slow 900mV 100C Model           ;
; 310.95 MHz ; 310.95 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ;      ; Slow 900mV 100C Model           ;
; 316.26 MHz ; 316.26 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ;      ; Slow 900mV 100C Model           ;
; 317.16 MHz ; 317.16 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ;      ; Slow 900mV 100C Model           ;
; 331.46 MHz ; 331.46 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ;      ; Slow 900mV 100C Model           ;
; 332.23 MHz ; 332.23 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ;      ; Slow 900mV 100C Model           ;
; 357.53 MHz ; 357.53 MHz      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ;      ; Slow 900mV 100C Model           ;
; 398.09 MHz ; 398.09 MHz      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ;      ; Slow 900mV 100C Model           ;
; 429.74 MHz ; 429.74 MHz      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ;      ; Slow 900mV 100C Model           ;
; 481.7 MHz  ; 481.7 MHz       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 484.5 MHz  ; 484.5 MHz       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 488.52 MHz ; 488.52 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 489.0 MHz  ; 489.0 MHz       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 492.61 MHz ; 492.61 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ;      ; Slow 900mV 0C Model             ;
; 502.26 MHz ; 502.26 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 513.87 MHz ; 513.87 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 521.65 MHz ; 521.65 MHz      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ;      ; Slow 900mV 100C Model           ;
; 526.32 MHz ; 526.32 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; Clock                                                                                                ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.406  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.418  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.435  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.437  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.452  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.491  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.536  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.582  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.589  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.850  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 1.040  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 1.149  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 1.650  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 1.802  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 1.811  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 1.947  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; clk_fpga_100m                                                                                        ; 3.496  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; altera_int_osc_clk                                                                                   ; 3.505  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 3.954  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; 4.783  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 7.977  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 8.262  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 8.447  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 8.857  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; clk_50                                                                                               ; 14.666 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 15.107 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 16.170 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 17.880 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 18.243 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.590 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.765 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.784 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.990 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                                                                ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; clk_fpga_100m                                                                                        ; 0.036 ; 0.000         ; 0                  ; 2 Slow vid2 100C Model          ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.036 ; 0.000         ; 0                  ; 2 Slow vid2 100C Model          ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.052 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.054 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.054 ; 0.000         ; 0                  ; 2 Slow vid2 100C Model          ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.055 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.058 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; clk_50                                                                                               ; 0.076 ; 0.000         ; 0                  ; 2 Slow vid2 100C Model          ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.081 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.095 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.099 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.102 ; 0.000         ; 0                  ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.112 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.122 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 0.128 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.130 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.130 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.132 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.132 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0.132 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.133 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.134 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.135 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.135 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.136 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.139 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.140 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.140 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; 0.145 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.145 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0.153 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0.158 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; altera_int_osc_clk                                                                                   ; 0.164 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.166 ; 0.000         ; 0                  ; Fast 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; Clock                                                                                                ; Slack   ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1.360   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1.471   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1.544   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1.580   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2.147   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2.188   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2.405   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2.622   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2.695   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2.819   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 3.112   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 3.362   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 6.518   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; clk_fpga_100m                                                                                        ; 6.717   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 9.626   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 9.853   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; clk_50                                                                                               ; 13.388  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18.814  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 19.307  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 19.341  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 19.417  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; 34.990  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 62.651  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 62.774  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 62.819  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 62.968  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 101.436 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 101.514 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 101.542 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 101.681 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 101.775 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 101.791 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 101.822 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 101.990 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 102.022 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 102.471 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 102.588 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 102.588 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 103.281 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 103.673 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 103.685 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 104.242 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 104.250 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 104.789 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; Clock                                                                                                ; Slack   ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; clk_fpga_100m                                                                                        ; 0.163   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.186   ; 0.000         ; 0                  ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.215   ; 0.000         ; 0                  ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.242   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.252   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.254   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; clk_50                                                                                               ; 0.260   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.262   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.263   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 0.264   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.264   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.264   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.266   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.268   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; 0.271   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.273   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.274   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.275   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.283   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.290   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.294   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.295   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.317   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.318   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.334   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.383   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 203.731 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 204.075 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 204.111 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 204.366 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 204.390 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 204.746 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 205.342 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 205.346 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 205.351 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 205.637 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 205.669 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 205.695 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 205.700 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 205.744 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 205.837 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 205.938 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 206.026 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 206.057 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; Clock                                                                                                ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 0.368  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 0.368  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 0.368  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 0.368  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0.407  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0.407  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0.407  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 0.407  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.748  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.753  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.754  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.764  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.767  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.768  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; refclk_qsfp_p                                                                                        ; 0.775  ; 0.000         ; 0                  ; High Pulse ; 2 Slow vid2 100C Model          ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.782  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.826  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; altera_int_osc_clk                                                                                   ; 0.906  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 1.975  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2.000  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2.005  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2.014  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2.046  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2.047  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2.051  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2.071  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 2.441  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 2.441  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 2.480  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 2.480  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 3.337  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; refclk_sdi_p                                                                                         ; 3.367  ; 0.000         ; 0                  ; High Pulse ; 2 Slow vid2 100C Model          ;
; clk_fpga_100m                                                                                        ; 4.170  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 4.898  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 4.919  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 4.921  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 4.966  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; clk_50                                                                                               ; 9.170  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 10.285 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 10.304 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 10.344 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 10.363 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; 17.885 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 31.596 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 31.606 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 31.617 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 31.619 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary 2 Slow vid2 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.290  ; 1.985         ; 0.695       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.341  ; 1.985         ; 0.644       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.358  ; 1.985         ; 0.627       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.366  ; 1.985         ; 0.619       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.408  ; 1.985         ; 0.577       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.425  ; 1.985         ; 0.560       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.433  ; 1.985         ; 0.552       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.449  ; 1.985         ; 0.536       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.348  ; 3.971         ; 0.623       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.402  ; 3.971         ; 0.569       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.402  ; 3.971         ; 0.569       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.404  ; 3.971         ; 0.567       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.427  ; 3.971         ; 0.544       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.483  ; 3.971         ; 0.488       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.483  ; 3.971         ; 0.488       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.490  ; 3.971         ; 0.481       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.473  ; 8.000         ; 0.527       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.509  ; 8.000         ; 0.491       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.518  ; 8.000         ; 0.482       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.520  ; 8.000         ; 0.480       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.575  ; 8.000         ; 0.425       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.584  ; 8.000         ; 0.416       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.599  ; 8.000         ; 0.401       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.606  ; 8.000         ; 0.394       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.617  ; 8.000         ; 0.383       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.618  ; 8.000         ; 0.382       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.618  ; 8.000         ; 0.382       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.622  ; 8.000         ; 0.378       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.627  ; 8.000         ; 0.373       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.631  ; 8.000         ; 0.369       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.631  ; 8.000         ; 0.369       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.634  ; 8.000         ; 0.366       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.646  ; 8.000         ; 0.354       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.657  ; 8.000         ; 0.343       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.658  ; 8.000         ; 0.342       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.681  ; 8.000         ; 0.319       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.970  ; 8.619         ; 0.649       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.998  ; 8.619         ; 0.621       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.058  ; 8.619         ; 0.561       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.067  ; 8.619         ; 0.552       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 15.216 ; 16.000        ; 0.784       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.329 ; 16.000        ; 0.671       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.332 ; 16.000        ; 0.668       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.343 ; 16.000        ; 0.657       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.354 ; 16.000        ; 0.646       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.373 ; 16.000        ; 0.627       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.389 ; 16.000        ; 0.611       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.422 ; 16.000        ; 0.578       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.429 ; 16.000        ; 0.571       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.447 ; 16.000        ; 0.553       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.472 ; 16.000        ; 0.528       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.487 ; 16.000        ; 0.513       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.532 ; 16.000        ; 0.468       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.540 ; 16.000        ; 0.460       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.644 ; 16.000        ; 0.356       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.647 ; 16.000        ; 0.353       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.639 ; 17.238        ; 0.599       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.659 ; 17.238        ; 0.579       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.680 ; 17.238        ; 0.558       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.728 ; 17.238        ; 0.510       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary 2 Slow vid2 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.270  ; 1.985         ; 0.715       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.337  ; 1.985         ; 0.648       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.356  ; 1.985         ; 0.629       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.370  ; 1.985         ; 0.615       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.381  ; 1.985         ; 0.604       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.418  ; 1.985         ; 0.567       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.427  ; 1.985         ; 0.558       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.454  ; 1.985         ; 0.531       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.336  ; 3.971         ; 0.635       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.391  ; 3.971         ; 0.580       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.391  ; 3.971         ; 0.580       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.393  ; 3.971         ; 0.578       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.400  ; 3.971         ; 0.571       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.482  ; 3.971         ; 0.489       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.486  ; 3.971         ; 0.485       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.492  ; 3.971         ; 0.479       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.473  ; 8.000         ; 0.527       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.492  ; 8.000         ; 0.508       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.517  ; 8.000         ; 0.483       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.521  ; 8.000         ; 0.479       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.552  ; 8.000         ; 0.448       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.583  ; 8.000         ; 0.417       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.591  ; 8.000         ; 0.409       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.594  ; 8.000         ; 0.406       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.609  ; 8.000         ; 0.391       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.610  ; 8.000         ; 0.390       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.612  ; 8.000         ; 0.388       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.617  ; 8.000         ; 0.383       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.619  ; 8.000         ; 0.381       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.621  ; 8.000         ; 0.379       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.629  ; 8.000         ; 0.371       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.639  ; 8.000         ; 0.361       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.641  ; 8.000         ; 0.359       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.657  ; 8.000         ; 0.343       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.657  ; 8.000         ; 0.343       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.683  ; 8.000         ; 0.317       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.969  ; 8.619         ; 0.650       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.012  ; 8.619         ; 0.607       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.030  ; 8.619         ; 0.589       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.058  ; 8.619         ; 0.561       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 15.230 ; 16.000        ; 0.770       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.330 ; 16.000        ; 0.670       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.337 ; 16.000        ; 0.663       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.342 ; 16.000        ; 0.658       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.349 ; 16.000        ; 0.651       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.378 ; 16.000        ; 0.622       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.414 ; 16.000        ; 0.586       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.427 ; 16.000        ; 0.573       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.430 ; 16.000        ; 0.570       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.455 ; 16.000        ; 0.545       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.461 ; 16.000        ; 0.539       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.468 ; 16.000        ; 0.532       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.507 ; 16.000        ; 0.493       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.550 ; 16.000        ; 0.450       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.635 ; 16.000        ; 0.365       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.646 ; 16.000        ; 0.354       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.638 ; 17.238        ; 0.600       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.645 ; 17.238        ; 0.593       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.667 ; 17.238        ; 0.571       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.708 ; 17.238        ; 0.530       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.185  ; 1.985         ; 0.800       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.216  ; 1.985         ; 0.769       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.245  ; 1.985         ; 0.740       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.259  ; 1.985         ; 0.726       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.320  ; 1.985         ; 0.665       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.332  ; 1.985         ; 0.653       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.339  ; 1.985         ; 0.646       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.351  ; 1.985         ; 0.634       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.245  ; 3.971         ; 0.726       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.292  ; 3.971         ; 0.679       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.304  ; 3.971         ; 0.667       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.315  ; 3.971         ; 0.656       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.318  ; 3.971         ; 0.653       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.387  ; 3.971         ; 0.584       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.390  ; 3.971         ; 0.581       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.394  ; 3.971         ; 0.577       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.382  ; 8.000         ; 0.618       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.425  ; 8.000         ; 0.575       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.427  ; 8.000         ; 0.573       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.443  ; 8.000         ; 0.557       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.491  ; 8.000         ; 0.509       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.497  ; 8.000         ; 0.503       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.503  ; 8.000         ; 0.497       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.523  ; 8.000         ; 0.477       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.525  ; 8.000         ; 0.475       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.534  ; 8.000         ; 0.466       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.535  ; 8.000         ; 0.465       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.547  ; 8.000         ; 0.453       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.551  ; 8.000         ; 0.449       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.555  ; 8.000         ; 0.445       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.557  ; 8.000         ; 0.443       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.557  ; 8.000         ; 0.443       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.569  ; 8.000         ; 0.431       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.584  ; 8.000         ; 0.416       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.586  ; 8.000         ; 0.414       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.616  ; 8.000         ; 0.384       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.881  ; 8.619         ; 0.738       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.884  ; 8.619         ; 0.735       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.959  ; 8.619         ; 0.660       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.973  ; 8.619         ; 0.646       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 15.098 ; 16.000        ; 0.902       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.216 ; 16.000        ; 0.784       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.222 ; 16.000        ; 0.778       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.236 ; 16.000        ; 0.764       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.248 ; 16.000        ; 0.752       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.258 ; 16.000        ; 0.742       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.278 ; 16.000        ; 0.722       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.320 ; 16.000        ; 0.680       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.336 ; 16.000        ; 0.664       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.348 ; 16.000        ; 0.652       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.394 ; 16.000        ; 0.606       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.399 ; 16.000        ; 0.601       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.444 ; 16.000        ; 0.556       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.446 ; 16.000        ; 0.554       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.566 ; 16.000        ; 0.434       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.570 ; 16.000        ; 0.430       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.537 ; 17.238        ; 0.701       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.568 ; 17.238        ; 0.670       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.575 ; 17.238        ; 0.663       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.636 ; 17.238        ; 0.602       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.184  ; 1.985         ; 0.801       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.244  ; 1.985         ; 0.741       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.257  ; 1.985         ; 0.728       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.279  ; 1.985         ; 0.706       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.307  ; 1.985         ; 0.678       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.336  ; 1.985         ; 0.649       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.348  ; 1.985         ; 0.637       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.358  ; 1.985         ; 0.627       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.256  ; 3.971         ; 0.715       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.300  ; 3.971         ; 0.671       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.313  ; 3.971         ; 0.658       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.314  ; 3.971         ; 0.657       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.326  ; 3.971         ; 0.645       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.397  ; 3.971         ; 0.574       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.398  ; 3.971         ; 0.573       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.405  ; 3.971         ; 0.566       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.395  ; 8.000         ; 0.605       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.427  ; 8.000         ; 0.573       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.447  ; 8.000         ; 0.553       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.448  ; 8.000         ; 0.552       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.488  ; 8.000         ; 0.512       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.504  ; 8.000         ; 0.496       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.511  ; 8.000         ; 0.489       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.527  ; 8.000         ; 0.473       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.534  ; 8.000         ; 0.466       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.539  ; 8.000         ; 0.461       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.545  ; 8.000         ; 0.455       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.552  ; 8.000         ; 0.448       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.554  ; 8.000         ; 0.446       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.557  ; 8.000         ; 0.443       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.558  ; 8.000         ; 0.442       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.564  ; 8.000         ; 0.436       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.575  ; 8.000         ; 0.425       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.590  ; 8.000         ; 0.410       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.594  ; 8.000         ; 0.406       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.623  ; 8.000         ; 0.377       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.883  ; 8.619         ; 0.736       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.909  ; 8.619         ; 0.710       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.957  ; 8.619         ; 0.662       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.987  ; 8.619         ; 0.632       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 15.126 ; 16.000        ; 0.874       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.222 ; 16.000        ; 0.778       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.237 ; 16.000        ; 0.763       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.238 ; 16.000        ; 0.762       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.253 ; 16.000        ; 0.747       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.286 ; 16.000        ; 0.714       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.302 ; 16.000        ; 0.698       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.332 ; 16.000        ; 0.668       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.362 ; 16.000        ; 0.638       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.366 ; 16.000        ; 0.634       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.390 ; 16.000        ; 0.610       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.398 ; 16.000        ; 0.602       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.446 ; 16.000        ; 0.554       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.471 ; 16.000        ; 0.529       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.572 ; 16.000        ; 0.428       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.574 ; 16.000        ; 0.426       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.553 ; 17.238        ; 0.685       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.562 ; 17.238        ; 0.676       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.589 ; 17.238        ; 0.649       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.638 ; 17.238        ; 0.600       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Fast 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.346  ; 1.985         ; 0.639       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.380  ; 1.985         ; 0.605       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.407  ; 1.985         ; 0.578       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.410  ; 1.985         ; 0.575       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.457  ; 1.985         ; 0.528       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.458  ; 1.985         ; 0.527       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.464  ; 1.985         ; 0.521       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.474  ; 1.985         ; 0.511       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.350  ; 3.971         ; 0.621       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.441  ; 3.971         ; 0.530       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.442  ; 3.971         ; 0.529       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.461  ; 3.971         ; 0.510       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.494  ; 3.971         ; 0.477       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.515  ; 3.971         ; 0.456       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.524  ; 3.971         ; 0.447       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.535  ; 3.971         ; 0.436       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.502  ; 8.000         ; 0.498       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.544  ; 8.000         ; 0.456       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.554  ; 8.000         ; 0.446       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.555  ; 8.000         ; 0.445       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.624  ; 8.000         ; 0.376       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.630  ; 8.000         ; 0.370       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.631  ; 8.000         ; 0.369       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.644  ; 8.000         ; 0.356       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.647  ; 8.000         ; 0.353       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.650  ; 8.000         ; 0.350       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.654  ; 8.000         ; 0.346       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.656  ; 8.000         ; 0.344       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.656  ; 8.000         ; 0.344       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.661  ; 8.000         ; 0.339       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.664  ; 8.000         ; 0.336       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.664  ; 8.000         ; 0.336       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.666  ; 8.000         ; 0.334       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.681  ; 8.000         ; 0.319       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.684  ; 8.000         ; 0.316       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.711  ; 8.000         ; 0.289       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 8.014  ; 8.619         ; 0.605       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.048  ; 8.619         ; 0.571       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.095  ; 8.619         ; 0.524       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.096  ; 8.619         ; 0.523       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 15.292 ; 16.000        ; 0.708       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.332 ; 16.000        ; 0.668       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.352 ; 16.000        ; 0.648       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.377 ; 16.000        ; 0.623       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.388 ; 16.000        ; 0.612       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.409 ; 16.000        ; 0.591       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.437 ; 16.000        ; 0.563       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.450 ; 16.000        ; 0.550       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.463 ; 16.000        ; 0.537       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.472 ; 16.000        ; 0.528       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.515 ; 16.000        ; 0.485       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.537 ; 16.000        ; 0.463       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.563 ; 16.000        ; 0.437       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.582 ; 16.000        ; 0.418       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.678 ; 16.000        ; 0.322       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.681 ; 16.000        ; 0.319       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.686 ; 17.238        ; 0.552       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.696 ; 17.238        ; 0.542       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.717 ; 17.238        ; 0.521       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.725 ; 17.238        ; 0.513       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Fast 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.398  ; 1.985         ; 0.587       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.431  ; 1.985         ; 0.554       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.434  ; 1.985         ; 0.551       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.453  ; 1.985         ; 0.532       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.486  ; 1.985         ; 0.499       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.499  ; 1.985         ; 0.486       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.500  ; 1.985         ; 0.485       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.515  ; 1.985         ; 0.470       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.381  ; 3.971         ; 0.590       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.479  ; 3.971         ; 0.492       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.480  ; 3.971         ; 0.491       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.491  ; 3.971         ; 0.480       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.504  ; 3.971         ; 0.467       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.543  ; 3.971         ; 0.428       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.557  ; 3.971         ; 0.414       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.557  ; 3.971         ; 0.414       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.550  ; 8.000         ; 0.450       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.575  ; 8.000         ; 0.425       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.577  ; 8.000         ; 0.423       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.585  ; 8.000         ; 0.415       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.630  ; 8.000         ; 0.370       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.644  ; 8.000         ; 0.356       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.647  ; 8.000         ; 0.353       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.659  ; 8.000         ; 0.341       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.669  ; 8.000         ; 0.331       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.670  ; 8.000         ; 0.330       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.670  ; 8.000         ; 0.330       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.671  ; 8.000         ; 0.329       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.671  ; 8.000         ; 0.329       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.672  ; 8.000         ; 0.328       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.672  ; 8.000         ; 0.328       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.678  ; 8.000         ; 0.322       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.680  ; 8.000         ; 0.320       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.693  ; 8.000         ; 0.307       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.699  ; 8.000         ; 0.301       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.722  ; 8.000         ; 0.278       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 8.060  ; 8.619         ; 0.559       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.100  ; 8.619         ; 0.519       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.123  ; 8.619         ; 0.496       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.135  ; 8.619         ; 0.484       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 15.330 ; 16.000        ; 0.670       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.365 ; 16.000        ; 0.635       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.401 ; 16.000        ; 0.599       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.431 ; 16.000        ; 0.569       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.432 ; 16.000        ; 0.568       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.438 ; 16.000        ; 0.562       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.468 ; 16.000        ; 0.532       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.488 ; 16.000        ; 0.512       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.498 ; 16.000        ; 0.502       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.505 ; 16.000        ; 0.495       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.551 ; 16.000        ; 0.449       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.561 ; 16.000        ; 0.439       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.596 ; 16.000        ; 0.404       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.596 ; 16.000        ; 0.404       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.686 ; 16.000        ; 0.314       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.690 ; 16.000        ; 0.310       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.734 ; 17.238        ; 0.504       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.746 ; 17.238        ; 0.492       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.753 ; 17.238        ; 0.485       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.753 ; 17.238        ; 0.485       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Net Delay Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+---------------------------------------------------+---------------------------------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                                                                            ; To                                                                                                                                                              ; Type ; SDC Location                                      ; Worst-Case Operating Conditions ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+---------------------------------------------------+---------------------------------+
; set_net_delay ; 1.174  ; 1.985    ; 0.811  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]              ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.205  ; 1.985    ; 0.780  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]              ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.210  ; 1.985    ; 0.775  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                     ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.267  ; 1.985    ; 0.718  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                     ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.285  ; 1.985    ; 0.700  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]              ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.358  ; 1.985    ; 0.627  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                     ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.361  ; 1.985    ; 0.624  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]              ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.366  ; 1.985    ; 0.619  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                     ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.412  ; 1.985    ; 0.573  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 0C Model             ;
; set_net_delay ; 1.464  ; 1.985    ; 0.521  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.470  ; 1.985    ; 0.515  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.475  ; 1.985    ; 0.510  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.475  ; 1.985    ; 0.510  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.478  ; 1.985    ; 0.507  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.496  ; 1.985    ; 0.489  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.518  ; 1.985    ; 0.467  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.115  ; 3.971    ; 0.856  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                            ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.129  ; 3.971    ; 0.842  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                            ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.165  ; 3.971    ; 0.806  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                            ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.189  ; 3.971    ; 0.782  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.208  ; 3.971    ; 0.763  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.216  ; 3.971    ; 0.755  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.218  ; 3.971    ; 0.753  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.258  ; 3.971    ; 0.713  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                            ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.357  ; 3.971    ; 0.614  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.370  ; 3.971    ; 0.601  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.375  ; 3.971    ; 0.596  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.376  ; 3.971    ; 0.595  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.398  ; 3.971    ; 0.573  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 0C Model             ;
; set_net_delay ; 3.404  ; 3.971    ; 0.567  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.434  ; 3.971    ; 0.537  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.467  ; 3.971    ; 0.504  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.054  ; 8.000    ; 0.946  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.096  ; 8.000    ; 0.904  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.128  ; 8.000    ; 0.872  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.131  ; 8.000    ; 0.869  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.135  ; 8.000    ; 0.865  ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                               ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.139  ; 8.000    ; 0.861  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.151  ; 8.000    ; 0.849  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.188  ; 8.000    ; 0.812  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.213  ; 8.000    ; 0.787  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                                ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.214  ; 8.000    ; 0.786  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                               ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.214  ; 8.000    ; 0.786  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.222  ; 8.000    ; 0.778  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                               ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.235  ; 8.000    ; 0.765  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                              ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.240  ; 8.000    ; 0.760  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                              ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.254  ; 8.000    ; 0.746  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.259  ; 8.000    ; 0.741  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.272  ; 8.000    ; 0.728  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.272  ; 8.000    ; 0.728  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                              ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.282  ; 8.000    ; 0.718  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.292  ; 8.000    ; 0.708  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                               ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.295  ; 8.000    ; 0.705  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.301  ; 8.000    ; 0.699  ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                                                ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.324  ; 8.000    ; 0.676  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.361  ; 8.000    ; 0.639  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                               ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.390  ; 8.000    ; 0.610  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                              ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.392  ; 8.000    ; 0.608  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.393  ; 8.000    ; 0.607  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                               ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.398  ; 8.000    ; 0.602  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.399  ; 8.000    ; 0.601  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.399  ; 8.000    ; 0.601  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.400  ; 8.000    ; 0.600  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.413  ; 8.000    ; 0.587  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                                ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.415  ; 8.000    ; 0.585  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                               ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 0C Model             ;
; set_net_delay ; 7.417  ; 8.000    ; 0.583  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.420  ; 8.000    ; 0.580  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.424  ; 8.000    ; 0.576  ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped_n}]                    ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.436  ; 8.000    ; 0.564  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.441  ; 8.000    ; 0.559  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.452  ; 8.000    ; 0.548  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.463  ; 8.000    ; 0.537  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.465  ; 8.000    ; 0.535  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.469  ; 8.000    ; 0.531  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.472  ; 8.000    ; 0.528  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.476  ; 8.000    ; 0.524  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.491  ; 8.000    ; 0.509  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.492  ; 8.000    ; 0.508  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.689  ; 8.000    ; 0.311  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]                                                                                                           ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]                                              ; max  ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:34      ; Fast 900mV 100C Model           ;
; set_net_delay ; 7.701  ; 8.000    ; 0.299  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]                                                                                                          ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]                                               ; max  ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:35      ; Fast 900mV 100C Model           ;
; set_net_delay ; 7.855  ; 8.619    ; 0.764  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]               ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.881  ; 8.619    ; 0.738  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                      ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.882  ; 8.619    ; 0.737  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                      ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.915  ; 8.619    ; 0.704  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]               ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.996  ; 8.619    ; 0.623  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 8.022  ; 8.619    ; 0.597  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 8.108  ; 8.619    ; 0.511  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 8.124  ; 8.619    ; 0.495  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.191 ; 16.000   ; 0.809  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.226 ; 16.000   ; 0.774  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.238 ; 16.000   ; 0.762  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.251 ; 16.000   ; 0.749  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.252 ; 16.000   ; 0.748  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.295 ; 16.000   ; 0.705  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.301 ; 16.000   ; 0.699  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.329 ; 16.000   ; 0.671  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.348 ; 16.000   ; 0.652  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.369 ; 16.000   ; 0.631  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.372 ; 16.000   ; 0.628  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.378 ; 16.000   ; 0.622  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.379 ; 16.000   ; 0.621  ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped_n}]                    ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.380 ; 16.000   ; 0.620  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.382 ; 16.000   ; 0.618  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 0C Model             ;
; set_net_delay ; 15.382 ; 16.000   ; 0.618  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.389 ; 16.000   ; 0.611  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.389 ; 16.000   ; 0.611  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.392 ; 16.000   ; 0.608  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.396 ; 16.000   ; 0.604  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.399 ; 16.000   ; 0.601  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.399 ; 16.000   ; 0.601  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.404 ; 16.000   ; 0.596  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.406 ; 16.000   ; 0.594  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.407 ; 16.000   ; 0.593  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.410 ; 16.000   ; 0.590  ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.411 ; 16.000   ; 0.589  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.411 ; 16.000   ; 0.589  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.418 ; 16.000   ; 0.582  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.426 ; 16.000   ; 0.574  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.429 ; 16.000   ; 0.571  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 0C Model             ;
; set_net_delay ; 15.433 ; 16.000   ; 0.567  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.436 ; 16.000   ; 0.564  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.438 ; 16.000   ; 0.562  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.442 ; 16.000   ; 0.558  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 0C Model             ;
; set_net_delay ; 15.452 ; 16.000   ; 0.548  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.454 ; 16.000   ; 0.546  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.458 ; 16.000   ; 0.542  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.459 ; 16.000   ; 0.541  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.476 ; 16.000   ; 0.524  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.481 ; 16.000   ; 0.519  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 0C Model             ;
; set_net_delay ; 15.483 ; 16.000   ; 0.517  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.490 ; 16.000   ; 0.510  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.492 ; 16.000   ; 0.508  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.500 ; 16.000   ; 0.500  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.538 ; 16.000   ; 0.462  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.448 ; 17.238   ; 0.790  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                             ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.459 ; 17.238   ; 0.779  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]        ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.487 ; 17.238   ; 0.751  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                             ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.501 ; 17.238   ; 0.737  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]        ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.662 ; 17.238   ; 0.576  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.707 ; 17.238   ; 0.531  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.750 ; 17.238   ; 0.488  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.761 ; 17.238   ; 0.477  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 32.635 ; 33.333   ; 0.698  ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                              ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 32.748 ; 33.333   ; 0.585  ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                              ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 32.749 ; 33.333   ; 0.584  ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]                               ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 32.837 ; 33.333   ; 0.496  ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]                               ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+---------------------------------------------------+---------------------------------+


------------------------------------------------
; Metastability Summary 2 Slow vid2 100C Model ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.652 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



----------------------------------------------
; Metastability Summary 2 Slow vid2 0C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.598 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.327 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.357 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.781 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.965 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; user_led_g(0)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_g(1)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_g(2)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_rstn           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_g(3)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lt_io_scl           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_r(0)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_r(1)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_r(2)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_r(3)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_tx_sd_hdn       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_mf0_bypass      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_mf1_auto_sleep  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_mf2_mute        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_clk148_up       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_clk148_down     ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_scl            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_mod_seln       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_lp_mode        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lt_io_sda           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_sda            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~INIT_DONE~         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~PWRMGT_SDA~        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~CONF_DONE~         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~SEU_ERROR~         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AVST_READY~ ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~CVP_CONFDONE~      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~PWRMGT_SCL~        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; user_dipsw(0)       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_dipsw(1)       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_dipsw(2)       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_dipsw(3)       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_pb(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_pb(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_pb(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; qsfp_interruptn     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; qsfp_mod_prsn       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; lt_io_sda           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; qsfp_sda            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; cpu_resetn          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_50              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_fpga_100m       ; LVDS         ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tck ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; refclk_sdi_p        ; LVDS         ; 1440 ps         ; 1440 ps         ;
; refclk_qsfp_p       ; LVDS         ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_OSC_CLK_1~  ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_MSEL0~      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_MSEL1~      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~PWRMGT_SDA~        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_MSEL2~      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_fpga_100m(n)    ; LVDS         ; 1440 ps         ; 1440 ps         ;
; refclk_sdi_p(n)     ; LVDS         ; 1440 ps         ; 1440 ps         ;
; refclk_qsfp_p(n)    ; LVDS         ; 1440 ps         ; 1440 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led_g(0)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; user_led_g(1)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; user_led_g(2)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0131 V           ; 0.136 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0131 V          ; 0.136 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; qsfp_rstn           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; user_led_g(3)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; lt_io_scl           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; user_led_r(0)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; user_led_r(1)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; user_led_r(2)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0129 V           ; 0.134 V                              ; 0.127 V                              ; 6.82e-10 s                  ; 6.67e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0129 V          ; 0.134 V                             ; 0.127 V                             ; 6.82e-10 s                 ; 6.67e-10 s                 ; No                        ; No                        ;
; user_led_r(3)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; sdi_tx_sd_hdn       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; sdi_mf0_bypass      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; sdi_mf1_auto_sleep  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0131 V           ; 0.136 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0131 V          ; 0.136 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; sdi_mf2_mute        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0129 V           ; 0.134 V                              ; 0.127 V                              ; 6.82e-10 s                  ; 6.67e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0129 V          ; 0.134 V                             ; 0.127 V                             ; 6.82e-10 s                 ; 6.67e-10 s                 ; No                        ; No                        ;
; sdi_clk148_up       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0131 V           ; 0.136 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0131 V          ; 0.136 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; sdi_clk148_down     ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0129 V           ; 0.134 V                              ; 0.127 V                              ; 6.82e-10 s                  ; 6.67e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0129 V          ; 0.134 V                             ; 0.127 V                             ; 6.82e-10 s                 ; 6.67e-10 s                 ; No                        ; No                        ;
; qsfp_scl            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; qsfp_mod_seln       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; qsfp_lp_mode        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0131 V           ; 0.136 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0131 V          ; 0.136 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; lt_io_sda           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; qsfp_sda            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; ~INIT_DONE~         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; ~PWRMGT_SDA~        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.156 V            ; 0.415 V                              ; 0.361 V                              ; 2.28e-10 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.156 V           ; 0.415 V                             ; 0.361 V                             ; 2.28e-10 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; ~CONF_DONE~         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.156 V            ; 0.415 V                              ; 0.361 V                              ; 2.28e-10 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.156 V           ; 0.415 V                             ; 0.361 V                             ; 2.28e-10 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; ~SEU_ERROR~         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.156 V            ; 0.415 V                              ; 0.361 V                              ; 2.28e-10 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.156 V           ; 0.415 V                             ; 0.361 V                             ; 2.28e-10 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AVST_READY~ ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; ~CVP_CONFDONE~      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; ~PWRMGT_SCL~        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                                                                           ; To Clock                                                                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; altera_int_osc_clk                                                                                   ; 1          ; 1        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 3.505            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 7.475            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.126           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.654           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.197           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.529           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 7.472            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.272           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.677           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.382           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.449           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 7.474            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.792           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.057           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.228           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.653           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 7.525            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.997           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.961           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.100           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.868           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.986           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.878           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.996           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.936           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.161           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.729           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.143           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.664           ; Slow 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 1449       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 3.954            ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 12675      ; 127      ; 6        ; 0        ; Intra-Clock (Timed Safe)  ; 4.783            ; Slow 900mV 100C Model           ;
; clk_50                                                                                               ; clk_50                                                                                               ; 30188      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 14.666           ; Slow 900mV 100C Model           ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 26079      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 3.496            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 100        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 60.990           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2955       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.850            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 933        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.437            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2105       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.811            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1863       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.536            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 114        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 60.765           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2526       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.040            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 924        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.491            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2183       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.650            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1949       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.452            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 108        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 60.590           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2546       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.589            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 944        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.582            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2009       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.947            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1864       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.418            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 84         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 60.784           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 3094       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.149            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1114       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.435            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2044       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.802            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1724       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.406            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2600       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 15.107           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 930        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.262            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 2039       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 18.243           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 2022       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.447            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2550       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 16.170           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 930        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.857            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 2527       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 17.880           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1688       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 7.977            ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                                                                           ; To Clock                                                                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 40         ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; altera_int_osc_clk                                                                                   ; 1          ; 1        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.164            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.167            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.654           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.148          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.599           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.139          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.171            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.705           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.113          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.563           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.224          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.167            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.077          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.841           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.627           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.185          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.139            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.986           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.937           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.962           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.057          ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.914           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.030          ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.978           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.956           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.727           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.082          ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.709           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 20         ; 0        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.105          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 1400       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.128            ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 13691      ; 127      ; 20       ; 0        ; Intra-Clock (Timed Safe)  ; 0.145            ; Fast 900mV 0C Model             ;
; clk_50                                                                                               ; clk_50                                                                                               ; 30869      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.076            ; Slow vid2 100C Model            ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 26109      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.036            ; Slow vid2 100C Model            ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 114        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.112            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2635       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.130            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 937        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.136            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2071       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.036            ; Slow vid2 100C Model            ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1908       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.135            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 114        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.099            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2571       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.130            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 943        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.054            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2164       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.052            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1768       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.139            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 4          ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.158            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 79         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.166            ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2655       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.135            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 938        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.122            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2280       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.095            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1768       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.145            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 69         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.102            ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 2578       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.134            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 937        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.058            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 2088       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.054            ; Slow vid2 100C Model            ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1844       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.132            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2550       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.140            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 958        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.132            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 2089       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.055            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1768       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.132            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2583       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.133            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 941        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.140            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 2260       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.081            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1897       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.153            ; Fast 900mV 0C Model             ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                                                           ; To Clock                                                                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.806          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.822          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.789          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.588          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.930          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.990          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.242          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.022          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.341          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.791          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.673          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.436          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.983          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.471          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.250          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.588          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.311          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.681          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.281          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.514          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.734          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.775          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.685          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.542          ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 702        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 6.518            ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 596        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 34.990           ; Slow 900mV 100C Model           ;
; clk_50                                                                                               ; clk_50                                                                                               ; 4509       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 13.388           ; Slow 900mV 100C Model           ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 3637       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 6.717            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 53         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 62.968           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.147            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 1.580            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 3.112            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 61         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 62.819           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.695            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 1.544            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.622            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 61         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 62.651           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 799        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.188            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 1.360            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.819            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 59         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 62.774           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 797        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.405            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 1.471            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 3.362            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 19.341           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 9.853            ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 19.417           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 796        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 18.814           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 9.626            ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 19.307           ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                                                           ; To Clock                                                                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.241          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.695          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.731          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.342          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.208          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.637          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.075          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.700          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.516          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.669          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.390          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 206.026          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.217          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.346          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.111          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.351          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.637          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.837          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.746          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 206.057          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.307          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.744          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.366          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.938          ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 702        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.264            ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 596        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.271            ; Fast 900mV 0C Model             ;
; clk_50                                                                                               ; clk_50                                                                                               ; 4509       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.260            ; Fast 900mV 0C Model             ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 3645       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.163            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 53         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.268            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.254            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.283            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.274            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 61         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.186            ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.262            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.317            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.290            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 61         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.318            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 799        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.252            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.273            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.263            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 59         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.215            ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 797        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.242            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.295            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.334            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.264            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.275            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.264            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 796        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.266            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.383            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.294            ; Fast 900mV 0C Model             ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.3.0 Build 104 09/20/2023 SC Pro Edition
    Info: Processing started: Thu Feb  1 05:28:41 2024
    Info: System process ID: 2932
Info: Command: quartus_sta qts_qsfp_sdi -c qts_qsfp_sdi --mode=finalize
Info: Using INI file C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:08.
Info (22889): This design was generated using the DNI flow.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa
        Info (332166): if {[get_collection_size [get_clocks altera_int_osc_clk -nowarn]] == 0} {create_clock -name altera_int_osc_clk -period 4.000 [get_nodes [get_entity_instances {altera_internal_oscillator_atom}]*|oscillator_dut~oscillator_clock]}; set alt_xcvr_reset_seq_entity_inst [get_entity_instances {altera_xcvr_reset_sequencer_s10}]; set alt_xcvr_reset_seq_entity_inst_list [split $alt_xcvr_reset_seq_entity_inst |]; set alt_xcvr_reset_seq_entity_inst_list  [lreplace $alt_xcvr_reset_seq_entity_inst_list end end]; set alt_xcvr_reset_seq_entity_inst_final_name [join $alt_xcvr_reset_seq_entity_inst_list |]; if { [get_collection_size [get_nodes -nowarn $alt_xcvr_reset_seq_entity_inst_final_name*alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk]] > 0 } { create_generated_clock -name ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk -divide_by 2 -source [get_nodes [get_entity_instances {altera_internal_oscillator_atom}]*|oscillator_dut~oscillator_clock] [get_pins -compat -nowarn $alt_xcvr_reset_seq_entity_inst_final_name*alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q] }
    Info (332165): Entity sld_synchronizer_no_reset
        Info (332166): set_false_path -to [get_keepers {*sld_synchronizer_no_reset:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_tx_fifo/fifo_1923/synth/xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_rx_fifo/fifo_1923/synth/xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (332104): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|master_0|master_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info (332104): Reading SDC File: 'qts_qsfp_sdi.sdc'
Warning (19049): The derive_pll_clocks command is not supported in this family.
    Info (19050): This command is deprecated because all PLL clocks are automatically generated by the SDC files generated alongside the PLL IP. No user action is required.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(19): *|freq_counter:freq_counter_0|slow_clk could not be matched with a port or pin or register or keeper or net or node or combinational node File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 19
Critical Warning (332049): Ignored create_generated_clock at qts_qsfp_sdi.sdc(19): Argument <targets> is not an object ID File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 19
    Info (332050): create_generated_clock -name slow_clk -source [get_ports clk_50] -divide_by 2 {*|freq_counter:freq_counter_0|slow_clk} File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 19
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(61): slow_clk could not be matched with a clock File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 61
Warning (332049): Ignored set_clock_groups at qts_qsfp_sdi.sdc(61): Argument -group with value [get_clocks { slow_clk }] contains zero elements File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 61
    Info (332050): set_clock_groups -asynchronous -group [get_clocks { slow_clk }] File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 61
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(67): altera_reserved_ntrst could not be matched with a port File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 67
Warning (332049): Ignored set_false_path at qts_qsfp_sdi.sdc(67): Argument <from> is an empty collection File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 67
    Info (332050): set_false_path -from [get_ports {altera_reserved_ntrst}] File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 67
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(70): user_dipsw[*] could not be matched with a port File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 70
Warning (332049): Ignored set_false_path at qts_qsfp_sdi.sdc(70): Argument <from> is an empty collection File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 70
    Info (332050): set_false_path -from [get_ports {user_dipsw[*]}] File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 70
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(71): user_pb[*] could not be matched with a keeper File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 71
Warning (332049): Ignored set_false_path at qts_qsfp_sdi.sdc(71): Argument <from> is an empty collection File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 71
    Info (332050): set_false_path -from [get_keepers {user_pb[*]}]  File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 71
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(75): qsfp_mod_prsn could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 75
Warning (332049): Ignored set_false_path at qts_qsfp_sdi.sdc(75): Argument <to> is not an object ID File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 75
    Info (332050): set_false_path -from * -to qsfp_mod_prsn File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 75
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|master_0|master_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info (332104): Reading SDC File: 'sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|master_0|master_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info (332104): Reading SDC File: 'qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|master_0|master_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info (332104): Reading SDC File: 'q_sys/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/data_pattern_generator.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_controller.sdc'
Info (332104): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_internal_oscillator_atom_1911/synth/altera_internal_oscillator_atom.sdc'
Info (332104): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (18794): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0'
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*
Info (18794): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (18794): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1
Info (332104): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/st_dc_fifo_1950/synth/alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc'
Info (332104): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sandboxes/8872_0/sld/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:04.
Warning (332070): Port "altera_reserved_tdi" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-fall input delay
Warning (332070): Port "altera_reserved_tdi" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-rise input delay
Warning (332070): Port "altera_reserved_tms" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-fall input delay
Warning (332070): Port "altera_reserved_tms" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-rise input delay
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.406
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.406               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.418               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.435               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.437               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.452               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.491               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.536               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.582               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.589               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     0.850               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.040               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.149               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.650               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.802               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.811               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.947               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     3.496               0.000         0 clk_fpga_100m Slow 900mV 100C Model 
    Info (332119):     3.505               0.000         0 altera_int_osc_clk Slow 900mV 100C Model 
    Info (332119):     3.954               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk Slow 900mV 100C Model 
    Info (332119):     4.783               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
    Info (332119):     7.977               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     8.262               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     8.447               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     8.857               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):    14.666               0.000         0     clk_50 Slow 900mV 100C Model 
    Info (332119):    15.107               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    16.170               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    17.880               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    18.243               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    60.590               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    60.765               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    60.784               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    60.990               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.036
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.036               0.000         0 clk_fpga_100m 2 Slow vid2 100C Model 
    Info (332119):     0.036               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 2 Slow vid2 100C Model 
    Info (332119):     0.052               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     0.054               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.054               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 2 Slow vid2 100C Model 
    Info (332119):     0.055               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.058               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.076               0.000         0     clk_50 2 Slow vid2 100C Model 
    Info (332119):     0.081               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.095               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.099               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Fast 900mV 0C Model 
    Info (332119):     0.102               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Fast 900mV 100C Model 
    Info (332119):     0.112               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Fast 900mV 0C Model 
    Info (332119):     0.122               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.128               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk   Fast 900mV 0C Model 
    Info (332119):     0.130               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.130               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.132               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.132               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.132               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.133               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.134               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.135               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.135               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.136               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.139               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.140               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.140               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.145               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
    Info (332119):     0.145               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.153               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.158               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):     0.164               0.000         0 altera_int_osc_clk   Fast 900mV 0C Model 
    Info (332119):     0.166               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Fast 900mV 100C Model 
Info (332146): Worst-case recovery slack is 1.360
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     1.360               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     1.471               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     1.544               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     1.580               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     2.147               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.188               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.405               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.622               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.695               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.819               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     3.112               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     3.362               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     6.518               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk Slow 900mV 100C Model 
    Info (332119):     6.717               0.000         0 clk_fpga_100m Slow 900mV 100C Model 
    Info (332119):     9.626               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     9.853               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):    13.388               0.000         0     clk_50 Slow 900mV 100C Model 
    Info (332119):    18.814               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    19.307               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    19.341               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    19.417               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    34.990               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
    Info (332119):    62.651               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Slow 900mV 0C Model 
    Info (332119):    62.774               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    62.819               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Slow 900mV 0C Model 
    Info (332119):    62.968               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Slow 900mV 0C Model 
    Info (332119):   101.436               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.514               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.542               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.681               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.775               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.791               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.822               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.990               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.022               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.471               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.588               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.588               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   103.281               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   103.673               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   103.685               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.242               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.250               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.789               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.163
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.163               0.000         0 clk_fpga_100m   Fast 900mV 0C Model 
    Info (332119):     0.186               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Fast 900mV 100C Model 
    Info (332119):     0.215               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Fast 900mV 100C Model 
    Info (332119):     0.242               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.252               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.254               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.260               0.000         0     clk_50   Fast 900mV 0C Model 
    Info (332119):     0.262               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.263               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.264               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk   Fast 900mV 0C Model 
    Info (332119):     0.264               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.264               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.266               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.268               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Fast 900mV 0C Model 
    Info (332119):     0.271               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
    Info (332119):     0.273               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.274               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.275               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.283               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.290               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.294               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.295               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.317               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.318               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Fast 900mV 0C Model 
    Info (332119):     0.334               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.383               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   203.731               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.075               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.111               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.366               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.390               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.746               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   205.342               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.346               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.351               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.637               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.669               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.695               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.700               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.744               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.837               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.938               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   206.026               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   206.057               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 0.368
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.368               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.368               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.368               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.368               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.407               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.407               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.407               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.407               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.748               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.753               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.754               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.764               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.767               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.768               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.775               0.000         0 refclk_qsfp_p 2 Slow vid2 100C Model 
    Info (332119):     0.782               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.826               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.906               0.000         0 altera_int_osc_clk   Slow 900mV 0C Model 
    Info (332119):     1.975               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     2.000               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     2.005               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     2.014               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     2.046               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.047               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.051               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.071               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.441               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     2.441               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     2.480               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     2.480               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     3.337               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk   Slow 900mV 0C Model 
    Info (332119):     3.367               0.000         0 refclk_sdi_p 2 Slow vid2 100C Model 
    Info (332119):     4.170               0.000         0 clk_fpga_100m   Slow 900mV 0C Model 
    Info (332119):     4.898               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     4.919               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     4.921               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     4.966               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     9.170               0.000         0     clk_50 Slow 900mV 100C Model 
    Info (332119):    10.285               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):    10.304               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):    10.344               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):    10.363               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    17.885               0.000         0 altera_reserved_tck   Slow 900mV 0C Model 
    Info (332119):    31.596               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    31.606               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    31.617               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    31.619               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
Info (332114): Report Metastability (2 Slow vid2 100C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.652 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (2 Slow vid2 0C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.598 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.327 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.357 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.781 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.965 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 72 of 86 enabled rules passed, and 6 rules was disabled, in snapshot 'final'
Warning (21620): Design Assistant Results: 9 of 36 High severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/output_files/qts_qsfp_sdi.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 2 of 34 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/output_files/qts_qsfp_sdi.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 3 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/output_files/qts_qsfp_sdi.tq.drc.signoff.rpt' for more information
Info (24095): Timing requirements were met
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 6499 megabytes
    Info: Processing ended: Thu Feb  1 05:29:05 2024
    Info: Elapsed time: 00:00:24
    Info: System process ID: 2932
Info (19538): Reading SDC files took 00:00:04 cumulatively in this process.


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 0     ; 0    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 0     ; 0    ;
; Unconstrained Output Ports                        ; 0     ; 0    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 0     ; 0    ;
+---------------------------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                                                                                                                                             ; Clock                                                                                                ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+-------------+
; altera_reserved_tck                                                                                                                                                                                                                                                ; altera_reserved_tck                                                                                  ; Base      ; Constrained ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc|oscillator_dut~oscillator_clock                                                                                                                                                                                      ; altera_int_osc_clk                                                                                   ; Base      ; Constrained ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; Generated ; Constrained ;
; clk_50                                                                                                                                                                                                                                                             ; clk_50                                                                                               ; Base      ; Constrained ;
; clk_fpga_100m                                                                                                                                                                                                                                                      ; clk_fpga_100m                                                                                        ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                   ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                   ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source         ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; Base      ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source         ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; Base      ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source         ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; Base      ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source         ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; Base      ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; Generated ; Constrained ;
; refclk_qsfp_p                                                                                                                                                                                                                                                      ; refclk_qsfp_p                                                                                        ; Base      ; Constrained ;
; refclk_sdi_p                                                                                                                                                                                                                                                       ; refclk_sdi_p                                                                                         ; Base      ; Constrained ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                      ; 0.406  ; 0.036 ; 1.360    ; 0.163   ; 0.368               ;
;  ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 3.954  ; 0.128 ; 6.518    ; 0.264   ; 3.337               ;
;  altera_int_osc_clk                                                                                   ; 3.505  ; 0.164 ; N/A      ; N/A     ; 0.906               ;
;  altera_reserved_tck                                                                                  ; 4.783  ; 0.145 ; 34.990   ; 0.271   ; 17.885              ;
;  clk_50                                                                                               ; 14.666 ; 0.076 ; 13.388   ; 0.260   ; 9.170               ;
;  clk_fpga_100m                                                                                        ; 3.496  ; 0.036 ; 6.717    ; 0.163   ; 4.170               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.990 ; 0.112 ; 62.968   ; 0.268   ; 31.619              ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.850  ; 0.130 ; 2.147    ; 0.254   ; 2.005               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.437  ; 0.136 ; 1.580    ; 0.283   ; 0.754               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 101.822  ; 205.695 ; 0.368               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 1.811  ; 0.036 ; 3.112    ; 0.274   ; 2.046               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.536  ; 0.135 ; 104.789  ; 203.731 ; 0.768               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 102.588  ; 205.342 ; 0.407               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.765 ; 0.099 ; 62.819   ; 0.186   ; 31.596              ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 1.040  ; 0.130 ; 2.695    ; 0.262   ; 2.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.491  ; 0.054 ; 1.544    ; 0.317   ; 0.753               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 101.990  ; 205.637 ; 0.368               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 1.650  ; 0.052 ; 2.622    ; 0.290   ; 2.047               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.452  ; 0.139 ; 104.242  ; 204.075 ; 0.767               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; N/A    ; 0.158 ; 102.022  ; 205.700 ; 0.407               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.590 ; 0.166 ; 62.651   ; 0.318   ; 31.606              ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.589  ; 0.135 ; 2.188    ; 0.252   ; 1.975               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.582  ; 0.122 ; 1.360    ; 0.273   ; 0.748               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 101.791  ; 205.669 ; 0.368               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 1.947  ; 0.095 ; 2.819    ; 0.263   ; 2.051               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.418  ; 0.145 ; 103.673  ; 204.390 ; 0.764               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 101.436  ; 206.026 ; 0.407               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.784 ; 0.102 ; 62.774   ; 0.215   ; 31.617              ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 1.149  ; 0.134 ; 2.405    ; 0.242   ; 2.014               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.435  ; 0.058 ; 1.471    ; 0.295   ; 0.782               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 102.471  ; 205.346 ; 0.368               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 1.802  ; 0.054 ; 3.362    ; 0.334   ; 2.071               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.406  ; 0.132 ; 104.250  ; 204.111 ; 0.826               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 102.588  ; 205.351 ; 0.407               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 15.107 ; 0.140 ; 19.341   ; 0.264   ; 10.304              ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 8.262  ; 0.132 ; 9.853    ; 0.275   ; 4.919               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 101.681  ; 205.837 ; 2.441               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 18.243 ; 0.055 ; 19.417   ; 0.264   ; 10.363              ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 8.447  ; 0.132 ; 103.281  ; 204.746 ; 4.966               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 101.514  ; 206.057 ; 2.480               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 16.170 ; 0.133 ; 18.814   ; 0.266   ; 10.285              ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 8.857  ; 0.140 ; 9.626    ; 0.383   ; 4.898               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 101.775  ; 205.744 ; 2.441               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 17.880 ; 0.081 ; 19.307   ; 0.294   ; 10.344              ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 7.977  ; 0.153 ; 103.685  ; 204.366 ; 4.921               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 101.542  ; 205.938 ; 2.480               ;
;  refclk_qsfp_p                                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.775               ;
;  refclk_sdi_p                                                                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 3.367               ;
; Design-wide TNS                                                                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_int_osc_clk                                                                                   ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50                                                                                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_fpga_100m                                                                                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; N/A    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                         ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  refclk_qsfp_p                                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  refclk_sdi_p                                                                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 14 of 86 Rules Failed                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 192        ; 0      ; synchronizer                                   ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 43         ; 0      ; reset-usage, reset-reachability                ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 30         ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 12         ; 0      ; synchronizer                                   ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 8          ; 0      ; synchronizer                                   ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 6          ; 0      ; sdc                                            ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 3          ; 0      ; synchronizer                                   ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 2          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 1          ; 0      ; sdc, system                                    ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 189        ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 6          ; 0      ; sdc                                            ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 18         ; 0      ; synchronizer, false-positive-synchronizer      ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 6          ; 0      ; reset-usage                                    ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 1          ; 0      ; sdc                                            ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	192
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+-----------------------+--------+
; From                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; To                                                                                         ; From Clock                                                         ; To Clock ; Reason                ; Waived ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+-----------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                            ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                            ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50  ; clk_50   ; Asynchronous transfer ;        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	43
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Reset Chain Register Heads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Reset Sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Data Clock Domain                                                                                                    ; Reset Clock Domain                           ; Number of Reconvergent Registers ; Sample Reconvergent Register                                                                                                                                                                                                                 ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[5]   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_from_comm_d1   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_in_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_in_reg   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_fpga_100m                                                                                                        ; altera_reserved_tck   clk_50   clk_fpga_100m ; 216                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a28~reg0 ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_reset_sync|altera_reset_synchronizer_int_chain[2]   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_in_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_in_reg   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                  ; clk_fpga_100m                                                                                                        ; clk_50   clk_fpga_100m                       ; 5652                             ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|cmd_mux|saved_grant[1]                                                                                                                                                                            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; clk_50                                                                                                               ; altera_reserved_tck   clk_50   clk_fpga_100m ; 8758                             ; q_sys_i|qsfp_xcvr_test_0|nativephy_loopback_cont_0|nativephy_loopback_cont_0|csr_readdata[0]                                                                                                                                                 ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_0|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_1|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_3|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_4|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                   ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|sdi_xcvr_test_0|default_pma_settings_conf_0|sdi_xcvr_test_default_pma_settings_conf_0|master_oen                                                                                                                                     ;        ;
; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]                                                                                                                                           ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 11                               ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                 ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 127                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                              ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 121                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                               ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 3                                ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                         ;        ;
; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|sdi_xcvr_test_1|default_pma_settings_conf_0|sdi_xcvr_test_default_pma_settings_conf_0|master_oen                                                                                                                                     ;        ;
; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                               ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]                                                                                                                                           ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 11                               ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                 ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 127                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                              ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 121                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                               ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                    ; clk_50                                       ; 3                                ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                         ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	30
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+
; Source Nodes                                                                                           ; Synchronization Nodes                                                                                   ; From Clock    ; To Clock      ; Chain Length ; Waived ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+
; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]                      ; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]                      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]      ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]      ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	12
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+-----------------------+--------+
; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock                                                  ; Reason                ; Waived ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+-----------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[126] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1    ; clk_50     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]  ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1    ; clk_50     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[76]  ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1    ; clk_50     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]  ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1    ; clk_50     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]   ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[126] ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                   ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1     ; clk_50     ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0  ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]   ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46]  ; clk_50     ; clk_fpga_100m                                             ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                   ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1     ; clk_50     ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0  ; Asynchronous transfer ;        ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	8
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+
; Reset Source                                                                                                        ; Reset Source Clock   ; Register Clock                                            ; Number of Registers Being Reset ; Sample Register Being Reset                                                           ; Waived ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+
; cpu_resetn                                                                                                          ; Unconstrained domain ; clk_50                                                    ; 55                              ; heart_beat_cnt[26]                                                                    ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; clk_50               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0  ; 68                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; clk_50               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0  ; 68                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; system_reset_n[0]                                                                                                   ; clk_50               ; clk_fpga_100m                                             ; 72                              ; q_sys_i|mm_interconnect_0|agent_pipeline_016|gen_inst[1].core|full1                   ;        ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+
; Bare String Filter                                                                                                                                                                                            ; SDC Command                                                                                                                            ; Analyzer Deduced Type ; Possible Matching Type ; Location                                             ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_v7wbk6y.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*] ; get_fanins $path_to -clock -stop_at_clocks                                                                                             ; keeper                ; cell                   ; intel_signal_tap.sdc:48                              ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*] ; get_fanins $path_to -clock -stop_at_clocks                                                                                             ; keeper                ; cell                   ; intel_signal_tap.sdc:48                              ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	3
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                                                                                                       ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+
; From              ; To                                                                                                ; From Clock ; To Clock      ; Reason                ; Waived ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|qsfp_xcvr_atx_pll_reconfig_avmm0_translator|waitrequest_reset_override  ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|qsfp_xcvr_atx_pll1_reconfig_avmm0_translator|waitrequest_reset_override ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|sdi_xcvr_atx_pll_reconfig_avmm0_translator|waitrequest_reset_override   ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------+
; TMC-20013 - Partial Input Delay                                                              ;
+---------------------+-----------------------------------------+---------------------+--------+
; Port                ; Reason                                  ; Location            ; Waived ;
+---------------------+-----------------------------------------+---------------------+--------+
; altera_reserved_tdi ; Missing (rise, min) (fall, min) delays. ; qts_qsfp_sdi.sdc:37 ;        ;
; altera_reserved_tms ; Missing (rise, min) (fall, min) delays. ; qts_qsfp_sdi.sdc:38 ;        ;
+---------------------+-----------------------------------------+---------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                          ;
+---------------+---------------------------------------------+--------+
; Port          ; Reason                                      ; Waived ;
+---------------+---------------------------------------------+--------+
; user_led_g[3] ; No output delay was set on the output port. ;        ;
+---------------+---------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	189
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Location                                                                                            ; Reason                                                                                                ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_v7wbk6y.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_v7wbk6y.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_v7wbk6y.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_ports {user_led_r[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; qts_qsfp_sdi.sdc:73                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {qsfp_rstn}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; qts_qsfp_sdi.sdc:76                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {*data_pattern_checker:*|snap_handshake_clock_crosser:*|din*}] -to [get_keepers {*data_pattern_checker:*|snap_handshake_clock_crosser:*|dout*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; data_pattern_checker.sdc:16                                                                         ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1480 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1481 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1499 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1500 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1540 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1541 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1559 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1560 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                    ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1599 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1600 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1480 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1481 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1499 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1500 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1540 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1541 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1559 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1560 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                    ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1599 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1600 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] 100.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser.sdc:67 (from IP)                                           ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] -100.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser.sdc:68 (from IP)                                           ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 41.667                                                                                                                                                                                                                                                                                                                                                                                                                       ; intel_signal_tap.sdc:72                                                                             ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 41.667                                                                                                                                                                                                                                                                                                                                                                                                                       ; intel_signal_tap.sdc:72                                                                             ; Exception is fully overridden                                                                         ;        ;
; set_clock_groups -asynchronous -group [get_clocks { altera_reserved_tck }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; qts_qsfp_sdi.sdc:54                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_clock_groups -asynchronous -group [get_clocks { refclk_qsfp_p }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; qts_qsfp_sdi.sdc:58                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_clock_groups -asynchronous -group [get_clocks { refclk_sdi_p }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qts_qsfp_sdi.sdc:59                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_ports {altera_reserved_ntrst}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; qts_qsfp_sdi.sdc:67                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_ports {user_dipsw[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; qts_qsfp_sdi.sdc:70                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {user_pb[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:71                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -to [get_clocks {qsfp_mod_prsn}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:75                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_clock_groups -asynchronous -group [get_clocks { slow_clk }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:61                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; create_generated_clock -name {slow_clk} -source [get_ports {clk_50}] -divide_by 2 [get_ports {*|freq_counter:freq_counter_0|slow_clk}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; qts_qsfp_sdi.sdc:19                                                                                 ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}]       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1327 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}]       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1327 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                            ; alt_xcvr_native_global_constraints_5rlvnya.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                            ; alt_xcvr_native_global_constraints_5rlvnya.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_v7wbk6y.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                                                                                                           ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+
; Empty Collection Filter                ; SDC Command                                                                                                            ; Location            ; Waived ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+
; *|freq_counter:freq_counter_0|slow_clk ; create_generated_clock -name slow_clk -source [get_ports clk_50] -divide_by 2 {*|freq_counter:freq_counter_0|slow_clk} ; qts_qsfp_sdi.sdc:19 ;        ;
;  slow_clk                              ; get_clocks { slow_clk }                                                                                                ; qts_qsfp_sdi.sdc:61 ;        ;
; altera_reserved_ntrst                  ; get_ports {altera_reserved_ntrst}                                                                                      ; qts_qsfp_sdi.sdc:67 ;        ;
; user_dipsw[*]                          ; get_ports {user_dipsw[*]}                                                                                              ; qts_qsfp_sdi.sdc:70 ;        ;
; user_pb[*]                             ; get_keepers {user_pb[*]}                                                                                               ; qts_qsfp_sdi.sdc:71 ;        ;
; qsfp_mod_prsn                          ; set_false_path -from * -to qsfp_mod_prsn                                                                               ; qts_qsfp_sdi.sdc:75 ;        ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	18
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                                                                                            ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+
; From              ; To                                                                                                                                  ; From/To Clock ; Waived ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; Driver                                                                             ; Asynchronous Reset Signal ; Synchronous Reset Signal                                                                   ; Clock Enable Signal                                                                   ; Number of Asynchronous Reset Signals ; Number of Synchronous Reset Signals ; Number of Clock Enable Signals ; Waived ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 32                                  ; 32                             ;        ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+
; Assignment                                                                                   ; Reason                                                 ; Location                                                      ; Waived ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+
; [get_nodes {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc*|oscillator_dut~oscillator_clock}] ; Target contains node other than top level input ports. ; alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa.v:3 ;        ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


