<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Thu Dec 11 23:57:11 2014
</item>
<item name = "Version">2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)</item>
<item name = "Project">fifo.prj</item>
<item name = "Solution">sol</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 7.79, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">12, 12, 13, 13, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 128</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 11, 317, 578</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 44</column>
<column name="Register">-, -, 276, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dut_dmul_64ns_64ns_64_6_max_dsp_U1">dut_dmul_64ns_64ns_64_6_max_dsp, 0, 11, 317, 578</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="full_1_fu_83_p2">+, 0, 0, 64, 64, 64</column>
<column name="full_fu_66_p2">+, 0, 0, 64, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">12, 14, 4, 56</column>
<column name="out_fifo_V_din">32, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="data1_reg_154">32, 0, 32, 0</column>
<column name="data2_reg_159">16, 0, 16, 0</column>
<column name="full_1_reg_139">64, 0, 64, 0</column>
<column name="full_reg_134">64, 0, 64, 0</column>
<column name="tmp_3_reg_119">32, 0, 32, 0</column>
<column name="tmp_6_reg_124">32, 0, 32, 0</column>
<column name="tmp_7_reg_129">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, dut, return value</column>
<column name="in_fifo_V_dout">in, 32, ap_fifo, in_fifo_V, pointer</column>
<column name="in_fifo_V_empty_n">in, 1, ap_fifo, in_fifo_V, pointer</column>
<column name="in_fifo_V_read">out, 1, ap_fifo, in_fifo_V, pointer</column>
<column name="out_fifo_V_din">out, 32, ap_fifo, out_fifo_V, pointer</column>
<column name="out_fifo_V_full_n">in, 1, ap_fifo, out_fifo_V, pointer</column>
<column name="out_fifo_V_write">out, 1, ap_fifo, out_fifo_V, pointer</column>
</table>
</item>
</section>
</profile>
