C:\Synopsys\fpga_S-2021.09-SP2\bin64\c_hdl.exe  -osyn  D:\Lab8\syn\rev_1\synwork\latch_decode_comp.srs  -hdllog  D:\Lab8\syn\rev_1\synlog\latch_decode_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -nostructver  -dfltencoding sequential  -encrypt  -pro  -dmgen  D:\Lab8\syn\rev_1\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work D:\Lab8\Lab8\design4\src\input_latches.vhd -lib work D:\Lab8\Lab8\design4\src\decode3to8.vhd -lib work D:\Lab8\Lab8\design4\src\linedecoder.vhd  -jobname  "compiler" 
relcom:C:\Synopsys\fpga_S-2021.09-SP2\bin64\c_hdl.exe -osyn ..\synwork\latch_decode_comp.srs -hdllog ..\synlog\latch_decode_compiler.srr -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -nostructver -dfltencoding sequential -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\Lab8\design4\src\input_latches.vhd -lib work ..\..\..\Lab8\design4\src\decode3to8.vhd -lib work ..\..\..\Lab8\design4\src\linedecoder.vhd -jobname "compiler"
rc:0 success:1 runtime:13
file:..\synwork\latch_decode_comp.srs|io:o|time:1711479094|size:3370|exec:0|csum:
file:..\synlog\latch_decode_compiler.srr|io:o|time:1711479096|size:5890|exec:0|csum:
file:..\..\..\Lab8\design4\src\input_latches.vhd|io:i|time:1711478966|size:392|exec:0|csum:CF321C15B82CE1D062D9326775213F0D
file:..\..\..\Lab8\design4\src\decode3to8.vhd|io:i|time:1711478978|size:637|exec:0|csum:E57401B5B862B3C8843765614B14E1AC
file:..\..\..\Lab8\design4\src\linedecoder.vhd|io:i|time:1711479084|size:827|exec:0|csum:F705DA4A17D7DFF3A60FBAFF4318DD1F
file:C:\Synopsys\fpga_S-2021.09-SP2\bin64\c_hdl.exe|io:i|time:1654085988|size:5621760|exec:1|csum:FEA3F98A19EE7FFA7FDB1670D0E95318
