

================================================================
== Vitis HLS Report for 'dataflow_in_loop_height_loop'
================================================================
* Date:           Tue Jul 27 20:14:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min   |    max    | min | max |   Type   |
    +---------+---------+----------+-----------+-----+-----+----------+
    |       44|     1322|  0.440 us|  13.220 us|   25|  664|  dataflow|
    +---------+---------+----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dstout_loop_proc_fu_292                          |dstout_loop_proc                     |       24|      663|  0.240 us|  6.630 us|   24|  663|     none|
        |grp_src_loop_proc_fu_307                             |src_loop_proc                        |       18|      657|  0.180 us|  6.570 us|   18|  657|     none|
        |grp_dstin_loop_proc_fu_324                           |dstin_loop_proc                      |       14|      653|  0.140 us|  6.530 us|   14|  653|     none|
        |call_ln0_dataflow_in_loop_height_loop_entry6_fu_335  |dataflow_in_loop_height_loop_entry6  |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +-----------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dstout"   --->   Operation 6 'read' 'dstout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %alpha"   --->   Operation 7 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fill_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %fill"   --->   Operation 8 'read' 'fill_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%com_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %com"   --->   Operation 9 'read' 'com_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dstin_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dstin"   --->   Operation 10 'read' 'dstin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 11 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%srcin_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %srcin"   --->   Operation 12 'read' 'srcin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y"   --->   Operation 13 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%xstart_pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xstart_pos"   --->   Operation 14 'read' 'xstart_pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mapchip_maxwidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_maxwidth"   --->   Operation 15 'read' 'mapchip_maxwidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ystart_pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ystart_pos"   --->   Operation 16 'read' 'ystart_pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mapchip_maxheight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_maxheight"   --->   Operation 17 'read' 'mapchip_maxheight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%id_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id"   --->   Operation 18 'read' 'id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_draw_xsize"   --->   Operation 19 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_c5 = alloca i64 1"   --->   Operation 20 'alloca' 'y_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_c4 = alloca i64 1"   --->   Operation 21 'alloca' 'mapchip_draw_xsize_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dstout_c = alloca i64 1"   --->   Operation 22 'alloca' 'dstout_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%alpha_c = alloca i64 1"   --->   Operation 23 'alloca' 'alpha_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%fill_c = alloca i64 1"   --->   Operation 24 'alloca' 'fill_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%com_c = alloca i64 1"   --->   Operation 25 'alloca' 'com_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dstin_c = alloca i64 1"   --->   Operation 26 'alloca' 'dstin_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%frame_size_c3 = alloca i64 1"   --->   Operation 27 'alloca' 'frame_size_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%frame_size_c = alloca i64 1"   --->   Operation 28 'alloca' 'frame_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%srcin_c = alloca i64 1"   --->   Operation 29 'alloca' 'srcin_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%y_c2 = alloca i64 1"   --->   Operation 30 'alloca' 'y_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y_c = alloca i64 1"   --->   Operation 31 'alloca' 'y_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%xstart_pos_c = alloca i64 1"   --->   Operation 32 'alloca' 'xstart_pos_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mapchip_maxwidth_c = alloca i64 1"   --->   Operation 33 'alloca' 'mapchip_maxwidth_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ystart_pos_c = alloca i64 1"   --->   Operation 34 'alloca' 'ystart_pos_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mapchip_maxheight_c = alloca i64 1"   --->   Operation 35 'alloca' 'mapchip_maxheight_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%id_c = alloca i64 1"   --->   Operation 36 'alloca' 'id_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_c1 = alloca i64 1"   --->   Operation 37 'alloca' 'mapchip_draw_xsize_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_c = alloca i64 1"   --->   Operation 38 'alloca' 'mapchip_draw_xsize_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%src_V = alloca i64 1" [mapchip_color/mapchip_color.cpp:71]   --->   Operation 39 'alloca' 'src_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%dst_V = alloca i64 1" [mapchip_color/mapchip_color.cpp:72]   --->   Operation 40 'alloca' 'dst_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "%call_ln0 = call void @dataflow_in_loop_height_loop.entry6, i32 %mapchip_draw_xsize_read, i32 %id_read, i32 %mapchip_maxheight_read, i32 %ystart_pos_read, i32 %mapchip_maxwidth_read, i32 %xstart_pos_read, i32 %y_read, i64 %srcin_read, i32 %frame_size_read, i64 %dstin_read, i24 %com_read, i24 %fill_read, i8 %alpha_read, i64 %dstout_read, i32 %mapchip_draw_xsize_c, i32 %mapchip_draw_xsize_c1, i32 %id_c, i32 %mapchip_maxheight_c, i32 %ystart_pos_c, i32 %mapchip_maxwidth_c, i32 %xstart_pos_c, i32 %y_c, i32 %y_c2, i64 %srcin_c, i32 %frame_size_c, i32 %frame_size_c3, i64 %dstin_c, i24 %com_c, i24 %fill_c, i8 %alpha_c, i64 %dstout_c"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @src_loop_proc, i32 %mapchip_draw_xsize_c, i32 %id_c, i32 %mapchip_maxheight_c, i32 %ystart_pos_c, i32 %mapchip_maxwidth_c, i32 %xstart_pos_c, i32 %y_c, i64 %srcin_c, i32 %src, i32 %src_V, i32 %mapchip_draw_xsize_c4, i32 %y_c5"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dstin_loop_proc, i32 %mapchip_draw_xsize_c1, i32 %y_c2, i32 %frame_size_c, i64 %dstin_c, i32 %dst, i24 %dst_V"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @src_loop_proc, i32 %mapchip_draw_xsize_c, i32 %id_c, i32 %mapchip_maxheight_c, i32 %ystart_pos_c, i32 %mapchip_maxwidth_c, i32 %xstart_pos_c, i32 %y_c, i64 %srcin_c, i32 %src, i32 %src_V, i32 %mapchip_draw_xsize_c4, i32 %y_c5"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dstin_loop_proc, i32 %mapchip_draw_xsize_c1, i32 %y_c2, i32 %frame_size_c, i64 %dstin_c, i32 %dst, i24 %dst_V"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dstout_loop_proc, i32 %mapchip_draw_xsize_c4, i32 %src_V, i24 %dst_V, i24 %com_c, i24 %fill_c, i8 %alpha_c, i32 %y_c5, i32 %frame_size_c3, i64 %dstout_c, i32 %dst"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_23, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 32, void @empty_24, void @empty_24"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 307200, void @empty_2, void @empty_14, void @empty_24, i32 16, i32 16, i32 32, i32 16, void @empty_24, void @empty_24"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln77 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [mapchip_color/mapchip_color.cpp:77]   --->   Operation 49 'specdataflowpipeline' 'specdataflowpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_draw_xsize_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_draw_xsize_c, i32 %mapchip_draw_xsize_c"   --->   Operation 50 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_draw_xsize_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_draw_xsize_c1, i32 %mapchip_draw_xsize_c1"   --->   Operation 52 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @id_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %id_c, i32 %id_c"   --->   Operation 54 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_maxheight_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_maxheight_c, i32 %mapchip_maxheight_c"   --->   Operation 56 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @ystart_pos_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ystart_pos_c, i32 %ystart_pos_c"   --->   Operation 58 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_maxwidth_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_maxwidth_c, i32 %mapchip_maxwidth_c"   --->   Operation 60 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @xstart_pos_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %xstart_pos_c, i32 %xstart_pos_c"   --->   Operation 62 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @y_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %y_c, i32 %y_c"   --->   Operation 64 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @y_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %y_c2, i32 %y_c2"   --->   Operation 66 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @srcin_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %srcin_c, i64 %srcin_c"   --->   Operation 68 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @frame_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %frame_size_c, i32 %frame_size_c"   --->   Operation 70 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @frame_size_c3_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %frame_size_c3, i32 %frame_size_c3"   --->   Operation 72 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @dstin_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %dstin_c, i64 %dstin_c"   --->   Operation 74 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @com_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i24 %com_c, i24 %com_c"   --->   Operation 76 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %com_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @fill_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i24 %fill_c, i24 %fill_c"   --->   Operation 78 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %fill_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @alpha_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %alpha_c, i8 %alpha_c"   --->   Operation 80 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @dstout_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %dstout_c, i64 %dstout_c"   --->   Operation 82 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_draw_xsize_c4_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_draw_xsize_c4, i32 %mapchip_draw_xsize_c4"   --->   Operation 84 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @y_c5_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %y_c5, i32 %y_c5"   --->   Operation 86 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dstout_loop_proc, i32 %mapchip_draw_xsize_c4, i32 %src_V, i24 %dst_V, i24 %com_c, i24 %fill_c, i8 %alpha_c, i32 %y_c5, i32 %frame_size_c3, i64 %dstout_c, i32 %dst"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxheight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ystart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxwidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xstart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ com]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fill]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dstout_read               (read                ) [ 000000]
alpha_read                (read                ) [ 000000]
fill_read                 (read                ) [ 000000]
com_read                  (read                ) [ 000000]
dstin_read                (read                ) [ 000000]
frame_size_read           (read                ) [ 000000]
srcin_read                (read                ) [ 000000]
y_read                    (read                ) [ 000000]
xstart_pos_read           (read                ) [ 000000]
mapchip_maxwidth_read     (read                ) [ 000000]
ystart_pos_read           (read                ) [ 000000]
mapchip_maxheight_read    (read                ) [ 000000]
id_read                   (read                ) [ 000000]
mapchip_draw_xsize_read   (read                ) [ 000000]
y_c5                      (alloca              ) [ 001111]
mapchip_draw_xsize_c4     (alloca              ) [ 001111]
dstout_c                  (alloca              ) [ 011111]
alpha_c                   (alloca              ) [ 011111]
fill_c                    (alloca              ) [ 011111]
com_c                     (alloca              ) [ 011111]
dstin_c                   (alloca              ) [ 011111]
frame_size_c3             (alloca              ) [ 011111]
frame_size_c              (alloca              ) [ 011111]
srcin_c                   (alloca              ) [ 011111]
y_c2                      (alloca              ) [ 011111]
y_c                       (alloca              ) [ 011111]
xstart_pos_c              (alloca              ) [ 011111]
mapchip_maxwidth_c        (alloca              ) [ 011111]
ystart_pos_c              (alloca              ) [ 011111]
mapchip_maxheight_c       (alloca              ) [ 011111]
id_c                      (alloca              ) [ 011111]
mapchip_draw_xsize_c1     (alloca              ) [ 011111]
mapchip_draw_xsize_c      (alloca              ) [ 011111]
src_V                     (alloca              ) [ 001111]
dst_V                     (alloca              ) [ 001111]
call_ln0                  (call                ) [ 000000]
call_ln0                  (call                ) [ 000000]
call_ln0                  (call                ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
specdataflowpipeline_ln77 (specdataflowpipeline) [ 000000]
empty                     (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_43                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_44                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_45                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_46                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_47                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_48                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_49                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_50                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_51                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_52                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_53                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_54                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_55                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_56                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_57                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_58                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_59                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
empty_60                  (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
call_ln0                  (call                ) [ 000000]
ret_ln0                   (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="id">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mapchip_maxheight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ystart_pos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mapchip_maxwidth">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xstart_pos">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcin">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="frame_size">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dstin">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="com">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="com"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fill">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fill"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="alpha">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dstout">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_height_loop.entry6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_c_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_c1_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_c_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight_c_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth_c_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_c2_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_c3_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin_c_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="com_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fill_c_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_c_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout_c_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_c4_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_c5_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="y_c5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_c5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mapchip_draw_xsize_c4_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_draw_xsize_c4/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dstout_c_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dstout_c/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="alpha_c_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="alpha_c/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="fill_c_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fill_c/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="com_c_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="com_c/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dstin_c_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dstin_c/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="frame_size_c3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_size_c3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="frame_size_c_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_size_c/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="srcin_c_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcin_c/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="y_c2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_c2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="y_c_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_c/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xstart_pos_c_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xstart_pos_c/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mapchip_maxwidth_c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_maxwidth_c/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ystart_pos_c_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ystart_pos_c/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mapchip_maxheight_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_maxheight_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="id_c_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="id_c/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mapchip_draw_xsize_c1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_draw_xsize_c1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mapchip_draw_xsize_c_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_draw_xsize_c/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="src_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="dst_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="dstout_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstout_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="alpha_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="fill_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="24" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="0"/>
<pin id="223" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fill_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="com_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="0" index="1" bw="24" slack="0"/>
<pin id="229" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="com_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="dstin_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstin_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="frame_size_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="srcin_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcin_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="y_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xstart_pos_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstart_pos_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mapchip_maxwidth_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxwidth_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ystart_pos_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystart_pos_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mapchip_maxheight_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxheight_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="id_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mapchip_draw_xsize_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_dstout_loop_proc_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="3"/>
<pin id="295" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="297" dir="0" index="4" bw="24" slack="3"/>
<pin id="298" dir="0" index="5" bw="24" slack="3"/>
<pin id="299" dir="0" index="6" bw="8" slack="3"/>
<pin id="300" dir="0" index="7" bw="32" slack="3"/>
<pin id="301" dir="0" index="8" bw="32" slack="3"/>
<pin id="302" dir="0" index="9" bw="64" slack="3"/>
<pin id="303" dir="0" index="10" bw="32" slack="0"/>
<pin id="304" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_src_loop_proc_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="0" index="2" bw="32" slack="1"/>
<pin id="311" dir="0" index="3" bw="32" slack="1"/>
<pin id="312" dir="0" index="4" bw="32" slack="1"/>
<pin id="313" dir="0" index="5" bw="32" slack="1"/>
<pin id="314" dir="0" index="6" bw="32" slack="1"/>
<pin id="315" dir="0" index="7" bw="32" slack="1"/>
<pin id="316" dir="0" index="8" bw="64" slack="1"/>
<pin id="317" dir="0" index="9" bw="32" slack="0"/>
<pin id="318" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="11" bw="32" slack="1"/>
<pin id="320" dir="0" index="12" bw="32" slack="1"/>
<pin id="321" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_dstin_loop_proc_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="0" index="2" bw="32" slack="1"/>
<pin id="328" dir="0" index="3" bw="32" slack="1"/>
<pin id="329" dir="0" index="4" bw="64" slack="1"/>
<pin id="330" dir="0" index="5" bw="32" slack="0"/>
<pin id="331" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="332" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="call_ln0_dataflow_in_loop_height_loop_entry6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="0" index="3" bw="32" slack="0"/>
<pin id="340" dir="0" index="4" bw="32" slack="0"/>
<pin id="341" dir="0" index="5" bw="32" slack="0"/>
<pin id="342" dir="0" index="6" bw="32" slack="0"/>
<pin id="343" dir="0" index="7" bw="32" slack="0"/>
<pin id="344" dir="0" index="8" bw="64" slack="0"/>
<pin id="345" dir="0" index="9" bw="32" slack="0"/>
<pin id="346" dir="0" index="10" bw="64" slack="0"/>
<pin id="347" dir="0" index="11" bw="24" slack="0"/>
<pin id="348" dir="0" index="12" bw="24" slack="0"/>
<pin id="349" dir="0" index="13" bw="8" slack="0"/>
<pin id="350" dir="0" index="14" bw="64" slack="0"/>
<pin id="351" dir="0" index="15" bw="32" slack="0"/>
<pin id="352" dir="0" index="16" bw="32" slack="0"/>
<pin id="353" dir="0" index="17" bw="32" slack="0"/>
<pin id="354" dir="0" index="18" bw="32" slack="0"/>
<pin id="355" dir="0" index="19" bw="32" slack="0"/>
<pin id="356" dir="0" index="20" bw="32" slack="0"/>
<pin id="357" dir="0" index="21" bw="32" slack="0"/>
<pin id="358" dir="0" index="22" bw="32" slack="0"/>
<pin id="359" dir="0" index="23" bw="32" slack="0"/>
<pin id="360" dir="0" index="24" bw="64" slack="0"/>
<pin id="361" dir="0" index="25" bw="32" slack="0"/>
<pin id="362" dir="0" index="26" bw="32" slack="0"/>
<pin id="363" dir="0" index="27" bw="64" slack="0"/>
<pin id="364" dir="0" index="28" bw="24" slack="0"/>
<pin id="365" dir="0" index="29" bw="24" slack="0"/>
<pin id="366" dir="0" index="30" bw="8" slack="0"/>
<pin id="367" dir="0" index="31" bw="64" slack="0"/>
<pin id="368" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="y_c5_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_c5 "/>
</bind>
</comp>

<comp id="390" class="1005" name="mapchip_draw_xsize_c4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_c4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="dstout_c_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dstout_c "/>
</bind>
</comp>

<comp id="402" class="1005" name="alpha_c_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="alpha_c "/>
</bind>
</comp>

<comp id="408" class="1005" name="fill_c_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="0"/>
<pin id="410" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="fill_c "/>
</bind>
</comp>

<comp id="414" class="1005" name="com_c_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="24" slack="0"/>
<pin id="416" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="com_c "/>
</bind>
</comp>

<comp id="420" class="1005" name="dstin_c_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dstin_c "/>
</bind>
</comp>

<comp id="426" class="1005" name="frame_size_c3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="frame_size_c3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="frame_size_c_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="frame_size_c "/>
</bind>
</comp>

<comp id="438" class="1005" name="srcin_c_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="srcin_c "/>
</bind>
</comp>

<comp id="444" class="1005" name="y_c2_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_c2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="y_c_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_c "/>
</bind>
</comp>

<comp id="456" class="1005" name="xstart_pos_c_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="xstart_pos_c "/>
</bind>
</comp>

<comp id="462" class="1005" name="mapchip_maxwidth_c_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mapchip_maxwidth_c "/>
</bind>
</comp>

<comp id="468" class="1005" name="ystart_pos_c_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ystart_pos_c "/>
</bind>
</comp>

<comp id="474" class="1005" name="mapchip_maxheight_c_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mapchip_maxheight_c "/>
</bind>
</comp>

<comp id="480" class="1005" name="id_c_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="id_c "/>
</bind>
</comp>

<comp id="486" class="1005" name="mapchip_draw_xsize_c1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_c1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="mapchip_draw_xsize_c_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="2" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="292" pin=10"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="307" pin=9"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="324" pin=5"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="370"><net_src comp="286" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="371"><net_src comp="280" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="372"><net_src comp="274" pin="2"/><net_sink comp="335" pin=3"/></net>

<net id="373"><net_src comp="268" pin="2"/><net_sink comp="335" pin=4"/></net>

<net id="374"><net_src comp="262" pin="2"/><net_sink comp="335" pin=5"/></net>

<net id="375"><net_src comp="256" pin="2"/><net_sink comp="335" pin=6"/></net>

<net id="376"><net_src comp="250" pin="2"/><net_sink comp="335" pin=7"/></net>

<net id="377"><net_src comp="244" pin="2"/><net_sink comp="335" pin=8"/></net>

<net id="378"><net_src comp="238" pin="2"/><net_sink comp="335" pin=9"/></net>

<net id="379"><net_src comp="232" pin="2"/><net_sink comp="335" pin=10"/></net>

<net id="380"><net_src comp="226" pin="2"/><net_sink comp="335" pin=11"/></net>

<net id="381"><net_src comp="220" pin="2"/><net_sink comp="335" pin=12"/></net>

<net id="382"><net_src comp="214" pin="2"/><net_sink comp="335" pin=13"/></net>

<net id="383"><net_src comp="208" pin="2"/><net_sink comp="335" pin=14"/></net>

<net id="387"><net_src comp="124" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="307" pin=12"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="292" pin=7"/></net>

<net id="393"><net_src comp="128" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="307" pin=11"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="399"><net_src comp="132" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="335" pin=31"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="292" pin=9"/></net>

<net id="405"><net_src comp="136" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="335" pin=30"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="292" pin=6"/></net>

<net id="411"><net_src comp="140" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="335" pin=29"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="292" pin=5"/></net>

<net id="417"><net_src comp="144" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="335" pin=28"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="423"><net_src comp="148" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="335" pin=27"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="429"><net_src comp="152" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="335" pin=26"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="292" pin=8"/></net>

<net id="435"><net_src comp="156" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="335" pin=25"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="441"><net_src comp="160" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="335" pin=24"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="307" pin=8"/></net>

<net id="447"><net_src comp="164" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="335" pin=23"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="453"><net_src comp="168" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="335" pin=22"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="307" pin=7"/></net>

<net id="459"><net_src comp="172" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="335" pin=21"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="307" pin=6"/></net>

<net id="465"><net_src comp="176" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="335" pin=20"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="307" pin=5"/></net>

<net id="471"><net_src comp="180" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="335" pin=19"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="307" pin=4"/></net>

<net id="477"><net_src comp="184" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="335" pin=18"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="307" pin=3"/></net>

<net id="483"><net_src comp="188" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="335" pin=17"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="489"><net_src comp="192" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="335" pin=16"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="495"><net_src comp="196" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="335" pin=15"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="307" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {4 5 }
 - Input state : 
	Port: dataflow_in_loop_height_loop : mapchip_draw_xsize | {1 }
	Port: dataflow_in_loop_height_loop : id | {1 }
	Port: dataflow_in_loop_height_loop : mapchip_maxheight | {1 }
	Port: dataflow_in_loop_height_loop : ystart_pos | {1 }
	Port: dataflow_in_loop_height_loop : mapchip_maxwidth | {1 }
	Port: dataflow_in_loop_height_loop : xstart_pos | {1 }
	Port: dataflow_in_loop_height_loop : y | {1 }
	Port: dataflow_in_loop_height_loop : srcin | {1 }
	Port: dataflow_in_loop_height_loop : src | {2 3 }
	Port: dataflow_in_loop_height_loop : frame_size | {1 }
	Port: dataflow_in_loop_height_loop : dstin | {1 }
	Port: dataflow_in_loop_height_loop : dst | {2 3 }
	Port: dataflow_in_loop_height_loop : com | {1 }
	Port: dataflow_in_loop_height_loop : fill | {1 }
	Port: dataflow_in_loop_height_loop : alpha | {1 }
	Port: dataflow_in_loop_height_loop : dstout | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |             grp_dstout_loop_proc_fu_292             |    12   | 32.1179 |   1133  |   556   |
|   call   |               grp_src_loop_proc_fu_307              |    0    |  4.764  |   1256  |   452   |
|          |              grp_dstin_loop_proc_fu_324             |    0    |  4.764  |   632   |   205   |
|          | call_ln0_dataflow_in_loop_height_loop_entry6_fu_335 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |               dstout_read_read_fu_208               |    0    |    0    |    0    |    0    |
|          |                alpha_read_read_fu_214               |    0    |    0    |    0    |    0    |
|          |                fill_read_read_fu_220                |    0    |    0    |    0    |    0    |
|          |                 com_read_read_fu_226                |    0    |    0    |    0    |    0    |
|          |                dstin_read_read_fu_232               |    0    |    0    |    0    |    0    |
|          |             frame_size_read_read_fu_238             |    0    |    0    |    0    |    0    |
|   read   |                srcin_read_read_fu_244               |    0    |    0    |    0    |    0    |
|          |                  y_read_read_fu_250                 |    0    |    0    |    0    |    0    |
|          |             xstart_pos_read_read_fu_256             |    0    |    0    |    0    |    0    |
|          |          mapchip_maxwidth_read_read_fu_262          |    0    |    0    |    0    |    0    |
|          |             ystart_pos_read_read_fu_268             |    0    |    0    |    0    |    0    |
|          |          mapchip_maxheight_read_read_fu_274         |    0    |    0    |    0    |    0    |
|          |                 id_read_read_fu_280                 |    0    |    0    |    0    |    0    |
|          |         mapchip_draw_xsize_read_read_fu_286         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    12   | 41.6459 |   3021  |   1213  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|dst_V|    3   |    0   |    0   |
|src_V|    4   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    7   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       alpha_c_reg_402       |    8   |
|        com_c_reg_414        |   24   |
|       dstin_c_reg_420       |   64   |
|       dstout_c_reg_396      |   64   |
|        fill_c_reg_408       |   24   |
|    frame_size_c3_reg_426    |   32   |
|     frame_size_c_reg_432    |   32   |
|         id_c_reg_480        |   32   |
|mapchip_draw_xsize_c1_reg_486|   32   |
|mapchip_draw_xsize_c4_reg_390|   32   |
| mapchip_draw_xsize_c_reg_492|   32   |
| mapchip_maxheight_c_reg_474 |   32   |
|  mapchip_maxwidth_c_reg_462 |   32   |
|       srcin_c_reg_438       |   64   |
|     xstart_pos_c_reg_456    |   32   |
|         y_c2_reg_444        |   32   |
|         y_c5_reg_384        |   32   |
|         y_c_reg_450         |   32   |
|     ystart_pos_c_reg_468    |   32   |
+-----------------------------+--------+
|            Total            |   664  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   41   |  3021  |  1213  |
|   Memory  |    7   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   664  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   12   |   41   |  3685  |  1213  |
+-----------+--------+--------+--------+--------+--------+
