
*** Running vivado
    with args -log Adder_implementation_Adder_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_implementation_Adder_wrapper_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Jul  3 23:56:05 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Adder_implementation_Adder_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.047 ; gain = 0.023 ; free physical = 3649 ; free virtual = 26703
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top Adder_implementation_Adder_wrapper_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39595
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2176.176 ; gain = 411.660 ; free physical = 2555 ; free virtual = 25609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Adder_implementation_Adder_wrapper_0_0' [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder_implementation/ip/Adder_implementation_Adder_wrapper_0_0/synth/Adder_implementation_Adder_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Adder_wrapper' [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/hdl/Adder_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'Adder' [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/synth/Adder.v:13]
INFO: [Synth 8-6157] synthesizing module 'Adder_byte_register_0_1' [/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/.Xil/Vivado-39551-yannick-AB350-Gaming-3/realtime/Adder_byte_register_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Adder_byte_register_0_1' (0#1) [/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/.Xil/Vivado-39551-yannick-AB350-Gaming-3/realtime/Adder_byte_register_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Adder_byte_register_0_3' [/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/.Xil/Vivado-39551-yannick-AB350-Gaming-3/realtime/Adder_byte_register_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Adder_byte_register_0_3' (0#1) [/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/.Xil/Vivado-39551-yannick-AB350-Gaming-3/realtime/Adder_byte_register_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Adder_c_addsub_0_0' [/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/.Xil/Vivado-39551-yannick-AB350-Gaming-3/realtime/Adder_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Adder_c_addsub_0_0' (0#1) [/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/.Xil/Vivado-39551-yannick-AB350-Gaming-3/realtime/Adder_c_addsub_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/synth/Adder.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder_wrapper' (0#1) [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/hdl/Adder_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Adder_implementation_Adder_wrapper_0_0' (0#1) [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder_implementation/ip/Adder_implementation_Adder_wrapper_0_0/synth/Adder_implementation_Adder_wrapper_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.145 ; gain = 495.629 ; free physical = 2453 ; free virtual = 25512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.988 ; gain = 510.473 ; free physical = 2450 ; free virtual = 25510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.988 ; gain = 510.473 ; free physical = 2450 ; free virtual = 25510
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.988 ; gain = 0.000 ; free physical = 2450 ; free virtual = 25510
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/ip/Adder_c_addsub_0_0/Adder_c_addsub_0_0/Adder_c_addsub_0_0_in_context.xdc] for cell 'inst/Adder_i/c_addsub_0'
Finished Parsing XDC File [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/ip/Adder_c_addsub_0_0/Adder_c_addsub_0_0/Adder_c_addsub_0_0_in_context.xdc] for cell 'inst/Adder_i/c_addsub_0'
Parsing XDC File [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/ip/Adder_byte_register_0_1/Adder_byte_register_0_1/Adder_byte_register_0_1_in_context.xdc] for cell 'inst/Adder_i/byte_register_0'
Finished Parsing XDC File [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/ip/Adder_byte_register_0_1/Adder_byte_register_0_1/Adder_byte_register_0_1_in_context.xdc] for cell 'inst/Adder_i/byte_register_0'
Parsing XDC File [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/ip/Adder_byte_register_0_3/Adder_byte_register_0_3/Adder_byte_register_0_3_in_context.xdc] for cell 'inst/Adder_i/byte_register_1'
Finished Parsing XDC File [/home/yannick/Vivado/Adder/Adder.gen/sources_1/bd/Adder/ip/Adder_byte_register_0_3/Adder_byte_register_0_3/Adder_byte_register_0_3_in_context.xdc] for cell 'inst/Adder_i/byte_register_1'
Parsing XDC File [/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.926 ; gain = 0.000 ; free physical = 2396 ; free virtual = 25495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2347.926 ; gain = 0.000 ; free physical = 2396 ; free virtual = 25495
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2347.926 ; gain = 583.410 ; free physical = 2404 ; free virtual = 25494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2404 ; free virtual = 25494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/Adder_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Adder_i/c_addsub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Adder_i/byte_register_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/Adder_i/byte_register_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2404 ; free virtual = 25494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2402 ; free virtual = 25494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2402 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2402 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2402 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2402 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2401 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2401 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2401 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2401 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2401 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2401 ; free virtual = 25493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |Adder_byte_register_0_1 |         1|
|2     |Adder_byte_register_0_3 |         1|
|3     |Adder_c_addsub_0_0      |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |Adder_byte_register_0 |     2|
|3     |Adder_c_addsub_0      |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.930 ; gain = 591.414 ; free physical = 2401 ; free virtual = 25493
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2355.930 ; gain = 518.477 ; free physical = 2401 ; free virtual = 25493
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2355.938 ; gain = 591.414 ; free physical = 2401 ; free virtual = 25493
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.938 ; gain = 0.000 ; free physical = 2401 ; free virtual = 25493
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.938 ; gain = 0.000 ; free physical = 2744 ; free virtual = 25836
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fbeec085
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2355.938 ; gain = 949.891 ; free physical = 2744 ; free virtual = 25836
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1959.410; main = 1568.694; forked = 439.008
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3452.660; main = 2355.934; forked = 1096.727
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/yannick/Vivado/Adder/Adder.runs/Adder_implementation_Adder_wrapper_0_0_synth_1/Adder_implementation_Adder_wrapper_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Adder_implementation_Adder_wrapper_0_0_utilization_synth.rpt -pb Adder_implementation_Adder_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 23:56:42 2024...
