<?xml version="1.0" encoding="utf-8"?>

<!-- File naming: <vendor>_<part/series name>.svd -->

<!--
  Copyright (C) 2012-2014 ARM Limited. All rights reserved.

  Purpose: System Viewer Description (SVD) Example (Schema Version 1.1)
           This is a description of a none-existent and incomplete device
       for demonstration purposes only.

  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
   - Redistributions of source code must retain the above copyright
     notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be used 
     to endorse or promote products derived from this software without 
     specific prior written permission.

  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
 -->

<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
  <vendor>Cmsemicon</vendor>                                            <!-- device vendor name -->
  <vendorID>Cmsemicon</vendorID>                                    <!-- device vendor short name -->
  <name>BAT32G157</name>                                          <!-- name of part-->
  <series>BAT32G157</series>                                      <!-- device series the device belongs to -->
  <version>1.0</version>                                          <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <description>ARM 32-bit Cortex-M0+ Microcontroller based device, CPU clock up to 64MHz, etc. </description>
  <licenseText>                                                   <!-- this license text will appear in header file. \n force line breaks -->
    ARM Limited (ARM) is supplying this software for use with Cortex-M\n
    processor based microcontroller, but can be equally used for other\n
    suitable  processor architectures. This file can be freely distributed.\n
    Modifications to this file shall be clearly marked.\n
    \n
    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
  <cpu>                                                           <!-- details about the cpu embedded in the device -->
    <name>CM0+</name>
    <revision>r0p1</revision>
    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <nvicPrioBits>2</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
    <vtorPresent>true</vtorPresent>
  </cpu>
  <addressUnitBits>8</addressUnitBits>                            <!-- byte addressable memory -->
  <width>32</width>                                               <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>                                                 <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>                                     <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>                             <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>                               <!-- by default all 32Bits of the registers are used -->

  <peripherals>
    <!-- CGC -->
    <peripheral>
      <name>CGC</name>
      <version>1.0</version>
      <description>Clock Generate Control</description>
      <groupName>CLK</groupName>
      <baseAddress>0x40020400</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x2000</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <!-- CMC: Clock operation Mode Control Register -->
        <register>
          <name>CMC</name>
          <description>Clock operaton Mode Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xF7</resetMask>

          <fields>
            <!-- AMPH: Control of X1 clock oscillation frequency -->
            <field>
              <name>AMPH</name>
              <description>Control of X1 clock oscillation frequency</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>

            <!-- AMPHS: Control of XT1 clock oscillation frequency -->
            <field>
              <name>AMPHS</name>
              <description>Control of XT1 clock oscillation frequency</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>

            <!-- OSCSELS: Sub OSC Select -->
            <field>
              <name>OSCSELS</name>
              <description>Sub OSC Select</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>

            <!-- EXCLKS: External Clock input mode -->
            <field>
              <name>EXCLKS</name>
              <description>External Clock input mode</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>

            <!-- OSCSEL: Main OSC Select -->
            <field>
              <name>OSCSEL</name>
              <description>Main OSC Select</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>

            <!-- EXCLK: External Clock input mode -->
            <field>
              <name>EXCLK</name>
              <description>External Clock input mode</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>

          </fields>
        </register>

        <!-- CSC: Clock operation Status Register -->
        <register>
          <name>CSC</name>
          <description>Clock operation Status Register</description>
          <addressOffset>0x01</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xC1</resetMask>

          <fields>
            <!-- HIOSTOP: High-speed on-chip oscillator clock operation control -->
            <field>
              <name>HIOSTOP</name>
              <description>High-speed on-chip oscillator clock operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>START</name>
                  <description>High-speed on-chip oscillator operating</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>High-speed on-chip oscillator stopped</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- XTSTOP: Subsystem clock operation control -->
            <field>
              <name>XTSTOP</name>
              <description>Subsystem clock operation control</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>START</name>
                  <description>XT1 oscillator operating or External clock from EXCLKS pin is valid</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>XT1 oscillator stop or External clock from EXCLKS pin is invalid</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- MSTOP: High-speed system clock operation control -->
            <field>
              <name>MSTOP</name>
              <description>High-speed system clock operation control</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>START</name>
                  <description>X1 oscillator operating or External clock from EXCLK pin is valid</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>X1 oscillator stop or External clock from EXCLK pin is invalid</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

          </fields>
        </register>

        <!-- OSTC: Oscillation stabilization time counter status register -->
        <register>
          <name>OSTC</name>
          <description>Oscillation stabilization time counter status</description>
          <addressOffset>0x02</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <!-- OSTS: Oscillation stabilization time select register -->
        <register>
          <name>OSTS</name>
          <description>Oscillation stabilization time select register</description>
          <addressOffset>0x03</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
        </register>

        <!-- CKC: System clock control register -->
        <register>
          <name>CKC</name>
          <description>System clock control register</description>
          <addressOffset>0x04</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xF0</resetMask>

          <fields>
            <!-- MCM0: Main system clock (fMAIN) operation control -->
            <field>
              <name>MCM0</name>
              <description>Main system clock (fMAIN) operation control</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fIH</name>
                  <description>Select the high-speed on-chip oscillator clock (fIH) as the main system clock (fMAIN)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fMX</name>
                  <description>Select the high-speed system clock (fMX) as the main system clock (fMAIN)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- MCS: Status of Main system clock (fMAIN) -->
            <field>
              <name>MCS</name>
              <description>Status of Main system clock (fMAIN)</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fIH</name>
                  <description>High-speed on-chip oscillator clock (fIH)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fMX</name>
                  <description>High-speed system clock (fMX)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- CSS: Selection of CPU/peripheral hardware clock (fCLK) -->
            <field>
              <name>CSS</name>
              <description>Selection of CPU/peripheral hardware clock (fCLK)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fMAIN</name>
                  <description>Main system clock (fMAIN)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fSUB</name>
                  <description>Subsystem clock (fSUB)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- CLS: Status of CPU/peripheral hardware clock (fCLK) -->
            <field>
              <name>CLS</name>
              <description>Status of CPU/peripheral hardware clock (fCLK)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fMAIN</name>
                  <description>Main system clock (fMAIN)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fSUB</name>
                  <description>Subsystem clock (fSUB)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

          </fields>
        </register>

        <!-- PER0: Peripheral enable register 0 -->
        <register>
          <name>PER0</name>
          <description> Peripheral enable register 0</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <!-- TM4EN: Control of the TM4 input clock -->
            <field>
              <name>TM40EN</name>
              <description>Control of the TM4 input clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- TM8EN: Control of the TM8 input clock -->
            <field>
              <name>TM81EN</name>
              <description>Control of the TM8 input clock</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- SCI0EN: Control of the SCI0 input clock -->
            <field>
              <name>SCI0EN</name>
              <description>Control of the SCI0 input clock</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- SCI1EN: Control of the SCI1 input clock -->
            <field>
              <name>SCI1EN</name>
              <description>Control of the SCI1 input clock</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- SCI2EN: Control of the SCI2 input clock -->
            <field>
              <name>SCI2EN</name>
              <description>Control of the SCI2 input clock</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- IICA0EN: Control of the IICA0 input clock -->
            <field>
              <name>IICA0EN</name>
              <description>Control of the IICA0 input clock</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- IICA1EN: Control of the IICA1 input clock -->
            <field>
              <name>IICA1EN</name>
              <description>Control of the IICA1 input clock</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- RTCEN: Control of the RTC input clock -->
            <field>
              <name>RTCEN</name>
              <description>Control of the RTC input clock</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <!-- PER1: Peripheral enable register 1 -->
        <register>
          <name>PER1</name>
          <description> Peripheral enable register 1</description>
          <addressOffset>0x41A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>

            <!-- ADCEN: Control of the ADC input clock -->
            <field>
              <name>ADCEN</name>
              <description>Control of the ADC input clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- LCDBEN: Control of the LCDB input clock -->
            <field>
              <name>LCDBEN</name>
              <description>Control of the LCDB input clock</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- EPWMEN: Control of the EPWM input clock -->
            <field>
              <name>EPWMEN</name>
              <description>Control of the EPWM input clock</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- DMAEN: Control of the DMA input clock -->
            <field>
              <name>DMAEN</name>
              <description>Control of the DMA input clock</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- IRDAEN: Control of the IRDA input clock -->
            <!-- <field>
              <name>IRDAEN</name>
              <description>Control of the IRDA input clock</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field> -->

            <!-- PGACMPEN: Control of the PGACMP input clock -->
            <field>
              <name>PGACMPEN</name>
              <description>Control of the PGACMP input clock</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- SPIHS0EN: Control of the SPIHS0 input clock -->
            <field>
              <name>SPIHS0EN</name>
              <description>Control of the SPIHS0 input clock</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- SPIHS1EN: Control of the SPIHS1 input clock -->
            <field>
              <name>SPIHS1EN</name>
              <description>Control of the SPIHS1 input clock</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

          </fields>
        </register>

        <!-- PER2: Peripheral enable register 2 -->
        <register>
          <name>PER2</name>
          <description> Peripheral enable register 2</description>
          <addressOffset>0x41B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>

            <!-- USBEN: Control of the USB input clock -->
            <field>
              <name>USBEN</name>
              <description>Control of the USB input clock</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- SSIEN: Control of the SSI input clock -->
            <field>
              <name>SSIEN</name>
              <description>Control of the SSI input clock</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disables input clock supply</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables input clock supply</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <!-- OSMC: Subsystem clock supply mode control register -->
        <register>
          <name>OSMC</name>
          <description>Subsystem clock supply mode control register</description>
          <addressOffset>0x23</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x90</resetMask>

          <fields>
            <!-- WUTMMCK0: Selection of operation clock for real-time clock, 15-bit interval timer -->
            <field>
              <name>WUTMMCK0</name>
              <description>Selection of operation clock for real-time clock, 15-bit interval timer</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fSUB</name>
                  <description>The subsystem clock is selected as the operation clock for the real-time clock and the 15-bit interval timer.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fIL</name>
                  <description>The low-speed on-chip oscillator clock is selected as the operation clock for the real-time clock and the 15-bit interval timer.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- RTCLPC: Setting in DEEPSLEEP mode or SLEEP mode while subsystem clock is selected as CPU clock -->
            <field>
              <name>RTCLPC</name>
              <description>Setting in DEEPSLEEP mode or SLEEP mode while subsystem clock is selected as CPU clock</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enables supply of subsystem clock to peripheral function</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Stops supply of subsystem clock to peripheral functions other than real-time clock and 15-bit interval timer.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

          </fields>
        </register>

        <!-- SUBCKSEL: Subsystem Clock select register  -->
        <register>
          <name>SUBCKSEL</name>
          <description> Subsystem Clock select register</description>
          <addressOffset>0x007</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x01</resetMask>
          <fields>
            <field>
              <name>SELLOSC</name>
              <description>Select LOSC or SUBOSC</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SUBOSC</name>
                  <description>Select SUBOSC as the SubSystem clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>Select LOSC as the SubSystem clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <!-- HOCODIV: High-speed on-chip oscillator frequency select register -->
        <register>
          <name>HOCODIV</name>
          <description>High-speed on-chip oscillator frequency select register</description>
          <addressOffset>0x1820</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
        </register>

        <!-- HIOTRM: High-speed on-chip oscillator trimming register -->
        <register>
          <name>HIOTRM</name>
          <description>High-speed on-chip oscillator trimming register</description>
          <addressOffset>0x1800</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x3F</resetMask>
        </register>

        <!-- MCKC: Main system clock control register -->
        <register>
          <name>MCKC</name>
          <description>Main system clock control register</description>
          <addressOffset>0x800</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x17</resetMask>

          <fields>
            <!-- CKSELR: Main system clock select register -->
            <field>
              <name>CKSELR</name>
              <description>Select f(IH) or f(PLL)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fIH</name>
                  <description>Select the high-speed on-chip oscillator clock (fIH) as the main system clock (fMAIN)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL</name>
                  <description>Select the PLL clock (fPLL) as the main system clock (fMAIN)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- PDIV: PLL frequency select register -->
            <field>
              <name>PDIV</name>
              <description>PLL frequency select register</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>

            <!-- CKSTR: Status of CPU/peripheral hardware clock (fCLK) -->
            <field>
              <name>CKSTR</name>
              <description>Status of Main system clock (fMAIN)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fIH</name>
                  <description>High-speed on-chip oscillator clock (fIH)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fPLL</name>
                  <description>PLL clock (fPLL)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <!-- PLLCR: System PLL clock control register -->
        <register>
          <name>PLLCR</name>
          <description>System PLL clock control register</description>
          <addressOffset>0x802</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x8F</resetMask>

          <fields>
            <!-- PLLON: PLL operation control -->
            <field>
              <name>PLLON</name>
              <description>PLL operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL STOP</name>
                  <description>PLL is stopped</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL ON</name>
                  <description>PLL is operating</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- PLLM: PLL frequency multiplication factor select -->
            <field>
              <name>PLLM</name>
              <description>PLL frequency multiplication factor select</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>X12</name>
                  <description>PLL multiplication factor is 12</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>X16</name>
                  <description>PLL multiplication factor is 16</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- PLLD: PLL frequency division ratio select -->
            <field>
              <name>PLLD</name>
              <description>PLL frequency division ratio select</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>

            <!-- PLLSRSEL: PLL input clock source select -->
            <field>
              <name>PLLSRSEL</name>
              <description>PLL input clock source select</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fIH</name>
                  <description>Select the high-speed on-chip oscillator clock (fIH) as PLL input source</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fMX</name>
                  <description>Select external main system clock f(MX) as PLL input source</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <!-- UPLLCR: USB-dedicated PLL clock control register -->
        <register>
          <name>UPLLCR</name>
          <description>USB-dedicated system PLL clock control register</description>
          <addressOffset>0x803</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x8F</resetMask>

          <fields>
            <!-- UPLLON: USB-dedicated PLL operation control -->
            <field>
              <name>UPLLON</name>
              <description>USB-dedicated PLL operation control</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UPLL STOP</name>
                  <description>UPLL is stopped</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UPLL ON</name>
                  <description>UPLL is operating</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- UPLLM: USB-dedicated PLL frequency multiplication factor select -->
            <field>
              <name>UPLLM</name>
              <description>USB-dedicated PLL frequency multiplication factor select</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>X12</name>
                  <description>UPLL multiplication factor is 12</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>X16</name>
                  <description>UPLL multiplication factor is 16</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- UPLLD: USB-dedicated PLL frequency division ratio select -->
            <field>
              <name>UPLLD</name>
              <description>USB-dedicated PLL frequency division ratio select</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>

            <!-- PLLSRSEL: USB-dedicated PLL input clock source select -->
            <field>
              <name>UPLLSRSEL</name>
              <description>USB-dedicated PLL input clock source select</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fIH</name>
                  <description>Select the high-speed on-chip oscillator clock (fIH) as UPLL input source</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fMX</name>
                  <description>Select external main system clock f(MX) as UPLL input source</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- RST -->
    <peripheral>
      <name>RST</name>
      <version>1.0</version>
      <description>Reset Function</description>
      <groupName>RST</groupName>
      <baseAddress>0x40020420</baseAddress>
      <size>8</size>
      <access>read-only</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x040</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <!-- RESF: Reset flag register -->
        <register>
          <name>RESF</name>
          <description>Reset flag register</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-only</access>
          <resetMask>0x97</resetMask>

          <fields>
            <field>
              <name>LVIRF</name>
              <description>Internal reset request by voltage detector</description>
              <bitRange>[0:0]</bitRange>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONE</name>
                  <description>Internal reset request is not generated, or the RESF register is cleared.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DONE</name>
                  <description>Internal reset request is generated.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>IAWRF</name>
              <description>Internal reset request by illegal-memory access</description>
              <bitRange>[1:1]</bitRange>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONE</name>
                  <description>Internal reset request is not generated, or the RESF register is cleared.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DONE</name>
                  <description>Internal reset request is generated.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>RPERF</name>
              <description>Internal reset request by RAM parity</description>
              <bitRange>[2:2]</bitRange>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONE</name>
                  <description>Internal reset request is not generated, or the RESF register is cleared.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DONE</name>
                  <description>Internal reset request is generated.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>WDTRF</name>
              <description>Internal reset request by watchdog timer(WDT)</description>
              <bitRange>[4:4]</bitRange>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONE</name>
                  <description>Internal reset request is not generated, or the RESF register is cleared.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DONE</name>
                  <description>Internal reset request is generated.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>SYSRF</name>
              <description>Internal reset request by system reset request(AIRCR.SYSRESETREQ)</description>
              <bitRange>[7:7]</bitRange>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NONE</name>
                  <description>Internal reset request is not generated, or the RESF register is cleared.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DONE</name>
                  <description>Internal reset request is generated.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- LVD -->
    <peripheral>
      <name>LVD</name>
      <version>1.0</version>
      <description>Voltage detector </description>
      <groupName>LVD</groupName>
      <baseAddress>0x40020440</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>LVI</name>
        <description>Low Voltage detection interrupt</description>
        <value>0</value>
      </interrupt>

      <registers>
        <!-- LVIM: Voltage detection register -->
        <register>
          <name>LVIM</name>
          <description>Voltage detection register</description>
          <addressOffset>0x01</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x83</resetMask>

          <fields>
            <!-- LVIF: Voltage detection flag -->
            <field>
              <name>LVIF</name>
              <description>Voltage detection flag</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GE</name>
                  <description>Supply voltage (VDD) greater or equal to detection voltage (VLVD), or when LVD is off</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LT</name>
                  <description>Supply voltage (VDD) less than detection voltage (VLVD)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- LVIOMSK: Mask status flag of LVD output -->
            <field>
              <name>LVIOMSK</name>
              <description>Mask status flag of LVD output</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Mask of LVD output is invalid</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Valid</name>
                  <description>Mask of LVD output is valid</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- LVISEN: Enable rewritting LVIS register -->
            <field>
              <name>LVISEN</name>
              <description>Enable rewritting LVIS register</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disabling of rewriting the LVIS register</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enabling of rewriting the LVIS register</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <!-- LVIS: Voltage detection level register -->
        <register>
          <name>LVIS</name>
          <description>Voltage detection level register</description>
          <addressOffset>0x02</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x81</resetMask>

          <fields>
            <!-- LVILV: LVD detection level -->
            <field>
              <name>LVILV</name>
              <description>LVD detection level</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>High</name>
                  <description>High-voltage detection level (VLVDH)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low-voltage detection level (VLVDL or VLVD)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- LVIMD: Operation mode of voltage detection -->
            <field>
              <name>LVIMD</name>
              <description>Operation mode of voltage detection</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>interrupt mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>reset mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

      </registers>
    </peripheral>

    <!-- PORT -->
    <peripheral>
      <name>PORT</name>
      <version>1.0</version>
      <description>Port functions</description>
      <groupName>PORT</groupName>
      <baseAddress>0x40040000</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>PMA</name>
          <description>Port mode register A</description>
          <addressOffset>0x010</addressOffset>
          <size>16</size>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0x7FFF</resetMask>
        </register>

        <register>
          <name>PMB</name>
          <description>Port mode register B</description>
          <addressOffset>0x012</addressOffset>
          <size>16</size>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0x01FF</resetMask>
        </register>

        <register>
          <name>PMC</name>
          <description>Port mode register C</description>
          <addressOffset>0x014</addressOffset>
          <size>16</size>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PMD</name>
          <description>Port mode register D</description>
          <addressOffset>0x016</addressOffset>
          <size>16</size>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PMH</name>
          <description>Port mode register H</description>
          <addressOffset>0x01E</addressOffset>
          <size>16</size>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0x001E</resetMask>
        </register>

        <register>
          <name>PA</name>
          <description>Port register A</description>
          <addressOffset>0x000</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x7FFF</resetMask>
        </register>

        <register>
          <name>PB</name>
          <description>Port register B</description>
          <addressOffset>0x002</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x1FF</resetMask>
        </register>

        <register>
          <name>PC</name>
          <description>Port register C</description>
          <addressOffset>0x004</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PD</name>
          <description>Port register D</description>
          <addressOffset>0x006</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PH</name>
          <description>Port register H</description>
          <addressOffset>0x00E</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x001F</resetMask>
        </register>

        <register>
          <name>PSETA</name>
          <description>Port set register A</description>
          <addressOffset>0x060</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x7FFF</resetMask>
        </register>

        <register>
          <name>PSETB</name>
          <description>Port set register B</description>
          <addressOffset>0x062</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PSETC</name>
          <description>Port set register C</description>
          <addressOffset>0x064</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PSETD</name>
          <description>Port set register D</description>
          <addressOffset>0x066</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PSETH</name>
          <description>Port set register H</description>
          <addressOffset>0x06E</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x001E</resetMask>
        </register>

        <register>
          <name>PCLRA</name>
          <description>Port clear register A</description>
          <addressOffset>0x070</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x7FFF</resetMask>
        </register>

        <register>
          <name>PCLRB</name>
          <description>Port clear register B</description>
          <addressOffset>0x072</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01FF</resetMask>
        </register>

        <register>
          <name>PCLRC</name>
          <description>Port clear register C</description>
          <addressOffset>0x074</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PCLRD</name>
          <description>Port clear register D</description>
          <addressOffset>0x076</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PCLRH</name>
          <description>Port clear register H</description>
          <addressOffset>0x07E</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x001E</resetMask>
        </register>

        <register>
          <name>PUA</name>
          <description>Pull-up resistor option register A</description>
          <addressOffset>0x020</addressOffset>
          <size>16</size>
          <resetValue>0x400</resetValue>
          <resetMask>0x7C7F</resetMask>
        </register>

        <register>
          <name>PUB</name>
          <description>Pull-up resistor option register B</description>
          <addressOffset>0x022</addressOffset>
          <size>16</size>
          <resetValue>0x0008</resetValue>
          <resetMask>0x01FF</resetMask>
        </register>

        <register>
          <name>PUC</name>
          <description>Pull-up resistor option register C</description>
          <addressOffset>0x024</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PUD</name>
          <description>Pull-up resistor option register D</description>
          <addressOffset>0x026</addressOffset>
          <size>16</size>
          <resetValue>0x0001</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PUH</name>
          <description>Pull-up resistor option register H</description>
          <addressOffset>0x02E</addressOffset>
          <size>16</size>
          <resetValue>0x0003</resetValue>
          <resetMask>0x0007</resetMask>
        </register>

        <register>
          <name>PDA</name>
          <description>Pull-down resistor option register A</description>
          <addressOffset>0x030</addressOffset>
          <size>16</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x7E7F</resetMask>
        </register>

        <register>
          <name>PDB</name>
          <description>Pull-down resistor option register B</description>
          <addressOffset>0x032</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01FF</resetMask>
        </register>

        <register>
          <name>PDC</name>
          <description>Pull-down resistor option register C</description>
          <addressOffset>0x034</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PDD</name>
          <description>Pull-down resistor option register D</description>
          <addressOffset>0x036</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>POMA</name>
          <description>Port output mode register A</description>
          <addressOffset>0x040</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x7FFF</resetMask>
        </register>

        <register>
          <name>POMB</name>
          <description>Port output mode register B</description>
          <addressOffset>0x042</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x01FF</resetMask>
        </register>

        <register>
          <name>POMC</name>
          <description>Port output mode register C</description>
          <addressOffset>0x044</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>
        
        <register>
          <name>POMD</name>
          <description>Port output mode register D</description>
          <addressOffset>0x046</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>POMH</name>
          <description>Port output mode register H</description>
          <addressOffset>0x04E</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x001E</resetMask>
        </register>

        <register>
          <name>PMCA</name>
          <description>Port mode control register A</description>
          <addressOffset>0x050</addressOffset>
          <size>16</size>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0x787F</resetMask>
        </register>

        <register>
          <name>PMCB</name>
          <description>Port mode control register B</description>
          <addressOffset>0x052</addressOffset>
          <size>16</size>
          <resetValue>0xFFF7</resetValue>
          <resetMask>0x01DE</resetMask>
        </register>

        <register>
          <name>PMCC</name>
          <description>Port mode control register C</description>
          <addressOffset>0x054</addressOffset>
          <size>16</size>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0x0FFF</resetMask>
        </register>

        <register>
          <name>PMCD</name>
          <description>Port mode control register D</description>
          <addressOffset>0x056</addressOffset>
          <size>16</size>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0x01F0</resetMask>
        </register>

        <register>
          <name>PREADA</name>
          <description>Port read register A</description>
          <addressOffset>0x080</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x7FFF</resetMask>
        </register>

        <register>
          <name>PREADB</name>
          <description>Port read register B</description>
          <addressOffset>0x082</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x1FF</resetMask>
        </register>

        <register>
          <name>PREADC</name>
          <description>Port read register C</description>
          <addressOffset>0x084</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PREADD</name>
          <description>Port read register D</description>
          <addressOffset>0x086</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>PREADH</name>
          <description>Port read register H</description>
          <addressOffset>0x08E</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x001F</resetMask>
        </register>

        <register>
          <name>PB00CFG</name>
          <description>Alterate Output Function configuration register </description>
          <addressOffset>0x900</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x0F</resetMask>
 
          <fields>
            <field>
              <name>CFG</name>
              <description>Alterate Output Function configuration register </description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO</name>
                  <description>Port used as GPIO </description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TO00</name>
                  <description>Port used as TO00 </description>
                  <value>0x01</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO01</name>
                  <description>Port used as TO01 </description>
                  <value>0x02</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO02</name>
                  <description>Port used as TO02 </description>
                  <value>0x03</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO03</name>
                  <description>Port used as TO03 </description>
                  <value>0x04</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>SDO00/TxD0</name>
                  <description>Port used as SDO00/TxD0 </description>
                  <value>0x05</value>
                </enumeratedValue>                
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PH04CFG</name>
          <addressOffset>0x901</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PH03CFG</name>
          <addressOffset>0x902</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PH02CFG</name>
          <addressOffset>0x903</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PH01CFG</name>
          <addressOffset>0x904</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PC14CFG</name>
          <addressOffset>0x905</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PC15CFG</name>
          <addressOffset>0x906</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PC08CFG</name>
          <addressOffset>0x907</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PC09CFG</name>
          <addressOffset>0x908</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PC10CFG</name>
          <addressOffset>0x909</addressOffset>
        </register>

        <register derivedFrom="PB00CFG">
          <name>PC11CFG</name>
          <addressOffset>0x90A</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PA00CFG</name>
          <addressOffset>0x90B</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PA01CFG</name>
          <addressOffset>0x90C</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PA02CFG</name>
          <addressOffset>0x90D</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PA03CFG</name>
          <addressOffset>0x90E</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PD07CFG</name>
          <addressOffset>0x90F</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PD08CFG</name>
          <addressOffset>0x910</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PD09CFG</name>
          <addressOffset>0x911</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PD10CFG</name>
          <addressOffset>0x912</addressOffset>
        </register>
 
        <register derivedFrom="PB00CFG">
          <name>PD11CFG</name>
          <addressOffset>0x913</addressOffset>
        </register>

        <register>
          <name>PC03CFG</name>
          <description>Alterate Output Function configuration register </description>
          <addressOffset>0x920</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x0F</resetMask>
 
          <fields>
            <field>
              <name>CFG</name>
              <description>Alterate Output Function configuration register </description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO</name>
                  <description>Port used as GPIO </description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TO10</name>
                  <description>Port used as TO10 </description>
                  <value>0x01</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO11</name>
                  <description>Port used as TO11 </description>
                  <value>0x02</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO12</name>
                  <description>Port used as TO12 </description>
                  <value>0x03</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO13</name>
                  <description>Port used as TO13 </description>
                  <value>0x04</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>SDO10/TxD1</name>
                  <description>Port used as SDO10/TxD1 </description>
                  <value>0x05</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>SPIHS0_SCKO</name>
                  <description>Port used as SPIHS0_SCKO </description>
                  <value>0x06</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>SPIHS0_MO</name>
                  <description>Port used as SPIHS0_MO </description>
                  <value>0x07</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>SPIHS0_SO</name>
                  <description>Port used as SPIHS0_SO </description>
                  <value>0x08</value>
                </enumeratedValue>                
              </enumeratedValues>
            </field>
          </fields>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PC04CFG</name>
          <addressOffset>0x921</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PC05CFG</name>
          <addressOffset>0x922</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PC06CFG</name>
          <addressOffset>0x923</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PC07CFG</name>
          <addressOffset>0x924</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PC12CFG</name>
          <addressOffset>0x925</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PC13CFG</name>
          <addressOffset>0x926</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PA04CFG</name>
          <addressOffset>0x927</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PA05CFG</name>
          <addressOffset>0x928</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PA06CFG</name>
          <addressOffset>0x929</addressOffset>
        </register>

        <register derivedFrom="PC03CFG">
          <name>PA07CFG</name>
          <addressOffset>0x92A</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PA08CFG</name>
          <addressOffset>0x92B</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PA09CFG</name>
          <addressOffset>0x92C</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PA10CFG</name>
          <addressOffset>0x92D</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PD00CFG</name>
          <addressOffset>0x92E</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PD01CFG</name>
          <addressOffset>0x92F</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PD12CFG</name>
          <addressOffset>0x930</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PD13CFG</name>
          <addressOffset>0x931</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PD14CFG</name>
          <addressOffset>0x932</addressOffset>
        </register>
 
        <register derivedFrom="PC03CFG">
          <name>PD15CFG</name>
          <addressOffset>0x933</addressOffset>
        </register>

        <register>
          <name>PB01CFG</name>
          <description>Alterate Output Function configuration register </description>
          <addressOffset>0x940</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x0F</resetMask>
 
          <fields>
            <field>
              <name>CFG</name>
              <description>Alterate Output Function configuration register </description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO</name>
                  <description>Port used as GPIO </description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TO14</name>
                  <description>Port used as TO14 </description>
                  <value>0x01</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO15</name>
                  <description>Port used as TO15 </description>
                  <value>0x02</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO16</name>
                  <description>Port used as TO16 </description>
                  <value>0x03</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>TO17</name>
                  <description>Port used as TO17 </description>
                  <value>0x04</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>SDO10/TxD1</name>
                  <description>Port used as SDO20/TxD2 </description>
                  <value>0x05</value>
                </enumeratedValue>                
                <enumeratedValue>
                  <name>CLKBUZ1</name>
                  <description>Port used as CLKBUZ1 </description>
                  <value>0x06</value>
                </enumeratedValue>                
              </enumeratedValues>
            </field>
          </fields>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PB02CFG</name>
          <addressOffset>0x941</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PB03CFG</name>
          <addressOffset>0x942</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PB04CFG</name>
          <addressOffset>0x943</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PB05CFG</name>
          <addressOffset>0x944</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PB06CFG</name>
          <addressOffset>0x945</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PB07CFG</name>
          <addressOffset>0x946</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PB08CFG</name>
          <addressOffset>0x947</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PC00CFG</name>
          <addressOffset>0x948</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PC01CFG</name>
          <addressOffset>0x949</addressOffset>
        </register>

        <register derivedFrom="PB01CFG">
          <name>PC02CFG</name>
          <addressOffset>0x94A</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PA11CFG</name>
          <addressOffset>0x94B</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PA12CFG</name>
          <addressOffset>0x94C</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PA13CFG</name>
          <addressOffset>0x94D</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PA14CFG</name>
          <addressOffset>0x94E</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PD02CFG</name>
          <addressOffset>0x94F</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PD03CFG</name>
          <addressOffset>0x950</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PD04CFG</name>
          <addressOffset>0x951</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PD05CFG</name>
          <addressOffset>0x952</addressOffset>
        </register>
 
        <register derivedFrom="PB01CFG">
          <name>PD06CFG</name>
          <addressOffset>0x953</addressOffset>
        </register>

        <register>
          <name>TI00PCFG</name>
          <description>Alternate function pin configuration register</description>
          <addressOffset>0x980</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <description>Alternate function pin configuration register</description>
              <bitRange>[5:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PB00</name>
                  <description>PB00 used as peripheral function pin </description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PH04</name>
                  <description>PH04 used as peripheral function pin </description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PH03</name>
                  <description>PH03 used as peripheral function pin </description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PH02</name>
                  <description>PH02 used as peripheral function pin </description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PH01</name>
                  <description>PH01 used as peripheral function pin </description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC14</name>
                  <description>PC14 used as peripheral function pin </description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC15</name>
                  <description>PC15 used as peripheral function pin </description>
                  <value>0x07</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC08</name>
                  <description>PC08 used as peripheral function pin </description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC09</name>
                  <description>PC09 used as peripheral function pin </description>
                  <value>0x09</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC10</name>
                  <description>PC10 used as peripheral function pin </description>
                  <value>0x0A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC11</name>
                  <description>PC11 used as peripheral function pin </description>
                  <value>0x0B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA00</name>
                  <description>PA00 used as peripheral function pin </description>
                  <value>0x0C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA01</name>
                  <description>PA01 used as peripheral function pin </description>
                  <value>0x0D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA02</name>
                  <description>PA02 used as peripheral function pin </description>
                  <value>0x0E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA03</name>
                  <description>PA03 used as peripheral function pin </description>
                  <value>0x0F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD07</name>
                  <description>PD07 used as peripheral function pin </description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD08</name>
                  <description>PD08 used as peripheral function pin </description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD09</name>
                  <description>PD09 used as peripheral function pin </description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD10</name>
                  <description>PD10 used as peripheral function pin </description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD11</name>
                  <description>PD11 used as peripheral function pin </description>
                  <value>0x14</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register derivedFrom="TI00PCFG">
          <name>TI01PCFG</name>
          <addressOffset>0x981</addressOffset>
        </register>

        <register derivedFrom="TI00PCFG">
          <name>TI02PCFG</name>
          <addressOffset>0x982</addressOffset>
        </register>

        <register derivedFrom="TI00PCFG">
          <name>TI03PCFG</name>
          <addressOffset>0x983</addressOffset>
        </register>

        <register derivedFrom="TI00PCFG">
          <name>RXD0PCFG</name>
          <addressOffset>0x984</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>SDI00PCFG</name>
          <addressOffset>0x984</addressOffset>
          <alternateRegister>RXD0PCFG</alternateRegister>
          <size>8</size>
        </register>

        <register derivedFrom="TI00PCFG">
          <name>SCLA0PCFG</name>
          <addressOffset>0x985</addressOffset>
        </register>

        <register derivedFrom="TI00PCFG">
          <name>SDAA0PCFG</name>
          <addressOffset>0x986</addressOffset>
        </register>

        <register>
          <name>TI10PCFG</name>
          <description>Alternate function pin configuration register </description>
          <addressOffset>0x9A0</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[5:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PC03</name>
                  <description>PC03 used as peripheral function pin </description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC04</name>
                  <description>PC04 used as peripheral function pin </description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC05</name>
                  <description>PC05 used as peripheral function pin </description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC06</name>
                  <description>PC06 used as peripheral function pin </description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC07</name>
                  <description>PC07 used as peripheral function pin </description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC12</name>
                  <description>PC12 used as peripheral function pin </description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC13</name>
                  <description>PC13 used as peripheral function pin </description>
                  <value>0x07</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA04</name>
                  <description>PA04 used as peripheral function pin </description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA05</name>
                  <description>PA05 used as peripheral function pin </description>
                  <value>0x09</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA06</name>
                  <description>PA06 used as peripheral function pin </description>
                  <value>0x0A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA07</name>
                  <description>PA07 used as peripheral function pin </description>
                  <value>0x0B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA08</name>
                  <description>PA08 used as peripheral function pin </description>
                  <value>0x0C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA09</name>
                  <description>PA09 used as peripheral function pin </description>
                  <value>0x0D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA10</name>
                  <description>PA10 used as peripheral function pin </description>
                  <value>0x0E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD00</name>
                  <description>PD00 used as peripheral function pin </description>
                  <value>0x0F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD01</name>
                  <description>PD01 used as peripheral function pin </description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD12</name>
                  <description>PD12 used as peripheral function pin </description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD13</name>
                  <description>PD13 used as peripheral function pin </description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD14</name>
                  <description>PD14 used as peripheral function pin </description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD15</name>
                  <description>PD15 used as peripheral function pin </description>
                  <value>0x14</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register derivedFrom="TI10PCFG">
          <name>TI11PCFG</name>
          <addressOffset>0x9A1</addressOffset>
        </register>

        <register derivedFrom="TI10PCFG">
          <name>TI12PCFG</name>
          <addressOffset>0x9A2</addressOffset>
        </register>

        <register derivedFrom="TI10PCFG">
          <name>TI13PCFG</name>
          <addressOffset>0x9A3</addressOffset>
        </register>

        <register derivedFrom="TI10PCFG">
          <name>RXD1PCFG</name>
          <addressOffset>0x9A4</addressOffset>
        </register>

        <register>
          <name>IRRXDPCFG</name>
          <addressOffset>0x9A4</addressOffset>
          <alternateRegister>RXD1PCFG</alternateRegister>
          <size>8</size>
        </register>

        <register>
          <name>SDI10PCFG</name>
          <addressOffset>0x9A4</addressOffset>
          <alternateRegister>RXD1PCFG</alternateRegister>
          <size>8</size>
        </register>

        <register derivedFrom="TI10PCFG">
          <name>SPIHS0_SCKIPCFG</name>
          <addressOffset>0x9A5</addressOffset>
        </register>

        <register derivedFrom="TI10PCFG">
          <name>SPIHS0_SIPCFG</name>
          <addressOffset>0x9A6</addressOffset>
        </register>

        <register derivedFrom="TI10PCFG">
          <name>SPIHS0_MIPCFG</name>
          <addressOffset>0x9A7</addressOffset>
        </register>

        <register>
          <name>TI14PCFG</name>
          <description>Alternate function pin configuration register </description>
          <addressOffset>0x9C0</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[5:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PB01</name>
                  <description>PB01 used as peripheral function pin </description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB02</name>
                  <description>PB02 used as peripheral function pin </description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB03</name>
                  <description>PB03 used as peripheral function pin </description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB04</name>
                  <description>PB04 used as peripheral function pin </description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB05</name>
                  <description>PB05 used as peripheral function pin </description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB06</name>
                  <description>PB06 used as peripheral function pin </description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB07</name>
                  <description>PB07 used as peripheral function pin </description>
                  <value>0x07</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB08</name>
                  <description>PB08 used as peripheral function pin </description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC00</name>
                  <description>PC00 used as peripheral function pin </description>
                  <value>0x09</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC01</name>
                  <description>PC01 used as peripheral function pin </description>
                  <value>0x0A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC02</name>
                  <description>PC02 used as peripheral function pin </description>
                  <value>0x0B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA11</name>
                  <description>PA11 used as peripheral function pin </description>
                  <value>0x0C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA12</name>
                  <description>PA12 used as peripheral function pin </description>
                  <value>0x0D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA13</name>
                  <description>PA13 used as peripheral function pin </description>
                  <value>0x0E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA14</name>
                  <description>PA14 used as peripheral function pin </description>
                  <value>0x0F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD02</name>
                  <description>PD02 used as peripheral function pin </description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD03</name>
                  <description>PD03 used as peripheral function pin </description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD04</name>
                  <description>PD04 used as peripheral function pin </description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD05</name>
                  <description>PD05 used as peripheral function pin </description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD06</name>
                  <description>PD06 used as peripheral function pin </description>
                  <value>0x14</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register derivedFrom="TI14PCFG">
          <name>TI15PCFG</name>
          <addressOffset>0x9C1</addressOffset>
        </register>

        <register derivedFrom="TI14PCFG">
          <name>TI16PCFG</name>
          <addressOffset>0x9C2</addressOffset>
        </register>

        <register derivedFrom="TI14PCFG">
          <name>TI17PCFG</name>
          <addressOffset>0x9C3</addressOffset>
        </register>

        <register derivedFrom="TI14PCFG">
          <name>RXD2PCFG</name>
          <addressOffset>0x9C4</addressOffset>
        </register>

        <register>
          <name>SDI20PCFG</name>
          <addressOffset>0x9C4</addressOffset>
          <alternateRegister>RXD2PCFG</alternateRegister>
          <size>8</size>
        </register>

        <register derivedFrom="TI14PCFG">
          <name>SPIHS1_NSSPCFG</name>
          <addressOffset>0x9C5</addressOffset>
        </register>

        <register derivedFrom="TI14PCFG">
          <name>SCLA1PCFG</name>
          <addressOffset>0x9C6</addressOffset>
        </register>

        <register derivedFrom="TI14PCFG">
          <name>SDAA1PCFG</name>
          <addressOffset>0x9C7</addressOffset>
        </register>

        <register>
          <name>INTP0PCFG</name>
          <description>Alternate INTP pin configuration register </description>
          <addressOffset>0x9E0</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PC00</name>
                  <description>PC00 used as INTP0 pin</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC01</name>
                  <description>PC01 used as INTP0 pin</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC02</name>
                  <description>PC02 used as INTP0 pin</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC03</name>
                  <description>PC03 used as INTP0 pin</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC04</name>
                  <description>PC04 used as INTP0 pin</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC05</name>
                  <description>PC05 used as INTP0 pin</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC06</name>
                  <description>PC06 used as INTP0 pin</description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC07</name>
                  <description>PC07 used as INTP0 pin</description>
                  <value>0x07</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>INTP1PCFG</name>
          <description>Alternate INTP pin configuration register </description>
          <addressOffset>0x9E1</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PC12</name>
                  <description>PC12 used as INTP1 pin</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC13</name>
                  <description>PC13 used as INTP1 pin</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC14</name>
                  <description>PC14 used as INTP1 pin</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC15</name>
                  <description>PC15 used as INTP1 pin</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC08</name>
                  <description>PC08 used as INTP1 pin</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC09</name>
                  <description>PC09 used as INTP1 pin</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC10</name>
                  <description>PC10 used as INTP1 pin</description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PC11</name>
                  <description>PC11 used as INTP1 pin</description>
                  <value>0x07</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>INTP2PCFG</name>
          <description>Alternate INTP pin configuration register </description>
          <addressOffset>0x9E2</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PA00</name>
                  <description>PA00 used as INTP2 pin</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA01</name>
                  <description>PA01 used as INTP2 pin</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA02</name>
                  <description>PA02 used as INTP2 pin</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA03</name>
                  <description>PA03 used as INTP2 pin</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA11</name>
                  <description>PA11 used as INTP2 pin</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA12</name>
                  <description>PA12 used as INTP2 pin</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA13</name>
                  <description>PA13 used as INTP2 pin</description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA14</name>
                  <description>PA14 used as INTP2 pin</description>
                  <value>0x07</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>INTP3PCFG</name>
          <description>Alternate INTP pin configuration register </description>
          <addressOffset>0x9E3</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PA04</name>
                  <description>PA04 used as INTP3 pin</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA05</name>
                  <description>PA05 used as INTP3 pin</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA06</name>
                  <description>PA06 used as INTP3 pin</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA07</name>
                  <description>PA07 used as INTP3 pin</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA08</name>
                  <description>PA08 used as INTP3 pin</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA09</name>
                  <description>PA09 used as INTP3 pin</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PA10</name>
                  <description>PA10 used as INTP3 pin</description>
                  <value>0x06</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>INTP4PCFG</name>
          <description>Alternate INTP pin configuration register </description>
          <addressOffset>0x9E4</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PD00</name>
                  <description>PD00 used as INTP4 pin</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD01</name>
                  <description>PD01 used as INTP4 pin</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD12</name>
                  <description>PD12 used as INTP4 pin</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD13</name>
                  <description>PD13 used as INTP4 pin</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD14</name>
                  <description>PD14 used as INTP4 pin</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD15</name>
                  <description>PD15 used as INTP4 pin</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD02</name>
                  <description>PD02 used as INTP4 pin</description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD03</name>
                  <description>PD03 used as INTP4 pin</description>
                  <value>0x07</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>INTP5PCFG</name>
          <description>Alternate INTP pin configuration register </description>
          <addressOffset>0x9E5</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PD04</name>
                  <description>PD04 used as INTP5 pin</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD05</name>
                  <description>PD05 used as INTP5 pin</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD06</name>
                  <description>PD06 used as INTP5 pin</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD07</name>
                  <description>PD07 used as INTP5 pin</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD08</name>
                  <description>PD08 used as INTP5 pin</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD09</name>
                  <description>PD09 used as INTP5 pin</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD10</name>
                  <description>PD10 used as INTP5 pin</description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PD11</name>
                  <description>PD11 used as INTP5 pin</description>
                  <value>0x07</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>INTP6PCFG</name>
          <description>Alternate INTP pin configuration register </description>
          <addressOffset>0x9E6</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PB00</name>
                  <description>PB00 used as INTP6 pin</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PH04</name>
                  <description>PH04 used as INTP6 pin</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PH03</name>
                  <description>PH03 used as INTP6 pin</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PH02</name>
                  <description>PH02 used as INTP6 pin</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PH01</name>
                  <description>PH01 used as INTP6 pin</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB01</name>
                  <description>PB01 used as INTP6 pin</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB02</name>
                  <description>PB02 used as INTP6 pin</description>
                  <value>0x06</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>INTP7PCFG</name>
          <description>Alternate INTP pin configuration register </description>
          <addressOffset>0x9E7</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
          <fields>
            <field>
              <name>CFG</name>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PB03</name>
                  <description>PB03 used as INTP7 pin</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB04</name>
                  <description>PB04 used as INTP7 pin</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB05</name>
                  <description>PB05 used as INTP7 pin</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB06</name>
                  <description>PB06 used as INTP7 pin</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB07</name>
                  <description>PB07 used as INTP7 pin</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB08</name>
                  <description>PB08 used as INTP7 pin</description>
                  <value>0x05</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>USBPMR</name>
          <description>USB port configuration register</description>
          <addressOffset>0x47D</addressOffset>
          <size>8</size>
          <resetValue>0x03</resetValue>
          <resetMask>0x03</resetMask>
          <fields>
            <!-- DMPMR: USB_DP and USB_DM pin function select -->
            <field>
              <name>DMPMR</name>
              <description>USB_DP and USB_DM pin function select</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>GPIO</name>
                  <description>PA07 and PA08 did not use as USB pins</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB</name>
                  <description>PA07 used as USB_DP and PA08 used as USB_DM</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>USBPRCR</name>
          <description>USB port configuration protect register</description>
          <addressOffset>0x47E</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>

    <!-- DIV -->
    <peripheral>
      <name>DIV</name>
      <version>1.0</version>
      <description>Hardware divider </description>
      <groupName>DIV</groupName>
      <baseAddress>0x4001C000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <!--interrupt>
        <name>DIV</name>
        <description>Hardware divider interrupt</description>
        <value>48</value>
      </interrupt-->

      <registers>
        <register>
          <name>DIVIDEND</name>
          <description>Dividend register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>

        <register>
          <name>DIVISOR</name>
          <description>Divisor register</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>

        <register>
          <name>QUOTIENT</name>
          <description>Quotient register</description>
          <addressOffset>0x008</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>

        <register>
          <name>REMAINDER</name>
          <description>Remainder register</description>
          <addressOffset>0x00C</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>

        <register>
          <name>STATUS</name>
          <description>Status register</description>
          <addressOffset>0x010</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <field>
              <name>BUSY</name>
              <description>divider busy flag</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>DIVBYZERO</name>
              <description>divider zero flag</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>

      </registers>
    </peripheral>

    <!-- TM40 -->
    <peripheral>
      <name>TM40</name>
      <version>1.0</version>
      <description>General Purpose Timer 4</description>
      <groupName>TM4</groupName>
      <baseAddress>0x40041D80</baseAddress>
      <size>16</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>TM00</name>
        <description>TM40 channel 0 interrupt request</description>
        <value>18</value>
      </interrupt>

      <interrupt>
        <name>TM01</name>
        <description>TM40 channel 1 interrupt request</description>
        <value>19</value>
      </interrupt>
    
      <interrupt>
        <name>TM02</name>
        <description>TM40 channel 2 interrupt request</description>
        <value>20</value>
      </interrupt>

      <interrupt>
        <name>TM03</name>
        <description>TM40 channel 3 interrupt request</description>
        <value>21</value>
      </interrupt>

      <registers>
        <register>
          <dim>4</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>TCR0%s</name>
          <description>Timer count register 0%s</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>TMR00</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x010</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR01</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x012</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>SPLIT</name>
              <description>Selection of 8 or 16-bit timer operation for channels 1 and 3</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR02</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x014</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>MASTER</name>
              <description>Selection between using channel n independently or simultaneously with another channel (as a slave or master)</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR03</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x016</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>SPLIT</name>
              <description>Selection of 8 or 16-bit timer operation for channels 1 and 3</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TSR00</name>
          <description>Timer status register mn</description>
          <addressOffset>0x020</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>OVF</name>
              <description>Counter overflow status of channel n</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="TSR00">
          <name>TSR01</name>
          <description>Timer status register mn</description>
          <addressOffset>0x022</addressOffset>
        </register>

        <register derivedFrom="TSR00">
          <name>TSR02</name>
          <description>Timer status register mn</description>
          <addressOffset>0x024</addressOffset>
        </register>

        <register derivedFrom="TSR00">
          <name>TSR03</name>
          <description>Timer status register mn</description>
          <addressOffset>0x026</addressOffset>
        </register>

        <register>
          <name>TE0</name>
          <description>Timer channel enable status register m</description>
          <addressOffset>0x030</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TE00</name>
              <description>Indication of operation enable/stop status of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TE01</name>
              <description>Indication of operation enable/stop status of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TE02</name>
              <description>Indication of operation enable/stop status of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TE03</name>
              <description>Indication of operation enable/stop status of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TEH01</name>
              <description>Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 1 is in the 8-bit timer mode</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>TEH03</name>
              <description>Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 3 is in the 8-bit timer mode</description>
              <bitRange>[11:11]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TS0</name>
          <description>Timer channel start register 0</description>
          <addressOffset>0x032</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TS00</name>
              <description>Operation enable (start) trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TS01</name>
              <description>Operation enable (start) trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TS02</name>
              <description>Operation enable (start) trigger of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TS03</name>
              <description>Operation enable (start) trigger of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TSH01</name>
              <description>Trigger to enable operation (start operation) of the higher 8-bit timer when channel 1 is in the 8-bit timer mode</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>TSH03</name>
              <description>Trigger to enable operation (start operation) of the higher 8-bit timer when channel 3 is in the 8-bit timer mode</description>
              <bitRange>[11:11]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TT0</name>
          <description>Timer channel stop register 0</description>
          <addressOffset>0x034</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TT00</name>
              <description>Operation stop trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TT01</name>
              <description>Operation stop trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TT02</name>
              <description>Operation stop trigger of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TT03</name>
              <description>Operation stop trigger of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TTH01</name>
              <description>Trigger to stop operation of the higher 8-bit timer when channel 1 is in the 8-bit timer mode</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>TTH03</name>
              <description>Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode</description>
              <bitRange>[11:11]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TPS0</name>
          <description>Timer clock select register 0</description>
          <addressOffset>0x036</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>PRS00</name>
              <description>Prescaler 0</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>PRS01</name>
              <description>Prescaler 1</description>
              <bitRange>[7:4]</bitRange>
            </field>

            <field>
              <name>PRS02</name>
              <description>Prescaler 2</description>
              <bitRange>[9:8]</bitRange>
            </field>

            <field>
              <name>PRS03</name>
              <description>Prescaler 3</description>
              <bitRange>[13:12]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TO0</name>
          <description>Timer output register 0</description>
          <addressOffset>0x038</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TO00</name>
              <description>Timer output of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TO01</name>
              <description>Timer output of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TO02</name>
              <description>Timer output of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TO03</name>
              <description>Timer output of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TOE0</name>
          <description>Timer output enable register 0</description>
          <addressOffset>0x03A</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TOE00</name>
              <description>Timer output enable of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TOE01</name>
              <description>Timer output enable of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TOE02</name>
              <description>Timer output enable of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TOE03</name>
              <description>Timer output enable of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TOL0</name>
          <description>Timer output level register 0</description>
          <addressOffset>0x03C</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TOL01</name>
              <description>Control of timer output level of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TOL02</name>
              <description>Control of timer output level of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TOL03</name>
              <description>Control of timer output level of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TOM0</name>
          <description>Timer output mode register 0</description>
          <addressOffset>0x03E</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TOM01</name>
              <description>Control of timer output mode of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TOM02</name>
              <description>Control of timer output mode of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TOM03</name>
              <description>Control of timer output mode of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <dim>2</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>TDR0%s</name>
          <description>Timer data register 0%s</description>
          <addressOffset>0x198</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <dim>2</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>2-3</dimIndex>
          <name>TDR0%s</name>
          <description>Timer data register 0%s</description>
          <addressOffset>0x1E4</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>TDR01L</name>
          <description>Timer data lower register 01</description>
          <alternateRegister>TDR01</alternateRegister>
          <addressOffset>0x19A</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TDR01H</name>
          <description>Timer data higher register 01</description>
          <alternateRegister>TDR01</alternateRegister>
          <addressOffset>0x19B</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TDR03L</name>
          <description>Timer data lower register 03</description>
          <alternateRegister>TDR03</alternateRegister>
          <addressOffset>0x1E6</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TDR03H</name>
          <description>Timer data higher register 03</description>
          <alternateRegister>TDR03</alternateRegister>
          <addressOffset>0x1E7</addressOffset>
          <size>8</size>
        </register>
      </registers>
    </peripheral>

    <!-- TM81 -->
    <peripheral>
      <name>TM81</name>
      <version>1.0</version>
      <description>General Purpose Timer 4</description>
      <groupName>TM8</groupName>
      <baseAddress>0x40042180</baseAddress>
      <size>16</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>TM10</name>
        <description>TM81 channel 0 interrupt request</description>
        <value>27</value>
      </interrupt>

      <interrupt>
        <name>TM11</name>
        <description>TM81 channel 1 interrupt request</description>
        <value>28</value>
      </interrupt>
    
      <interrupt>
        <name>TM12</name>
        <description>TM81 channel 2 interrupt request</description>
        <value>29</value>
      </interrupt>

      <interrupt>
        <name>TM13</name>
        <description>TM81 channel 3 interrupt request</description>
        <value>30</value>
      </interrupt>

      <!--
      <interrupt>
        <name>TM14</name>
        <description>TM81 channel 4 interrupt request</description>
        <value>59</value>
      </interrupt>

      <interrupt>
        <name>TM15</name>
        <description>TM81 channel 5 interrupt request</description>
        <value>60</value>
      </interrupt>
    
      <interrupt>
        <name>TM16</name>
        <description>TM81 channel 6 interrupt request</description>
        <value>61</value>
      </interrupt>

      <interrupt>
        <name>TM17</name>
        <description>TM81 channel 7 interrupt request</description>
        <value>62</value>
      </interrupt>
      -->

      <registers>
        <register>
          <dim>8</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>0-7</dimIndex>
          <name>TCR1%s</name>
          <description>Timer count register 0%s</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>TMR10</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x010</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR11</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x012</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>SPLIT</name>
              <description>Selection of 8 or 16-bit timer operation for channels 1 and 3</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR12</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x014</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>MASTER</name>
              <description>Selection between using channel n independently or simultaneously with another channel (as a slave or master)</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR13</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x016</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>SPLIT</name>
              <description>Selection of 8 or 16-bit timer operation for channels 1 and 3</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR14</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x018</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>MASTER</name>
              <description>Selection between using channel n independently or simultaneously with another channel (as a slave or master)</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR15</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x01A</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR16</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x01C</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>MASTER</name>
              <description>Selection between using channel n independently or simultaneously with another channel (as a slave or master)</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TMR17</name>
          <description>Timer mode register mn</description>
          <addressOffset>0x01E</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>MD</name>
              <description>Operation mode of channel n</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CIS</name>
              <description>Selection of TImn pin input valid edge</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>STS</name>
              <description>Setting of start trigger or capture trigger of channel n</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of count clock (fTCLK) of channel n</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>TSR10</name>
          <description>Timer status register mn</description>
          <addressOffset>0x020</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>OVF</name>
              <description>Counter overflow status of channel n</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>


        <register derivedFrom="TSR10">
          <name>TSR11</name>
          <description>Timer status register mn</description>
          <addressOffset>0x022</addressOffset>
        </register>

        <register derivedFrom="TSR10">
          <name>TSR12</name>
          <description>Timer status register mn</description>
          <addressOffset>0x024</addressOffset>
        </register>

        <register derivedFrom="TSR10">
          <name>TSR13</name>
          <description>Timer status register mn</description>
          <addressOffset>0x026</addressOffset>
        </register>

        <register derivedFrom="TSR10">
          <name>TSR14</name>
          <description>Timer status register mn</description>
          <addressOffset>0x028</addressOffset>
        </register>

        <register derivedFrom="TSR10">
          <name>TSR15</name>
          <description>Timer status register mn</description>
          <addressOffset>0x02A</addressOffset>
        </register>

        <register derivedFrom="TSR10">
          <name>TSR16</name>
          <description>Timer status register mn</description>
          <addressOffset>0x02C</addressOffset>
        </register>

        <register derivedFrom="TSR10">
          <name>TSR17</name>
          <description>Timer status register mn</description>
          <addressOffset>0x02E</addressOffset>
        </register>

        <register>
          <name>TE1</name>
          <description>Timer channel enable status register m</description>
          <addressOffset>0x030</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TE10</name>
              <description>Indication of operation enable/stop status of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TE11</name>
              <description>Indication of operation enable/stop status of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TE12</name>
              <description>Indication of operation enable/stop status of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TE13</name>
              <description>Indication of operation enable/stop status of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TE14</name>
              <description>Indication of operation enable/stop status of channel 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TE15</name>
              <description>Indication of operation enable/stop status of channel 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TE16</name>
              <description>Indication of operation enable/stop status of channel 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TE17</name>
              <description>Indication of operation enable/stop status of channel 7</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TS1</name>
          <description>Timer channel start register 0</description>
          <addressOffset>0x032</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TS10</name>
              <description>Operation enable (start) trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TS11</name>
              <description>Operation enable (start) trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TS12</name>
              <description>Operation enable (start) trigger of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TS13</name>
              <description>Operation enable (start) trigger of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TS14</name>
              <description>Operation enable (start) trigger of channel 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TS15</name>
              <description>Operation enable (start) trigger of channel 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TS16</name>
              <description>Operation enable (start) trigger of channel 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TS17</name>
              <description>Operation enable (start) trigger of channel 7</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TT1</name>
          <description>Timer channel stop register 0</description>
          <addressOffset>0x034</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TT10</name>
              <description>Operation stop trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TT11</name>
              <description>Operation stop trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TT12</name>
              <description>Operation stop trigger of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TT13</name>
              <description>Operation stop trigger of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TT14</name>
              <description>Operation stop trigger of channel 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TT15</name>
              <description>Operation stop trigger of channel 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TT16</name>
              <description>Operation stop trigger of channel 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TT17</name>
              <description>Operation stop trigger of channel 7</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TPS1</name>
          <description>Timer clock select register 0</description>
          <addressOffset>0x036</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>PRS10</name>
              <description>Prescaler 0</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>PRS11</name>
              <description>Prescaler 1</description>
              <bitRange>[7:4]</bitRange>
            </field>

            <field>
              <name>PRS12</name>
              <description>Prescaler 2</description>
              <bitRange>[9:8]</bitRange>
            </field>

            <field>
              <name>PRS13</name>
              <description>Prescaler 3</description>
              <bitRange>[13:12]</bitRange>
            </field>
          </fields>
        </register>


        <register>
          <name>TO1</name>
          <description>Timer output register 0</description>
          <addressOffset>0x038</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TO10</name>
              <description>Timer output of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TO11</name>
              <description>Timer output of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TO12</name>
              <description>Timer output of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TO13</name>
              <description>Timer output of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TO14</name>
              <description>Timer output of channel 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TO15</name>
              <description>Timer output of channel 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TO16</name>
              <description>Timer output of channel 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TO17</name>
              <description>Timer output of channel 7</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>


        <register>
          <name>TOE1</name>
          <description>Timer output enable register 0</description>
          <addressOffset>0x03A</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TOE10</name>
              <description>Timer output enable of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TOE11</name>
              <description>Timer output enable of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TOE12</name>
              <description>Timer output enable of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TOE13</name>
              <description>Timer output enable of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TOE14</name>
              <description>Timer output enable of channel 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TOE15</name>
              <description>Timer output enable of channel 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TOE16</name>
              <description>Timer output enable of channel 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TOE17</name>
              <description>Timer output enable of channel 7</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>


        <register>
          <name>TOL1</name>
          <description>Timer output level register 0</description>
          <addressOffset>0x03C</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TOL11</name>
              <description>Control of timer output level of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TOL12</name>
              <description>Control of timer output level of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TOL13</name>
              <description>Control of timer output level of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TOL14</name>
              <description>Control of timer output level of channel 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TOL15</name>
              <description>Control of timer output level of channel 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TOL16</name>
              <description>Control of timer output level of channel 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TOL17</name>
              <description>Control of timer output level of channel 7</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>TOM1</name>
          <description>Timer output mode register 0</description>
          <addressOffset>0x03E</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>TOM11</name>
              <description>Control of timer output mode of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TOM12</name>
              <description>Control of timer output mode of channel 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TOM13</name>
              <description>Control of timer output mode of channel 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TOM14</name>
              <description>Control of timer output mode of channel 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TOM15</name>
              <description>Control of timer output mode of channel 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TOM16</name>
              <description>Control of timer output mode of channel 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TOM17</name>
              <description>Control of timer output mode of channel 7</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <!-- <register>
          <dim>8</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>0-7</dimIndex>
          <name>TDR1%s</name>
          <description>Timer data register 0%s</description>
          <addressOffset>0x198</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register> -->
        <register>
          <name>TDR10</name>
          <description>Timer data register 00</description>
          <addressOffset>0x198</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>TDR11</name>
          <description>Timer data register 01</description>
          <addressOffset>0x19A</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>TDR11L</name>
          <description>Timer data lower register 11</description>
          <alternateRegister>TDR11</alternateRegister>
          <addressOffset>0x19A</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TDR11H</name>
          <description>Timer data higher register 11</description>
          <alternateRegister>TDR11</alternateRegister>
          <addressOffset>0x19B</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TDR12</name>
          <description>Timer data register 02</description>
          <addressOffset>0x1E4</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>TDR13</name>
          <description>Timer data register 03</description>
          <addressOffset>0x1E6</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>TDR13L</name>
          <description>Timer data lower register 13</description>
          <alternateRegister>TDR13</alternateRegister>
          <addressOffset>0x1E6</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TDR13H</name>
          <description>Timer data higher register 13</description>
          <alternateRegister>TDR13</alternateRegister>
          <addressOffset>0x1E7</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TDR14</name>
          <description>Timer data register 04</description>
          <addressOffset>0x1E8</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>TDR15</name>
          <description>Timer data register 05</description>
          <addressOffset>0x1EA</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>TDR16</name>
          <description>Timer data register 06</description>
          <addressOffset>0x1EC</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>TDR17</name>
          <description>Timer data register 07</description>
          <addressOffset>0x1EE</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>
      </registers>
    </peripheral>

    <!-- EPWM -->
    <peripheral>
      <name>EPWM</name>
      <version>1.0</version>
      <description>Enhance PWM controller</description>
      <groupName>EPWM</groupName>
      <baseAddress>0x40044400</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>EPWMSRC</name>
          <description>Input source select register</description>
          <addressOffset>0x000</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-7</dimIndex>
              <name>SRC0%s</name>
              <description>Selsect the source clock of EPWM0%s </description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>EPWMCTL</name>
          <description>EPWMO0n output control register</description>
          <addressOffset>0x008</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <dim>8</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-7</dimIndex>
              <name>OE0%s</name>
              <description>EPWM0%s output enable register</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <dim>8</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-7</dimIndex>
              <name>IE0%s</name>
              <description>EPWM0%s output inverted enable register</description>
              <bitRange>[8:8]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>EPWMSTL</name>
          <description>EPWMO0n cutoff output level register</description>
          <addressOffset>0x00C</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>IO0%s</name>
              <description>EPWM00 output enable register</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>IO1%s</name>
              <description>EPWM01 output enable register</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>IO2%s</name>
              <description>EPWM02 output enable register</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>IO3%s</name>
              <description>EPWM03 output enable register</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>IO4%s</name>
              <description>EPWM04 output enable register</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>IO5%s</name>
              <description>EPWM05 output enable register</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>IO6%s</name>
              <description>EPWM06 output enable register</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>IO7%s</name>
              <description>EPWM07 output enable register</description>
              <bitRange>[14:14]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>EPWMSTC</name>
          <description>EPWMO0n cutoff control register</description>
          <addressOffset>0x004</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>0-1</dimIndex>
              <name>SC_SEL%s</name>
              <description>Cutoff source selection</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>IN_EG</name>
              <description>Output forced cutoff source edge/output forced cutoff release edge selection</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>HS_SEL</name>
              <description>Output forced cutoff release mode selection</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>REL_SEL</name>
              <description>Cutoff release timing select register</description>
              <bitRange>[4:4]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>EPWMSTR</name>
          <description>Status register</description>
          <addressOffset>0x010</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>HZCLR</name>
              <description>software release cutoff register</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SHTFLG</name>
              <description>cutoff status register</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    
    <!-- RTC -->
    <peripheral>
      <name>RTC</name>
      <version>1.0</version>
      <description>Real-Time clock</description>
      <groupName>RTC</groupName>
      <baseAddress>0x40044F00</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>RTC</name>
        <description>Real-Time Clock interrupt request</description>
        <value>23</value>
      </interrupt>

      <!-- 
      <interrupt>
        <name>IT</name>
        <description>15-bit interval timer interrupt request</description>
        <value>55</value>
      </interrupt> 
      -->

      <registers>
        <register>
          <name>SUBCUD</name>
          <description>Watch error correction register</description>
          <addressOffset>0x034</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>F</name>
              <description>watch error correction value</description>
              <bitRange>[12:0]</bitRange>
            </field>

            <field>
              <name>DEV</name>
              <description>watch error correction timing</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>ITMC</name>
          <description>15-bit interval timer control register</description>
          <addressOffset>0x050</addressOffset>
          <size>16</size>
          <resetValue>0x7FFF</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>ITCMP</name>
              <description>15-bit interval timer compare value</description>
              <bitRange>[14:0]</bitRange>
            </field>

            <field>
              <name>RINTE</name>
              <description>15-bit interval timer operation control</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SEC</name>
          <description>Second count register</description>
          <addressOffset>0x052</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x7F</resetMask>
        </register>

        <register>
          <name>MIN</name>
          <description>Minute count register</description>
          <addressOffset>0x053</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x7F</resetMask>
        </register>

        <register>
          <name>HOUR</name>
          <description>Hour count register</description>
          <addressOffset>0x054</addressOffset>
          <size>8</size>
          <resetValue>0x12</resetValue>
          <resetMask>0x3F</resetMask>
        </register>

        <register>
          <name>WEEK</name>
          <description>Week count register</description>
          <addressOffset>0x055</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
        </register>

        <register>
          <name>DAY</name>
          <description>Day count register</description>
          <addressOffset>0x056</addressOffset>
          <size>8</size>
          <resetValue>0x01</resetValue>
          <resetMask>0x3F</resetMask>
        </register>

        <register>
          <name>MONTH</name>
          <description>Month count register</description>
          <addressOffset>0x057</addressOffset>
          <size>8</size>
          <resetValue>0x01</resetValue>
          <resetMask>0x1F</resetMask>
        </register>

        <register>
          <name>YEAR</name>
          <description>Year count register</description>
          <addressOffset>0x058</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>ALARMWM</name>
          <description>Alarm minute register</description>
          <addressOffset>0x05A</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x7F</resetMask>
        </register>

        <register>
          <name>ALARMWH</name>
          <description>Alarm hour register</description>
          <addressOffset>0x05B</addressOffset>
          <size>8</size>
          <resetValue>0x12</resetValue>
          <resetMask>0x3F</resetMask>
        </register>

        <register>
          <name>ALARMWW</name>
          <description>Alarm week register</description>
          <addressOffset>0x05C</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x3F</resetMask>
        </register>

        <register>
          <name>RTCC0</name>
          <description>Real-time clock control register 0</description>
          <addressOffset>0x05D</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xAF</resetMask>

          <fields>
            <field>
              <name>CT</name>
              <description>Constant-period interrupt (INTRTC) selection</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>AMPM</name>
              <description>Selection of 12-/24-hour system</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>RCLOE</name>
              <description>RTC1HZ pin output enable</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>RTCE</name>
              <description>Real-time clock operation control</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>RTCC1</name>
          <description>Real-time clock control register 1</description>
          <addressOffset>0x05E</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xDB</resetMask>

          <fields>
            <field>
              <name>RWAIT</name>
              <description>Wait control of real-time clock</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>RWST</name>
              <description>Wait status flag of real-time clock</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>RIFG</name>
              <description>Constant-period interrupt status flag</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>WAFG</name>
              <description>Alarm detection status flag</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>WALIE</name>
              <description>Control of alarm interrupt (INTRTC) function operation</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>WALE</name>
              <description>Alarm operation control</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- PCBZ -->
    <peripheral>
      <name>PCBZ</name>
      <version>1.0</version>
      <description>Clock/Buzzer output controller</description>
      <groupName>PCBZ</groupName>
      <baseAddress>0x40040FA0</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>CKS0</name>
          <description>Clock output select registers 0</description>
          <addressOffset>0x005</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>CCS</name>
              <description>PCLBUZn output clock select</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>CSEL</name>
              <description>PCLBUZn output clock select</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>PCLOE</name>
              <description>PCLBUZn pin output enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="CKS0">
          <name>CKS1</name>
          <description>Clock output select registers 1</description>
          <addressOffset>0x006</addressOffset>
        </register>
      </registers>
    </peripheral>

    <!-- WDT -->
    <peripheral>
      <name>WDT</name>
      <version>1.0</version>
      <description>Watchdog Timer with window</description>
      <groupName>WDT</groupName>
      <!--baseAddress>0x40021000</baseAddress-->
      <baseAddress>0x40020404</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0xC00</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>LOCKCTL</name>
          <description>Lockup Watchdog timer enable register</description>
          <addressOffset>0x001</addressOffset>
          <resetMask>0x01</resetMask>
        </register>

        <register>
          <name>PRCR</name>
          <description>Lockup Watchdog timer enable protect register</description>
          <addressOffset>0x002</addressOffset>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>WDTE</name>
          <description>Watchdog timer enable register</description>
          <addressOffset>0xBFD</addressOffset>
          <resetMask>0xAC</resetMask>
        </register>
      </registers>
    </peripheral>

    <!-- ADC -->
    <peripheral>
      <name>ADC</name>
      <version>1.0</version>
      <description>A/D Converter</description>
      <groupName>ADC</groupName>
      <baseAddress>0x40045000</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>ADC</name>
        <description>ADC interrupt request</description>
        <value>22</value>
      </interrupt>

      <registers>
        <register>
          <name>ADM0</name>
          <description>A/D mode register 0</description>
          <addressOffset>0x000</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xB9</resetMask>

          <fields>
            <field>
              <name>ADCE</name>
              <description>A/D enable </description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>FR</name>
              <description>A/D conversion clock (fAD) select</description>
              <bitRange>[5:3]</bitRange>
            </field>

            <field>
              <name>ADCS</name>
              <description>A/D conversion operation control</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>ADM1</name>
          <description>A/D mode register 1</description>
          <addressOffset>0x002</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x8B</resetMask>

          <fields>
            <field>
              <name>ADMODE</name>
              <description>A/D mode select </description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>ADSCM</name>
              <description>A/D conversion mode</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sequential</name>
                  <description>Sequential conversion mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OneShot</name>
                  <description>One-shot conversion mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>


            <field>
              <name>ADMD</name>
              <description>A/D conversion channel select mode</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select</name>
                  <description>Select mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Scan</name>
                  <description>Scan mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>ADM2</name>
          <description>A/D mode register 2</description>
          <addressOffset>0x004</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xEA</resetMask>

          <fields>
            <field>
              <name>CHRDE</name>
              <description>output CH number in A/D conversion result in Scan mode</description>
              <bitRange>[1:1]</bitRange>
            </field>
            
            <field>
              <name>ADRCK</name>
              <description>the upper limit and lower limit conversion result values</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>ADREFM</name>
              <bitRange>[5:5]</bitRange>
              <description>Selection of the - side reference voltage of A/D converter</description>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VSS</name>
                  <description>Supplied from VSS </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVREFM</name>
                  <description>Supplied from AVREFM</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>ADREFP</name>
              <description>Selection of the + side reference voltage of A/D converter</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDD</name>
                  <description>Supplied from VDD </description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVREFP0</name>
                  <description>Supplied from AVREFP</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AVREFP1</name>
                  <description>Supplied from inside AVREF of A/D</description>
                  <value>0b10</value>
                </enumeratedValue>                
              </enumeratedValues>
            </field>
          </fields>
        </register>
         
        <register>
          <name>ADTRG</name>
          <description>A/D mode register 2</description>
          <addressOffset>0x006</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x33</resetMask>

          <fields>
            <field>
              <name>ADTRS</name>
              <description>A/D hard trigger select </description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>ADTMD</name>
              <description>A/D conversion trigger mode</description>
              <bitRange>[7:6]</bitRange>
            </field>
          </fields>
        </register> 

        <register>
          <name>ADS</name>
          <description>Analog input channel specification register</description>
          <addressOffset>0x008</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xBF</resetMask>
        </register>

        <register>
          <name>ADCR</name>
          <description>12-bit A/D conversion result register</description>
          <addressOffset>0x00E</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0FFF</resetMask>
        </register>

        <register>
          <name>ADCRH</name>
          <description>Higher 8-bit A/D conversion result register</description>
          <alternateRegister>ADCR</alternateRegister>
          <addressOffset>0x00F</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>ADUL</name>
          <description>Conversion result comparison upper limit setting register</description>
          <addressOffset>0x00B</addressOffset>
          <size>8</size>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>ADLL</name>
          <description>Conversion result comparison lower limit setting register</description>
          <addressOffset>0x00A</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>ADTES</name>
          <description>A/D test register</description>
          <addressOffset>0x010</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x07</resetMask>
        </register>

        <register>
          <name>ADFLG</name>
          <description>A/D flag register</description>
          <addressOffset>0x016</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0x1F</resetMask>
        </register>

        <register>
          <name>ADNSMP</name>
          <description>A/D sampling time control register</description>
          <addressOffset>0x00C</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>ADSMPWAIT</name>
          <description>A/D sampling wait control register</description>
          <addressOffset>0x015</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>ADNDIS</name>
          <description>A/D charge/discharge control register</description>
          <addressOffset>0x011</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>PGA0SH</name>
          <description>PGA 0 sample and hold function register</description>
          <addressOffset>0x01E</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x83FF</resetMask>
          <size>16</size>

          <fields>
            <field>
              <name>PGA0SH</name>
              <description>Sample and hold time selection</description>
              <bitRange>[9:0]</bitRange>
            </field>

            <field>
              <name>PGA0SHEN</name>
              <description>Sample and hold function enable control</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- CMP -->
    <peripheral>
      <name>CMP</name>
      <version>1.0</version>
      <description>Comparator</description>
      <groupName>CMP</groupName>
      <baseAddress>0x40043840</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>CMP0</name>
        <description>CMP0 interrupt request</description>
        <value>25</value>
      </interrupt>

      <interrupt>
        <name>CMP1</name>
        <description>CMP1 interrupt request</description>
        <value>26</value>
      </interrupt>

      <registers>
        <register>
          <name>COMPMDR</name>
          <description>Comparator mode setting register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x99</resetMask>

          <fields>
            <field>
              <name>C0ENB</name>
              <description>Comparator 0 operation 1enable</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>C0MON</name>
              <description>Comparator 0 monitor flag</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>C1ENB</name>
              <description>Comparator 1 operation enable</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>C1MON</name>
              <description>Comparator 1 monitor flag</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>COMPFIR</name>
          <description>Comparator filter control register</description>
          <addressOffset>0x001</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>C0FCK</name>
              <description>Comparator 0 filter selection</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>C0EPO</name>
              <description>Comparator 0 edge polarity switching</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>C0EDG</name>
              <description>Comparator 0 edge detection selection</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>C1FCK</name>
              <description>Comparator 1 filter selection</description>
              <bitRange>[5:4]</bitRange>
            </field>

            <field>
              <name>C1EPO</name>
              <description>Comparator 1 edge polarity switching</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>C1EDG</name>
              <description>Comparator 1 edge detection selection</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>COMPOCR</name>
          <description>Comparator output control register</description>
          <addressOffset>0x002</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xF7</resetMask>

          <fields>
            <field>
              <name>C0IE</name>
              <description>Comparator 0 interrupt request enable</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>C0OE</name>
              <description>VOUT0 pin output enable</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>C0OP</name>
              <description>VOUT0 output polarity selection</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>C1IE</name>
              <description>Comparator 1 interrupt request enable</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>C1OE</name>
              <description>VOUT1 pin output enable</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>C1OP</name>
              <description>VOUT1 output polarity selection</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>C1OTWMD</name>
              <description>TIMER WINDOW output mode control bit of comparator 1</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>CVRCTL</name>
          <description>Comparator internal reference voltage control register</description>
          <addressOffset>0x003</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x33</resetMask>

          <fields>
            <field>
              <name>CVRVS0</name>
              <description>Power supply selection bit for internal reference voltage</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>CVRE0</name>
              <description>Control bit for internal reference voltage 0</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>CVRVS1</name>
              <description>Ground selection bit for internal reference voltage</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>CVRE1</name>
              <description>Control bit for internal reference voltage 1</description>
              <bitRange>[5:5]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>C0RVM</name>
          <description>Comparator internal reference voltage select register 0</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register derivedFrom="C0RVM">
          <name>C1RVM</name>
          <description>Comparator internal reference voltage select register 1</description>
          <addressOffset>0x005</addressOffset>
        </register>

        <register>
          <name>CMPSEL0</name>
          <description>Comparator 0 input signal selection control register</description>
          <addressOffset>0x00A</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x83</resetMask>

          <fields>
            <field>
              <name>C0REFS</name>
              <description>Selection of the input signal on the negative side of Comparator 0</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>CMP0SEL</name>
              <description>Selection of the input signal on the positive side of Comparator 0</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>CMPSEL1</name>
          <description>Comparator 1 input signal selection control register</description>
          <addressOffset>0x00B</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xC7</resetMask>

          <fields>
            <field>
              <name>C1REFS</name>
              <description>Selection of the input signal on the negative side of Comparator 1</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>CMP1SEL</name>
              <description>Selection of the input signal on the positive side of Comparator 1</description>
              <bitRange>[7:6]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>CMP0HY</name>
          <description>Comparator 0 input voltage hysteresis control register</description>
          <addressOffset>0x00E</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x33</resetMask>

          <fields>
            <field>
              <name>C0HYSLS</name>
              <description>Selection of the input hysteresis voltage level of Comparator 0</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>C0HYSVS</name>
              <description>Selection of  the input hysteresis voltage of Comparator 0</description>
              <bitRange>[5:4]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>CMP1HY</name>
          <description>Comparator 1 input voltage hysteresis control register</description>
          <addressOffset>0x00F</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x33</resetMask>

          <fields>
            <field>
              <name>C1HYSLS</name>
              <description>Selection of the input hysteresis voltage level of Comparator 1</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>C1HYSVS</name>
              <description>Selection of  the input hysteresis voltage of Comparator 1</description>
              <bitRange>[5:4]</bitRange>
            </field>
          </fields>
        </register>

      </registers>
    </peripheral>

    <!-- PGA -->
    <peripheral>
      <name>PGA</name>
      <version>1.0</version>
      <description>Programmable Gain Amplifier</description>
      <groupName>PGA</groupName>
      <baseAddress>0x40043840</baseAddress>
      <alternatePeripheral>CMP</alternatePeripheral>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x2000</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>PGA0CTL</name>
          <description>PGA 0 control register</description>
          <addressOffset>0x006</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x9F</resetMask>

          <fields>
            <field>
              <name>PGAVG</name>
              <description>Programmable gain amplifier amplification factor selection</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>PGA0R1_N</name>
              <description>Differential or single-ended input selection of the programmable gain amplifier</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>PGA0INHL</name>
              <description>PGA0IN and PGA0GNA input selection of the programmable gain amplifier</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>PGAEN</name>
              <description>Programmable gain amplifier operation control</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <!--
        <register derivedFrom="PGA0CTL">
          <name>PGA1CTL</name>
          <description>PGA 1 control register</description>
          <addressOffset>0x007</addressOffset>
        </register>
        -->

      </registers>
    </peripheral>

    <!-- SCI0 -->
    <peripheral>
      <name>SCI0</name>
      <version>1.0</version>
      <description>Serial Communication Interface 0 with UART, SPI and simplified I2C supported</description>
      <groupName>SCI0</groupName>
      <baseAddress>0x40041000</baseAddress>
      <size>16</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>ST0</name>
        <description>UART0 transmission transfer end or buffer empty</description>
        <value>7</value>
      </interrupt>
      <!--- 
      <interrupt>
        <name>SPI00</name>
        <description>SPI00 transfer end or buffer empty</description>
        <value>7</value>
      </interrupt>

      <interrupt>
        <name>IIC00</name>
        <description>IIC00 transfer end</description>
        <value>7</value>
      </interrupt>
      -->
      <interrupt>
        <name>SR0</name>
        <description>UART0 rerception transfer</description>
        <value>8</value>
      </interrupt>
      <!--- 
      <interrupt>
        <name>SPI01</name>
        <description>SPI01 transfer end or buffer empty</description>
        <value>8</value>
      </interrupt>

      <interrupt>
        <name>IIC01</name>
        <description>IIC01 transfer end</description>
        <value>8</value>
      </interrupt>
      -->
      <interrupt>
        <name>SRE0</name>
        <description>UART0 rerception communication error occurrence</description>
        <value>9</value>
      </interrupt>

      <registers>
        <register>
          <name>SSR00</name>
          <description>Serial status register mn</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0067</resetMask>
          <fields>
            <field>
              <name>OVF</name>
              <description>Overrun error detection flag of channel n</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PEF</name>
              <description>Parity error detection flag of channel n</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>FEF</name>
              <description>Framing error detection flag of channel n</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>BFF</name>
              <description>Buffer register status indication flag of channel n</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TSF</name>
              <description>Communication status indication flag of channel n</description>
              <bitRange>[6:6]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SSR00">
          <name>SSR01</name>
          <description>Serial status register mn</description>
          <addressOffset>0x002</addressOffset>
        </register>

        <register>
          <name>SIR00</name>
          <description>Serial flag clear trigger register mn</description>
          <addressOffset>0x004</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0007</resetMask>
          <fields>
            <field>
              <name>OVCT</name>
              <description>Clear trigger of overrun error flag of channel n</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PECT</name>
              <description>Clear trigger of parity error flag of channel n</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>FECT</name>
              <description>Clear trigger of framing error flag of channel n</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SIR00">
          <name>SIR01</name>
          <description>Serial flag clear trigger register mn</description>
          <addressOffset>0x006</addressOffset>
        </register>

        <register>
          <name>SMR00</name>
          <description>Serial mode register mn</description>
          <addressOffset>0x008</addressOffset>
          <access>read-write</access>
          <resetValue>0x0020</resetValue>
          <resetMask>0xC147</resetMask>
          <fields>
            <field>
              <name>MD</name>
              <description>Setting of operation mode of channel n </description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>SIS</name>
              <description>Controls inversion of level of receive data of channel n in UART mode</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>STS</name>
              <description>Selection of start trigger source</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of transfer clock (fTCLK) of channel n</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SMR00">
          <name>SMR01</name>
          <description>Serial mode register mn</description>
          <addressOffset>0x00A</addressOffset>
        </register>

        <register>
          <name>SCR00</name>
          <description>Serial communication operation setting register mn</description>
          <addressOffset>0x00C</addressOffset>
          <access>read-write</access>
          <resetValue>0x0087</resetValue>
          <resetMask>0xF7BF</resetMask>

          <fields>
            <field>
              <name>DLS</name>
              <description>Setting of data length in SPI and UART modes</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>SLC</name>
              <description>Setting of stop bit in UART mode</description>
              <bitRange>[5:4]</bitRange>
            </field>

            <field>
              <name>DIR</name>
              <description>Selection of data transfer sequence in SPI and UART modes</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PTC</name>
              <description>Setting of parity bit in UART mode</description>
              <bitRange>[9:8]</bitRange>
            </field>

            <field>
              <name>EOC</name>
              <description>Mask control of error interrupt signal (INTSREx (x = 0 to 2))</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>CKP</name>
              <description>Selection of clock phase in SPI mode</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>DAP</name>
              <description>Selection of data phase in SPI mode</description>
              <bitRange>[13:13]</bitRange>
            </field>

            <field>
              <name>RXE</name>
              <description>Reception enable</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>TXE</name>
              <description>Transmission enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SCR00">
          <name>SCR01</name>
          <description>Serial communication operation setting register mn</description>
          <addressOffset>0x00E</addressOffset>
        </register>

        <register>
          <name>SE0</name>
          <description>Serial channel enable status register m</description>
          <addressOffset>0x010</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SE00</name>
              <description>Indication of operation enable/stop status of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SE01</name>
              <description>Indication of operation enable/stop status of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SS0</name>
          <description>Serial channel start register 0</description>
          <addressOffset>0x012</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SS00</name>
              <description>Operation start trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SS01</name>
              <description>Operation start trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>ST0</name>
          <description>Serial channel stop register 0</description>
          <addressOffset>0x014</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>ST00</name>
              <description>Operation stop trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>ST01</name>
              <description>Operation stop trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SPS0</name>
          <description>Serial clock select register 0</description>
          <addressOffset>0x016</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x00FF</resetMask>

          <fields>
            <field>
              <name>PRS00</name>
              <description>Prescaler 0</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>PRS01</name>
              <description>Prescaler 1</description>
              <bitRange>[7:4]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SO0</name>
          <description>Serial output register 0</description>
          <addressOffset>0x018</addressOffset>
          <access>read-write</access>
          <resetValue>0x0F0F</resetValue>
          <resetMask>0x0F0F</resetMask>

          <fields>
            <field>
              <name>SO00</name>
              <description>Serial data output of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SO01</name>
              <description>Serial data output of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>CKO00</name>
              <description>Serial clock output of channel 0</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>CKO01</name>
              <description>Serial clock output of channel 1</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SOE0</name>
          <description>Serial output enable register 0</description>
          <addressOffset>0x01A</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SOE00</name>
              <description>Serial output enable of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SOE01</name>
              <description>Serial output enable of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SOL0</name>
          <description>Serial output level register 0</description>
          <addressOffset>0x020</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0001</resetMask>

          <fields>
            <field>
              <name>SOL00</name>
              <description>Selects inversion of the level of the transmit data of channel n in UART mode</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <dim>2</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>SDR0%s</name>
          <description>Serial data register 0%s</description>
          <addressOffset>0x110</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>SIO00</name>
          <description>SPI data register</description>
          <alternateRegister>SDR00</alternateRegister>
          <addressOffset>0x110</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>SIO01</name>
          <description>SPI data register</description>
          <alternateRegister>SDR01</alternateRegister>
          <addressOffset>0x112</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TXD0</name>
          <description>UART transmit data register</description>
          <alternateRegister>SDR00</alternateRegister>
          <addressOffset>0x110</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>RXD0</name>
          <description>UART receive data register</description>
          <alternateRegister>SDR01</alternateRegister>
          <addressOffset>0x112</addressOffset>
          <size>8</size>
        </register>
      </registers>
    </peripheral>

    <!-- SCI1 -->
    <peripheral>
      <name>SCI1</name>
      <version>1.0</version>
      <description>Serial Communication Interface 1 with UART, SPI and simplified I2C supported</description>
      <groupName>SCI1</groupName>
      <baseAddress>0x40041200</baseAddress>
      <size>16</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>ST1</name>
        <description>UART1 transmission transfer end or buffer empty</description>
        <value>10</value>
      </interrupt>
      <!--- 
      <interrupt>
        <name>SPI10</name>
        <description>SPI10 transfer end or buffer empty</description>
        <value>10</value>
      </interrupt>

      <interrupt>
        <name>IIC10</name>
        <description>IIC10 transfer end</description>
        <value>10</value>
      </interrupt>
      -->
      <interrupt>
        <name>SR1</name>
        <description>UART1 rerception transfer</description>
        <value>11</value>
      </interrupt>
      <!--- 
      <interrupt>
        <name>SPI11</name>
        <description>SPI11 transfer end or buffer empty</description>
        <value>11</value>
      </interrupt>

      <interrupt>
        <name>IIC11</name>
        <description>IIC11 transfer end</description>
        <value>11</value>
      </interrupt>
      -->
      <interrupt>
        <name>SRE1</name>
        <description>UART1 rerception communication error occurrence</description>
        <value>12</value>
      </interrupt>

      <registers>
        <register>
          <name>SSR10</name>
          <description>Serial status register mn</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0067</resetMask>
          <fields>
            <field>
              <name>OVF</name>
              <description>Overrun error detection flag of channel n</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PEF</name>
              <description>Parity error detection flag of channel n</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>FEF</name>
              <description>Framing error detection flag of channel n</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>BFF</name>
              <description>Buffer register status indication flag of channel n</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TSF</name>
              <description>Communication status indication flag of channel n</description>
              <bitRange>[6:6]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SSR10">
          <name>SSR11</name>
          <description>Serial status register mn</description>
          <addressOffset>0x002</addressOffset>
        </register>

        <register>
          <name>SIR10</name>
          <description>Serial flag clear trigger register mn</description>
          <addressOffset>0x004</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0007</resetMask>
          <fields>
            <field>
              <name>OVCT</name>
              <description>Clear trigger of overrun error flag of channel n</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PECT</name>
              <description>Clear trigger of parity error flag of channel n</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>FECT</name>
              <description>Clear trigger of framing error flag of channel n</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SIR10">
          <name>SIR11</name>
          <description>Serial flag clear trigger register mn</description>
          <addressOffset>0x006</addressOffset>
        </register>

        <register>
          <name>SMR10</name>
          <description>Serial mode register mn</description>
          <addressOffset>0x008</addressOffset>
          <access>read-write</access>
          <resetValue>0x0020</resetValue>
          <resetMask>0xC147</resetMask>
          <fields>
            <field>
              <name>MD</name>
              <description>Setting of operation mode of channel n </description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>SIS</name>
              <description>Controls inversion of level of receive data of channel n in UART mode</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>STS</name>
              <description>Selection of start trigger source</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of transfer clock (fTCLK) of channel n</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SMR10">
          <name>SMR11</name>
          <description>Serial mode register mn</description>
          <addressOffset>0x00A</addressOffset>
        </register>

        <register>
          <name>SCR10</name>
          <description>Serial communication operation setting register mn</description>
          <addressOffset>0x00C</addressOffset>
          <access>read-write</access>
          <resetValue>0x0087</resetValue>
          <resetMask>0xF7BF</resetMask>

          <fields>
            <field>
              <name>DLS</name>
              <description>Setting of data length in SPI and UART modes</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>SLC</name>
              <description>Setting of stop bit in UART mode</description>
              <bitRange>[5:4]</bitRange>
            </field>

            <field>
              <name>DIR</name>
              <description>Selection of data transfer sequence in SPI and UART modes</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PTC</name>
              <description>Setting of parity bit in UART mode</description>
              <bitRange>[9:8]</bitRange>
            </field>

            <field>
              <name>EOC</name>
              <description>Mask control of error interrupt signal (INTSREx (x = 0 to 2))</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>CKP</name>
              <description>Selection of clock phase in SPI mode</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>DAP</name>
              <description>Selection of data phase in SPI mode</description>
              <bitRange>[13:13]</bitRange>
            </field>

            <field>
              <name>RXE</name>
              <description>Reception enable</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>TXE</name>
              <description>Transmission enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SCR10">
          <name>SCR11</name>
          <description>Serial communication operation setting register mn</description>
          <addressOffset>0x00E</addressOffset>
        </register>

        <register>
          <name>SE1</name>
          <description>Serial channel enable status register 1</description>
          <addressOffset>0x010</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SE10</name>
              <description>Indication of operation enable/stop status of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SE11</name>
              <description>Indication of operation enable/stop status of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SS1</name>
          <description>Serial channel start register 1</description>
          <addressOffset>0x012</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SS10</name>
              <description>Operation start trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SS11</name>
              <description>Operation start trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>ST1</name>
          <description>Serial channel stop register 1</description>
          <addressOffset>0x014</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>ST10</name>
              <description>Operation stop trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>ST11</name>
              <description>Operation stop trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SPS1</name>
          <description>Serial clock select register 1</description>
          <addressOffset>0x016</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x00FF</resetMask>

          <fields>
            <field>
              <name>PRS10</name>
              <description>Prescaler 0</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>PRS11</name>
              <description>Prescaler 1</description>
              <bitRange>[7:4]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SO1</name>
          <description>Serial output register 1</description>
          <addressOffset>0x018</addressOffset>
          <access>read-write</access>
          <resetValue>0x0F0F</resetValue>
          <resetMask>0x0F0F</resetMask>

          <fields>
            <field>
              <name>SO10</name>
              <description>Serial data output of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SO11</name>
              <description>Serial data output of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>CKO10</name>
              <description>Serial clock output of channel 0</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>CKO11</name>
              <description>Serial clock output of channel 1</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SOE1</name>
          <description>Serial output enable register 1</description>
          <addressOffset>0x01A</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SOE10</name>
              <description>Serial output enable of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SOE11</name>
              <description>Serial output enable of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SOL1</name>
          <description>Serial output level register 1</description>
          <addressOffset>0x020</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0001</resetMask>

          <fields>
            <field>
              <name>SOL10</name>
              <description>Selects inversion of the level of the transmit data of channel n in UART mode</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <dim>2</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>SDR1%s</name>
          <description>Serial data register 1%s</description>
          <addressOffset>0x110</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>SIO10</name>
          <description>SPI data register</description>
          <alternateRegister>SDR10</alternateRegister>
          <addressOffset>0x110</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>SIO11</name>
          <description>SPI data register</description>
          <alternateRegister>SDR11</alternateRegister>
          <addressOffset>0x112</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TXD1</name>
          <description>UART transmit data register</description>
          <alternateRegister>SDR10</alternateRegister>
          <addressOffset>0x110</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>RXD1</name>
          <description>UART receive data register</description>
          <alternateRegister>SDR11</alternateRegister>
          <addressOffset>0x112</addressOffset>
          <size>8</size>
        </register>
      </registers>
    </peripheral>

    <!-- SCI2 -->
    <peripheral>
      <name>SCI2</name>
      <version>1.0</version>
      <description>Serial Communication Interface 2 with UART, SPI and simplified I2C supported</description>
      <groupName>SCI2</groupName>
      <baseAddress>0x40041400</baseAddress>
      <size>16</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>ST2</name>
        <description>UART2 transmission transfer end or buffer empty</description>
        <value>13</value>
      </interrupt>

      <!--- 
      <interrupt>
        <name>SPI20</name>
        <description>SPI20 transfer end or buffer empty</description>
        <value>13</value>
      </interrupt>

      <interrupt>
        <name>IIC20</name>
        <description>IIC20 transfer end</description>
        <value>13</value>
      </interrupt>
      -->
      <interrupt>
        <name>SR2</name>
        <description>UART2 rerception transfer</description>
        <value>14</value>
      </interrupt>

      <!--- 
      <interrupt>
        <name>SPI21</name>
        <description>SPI21 transfer end or buffer empty</description>
        <value>14</value>
      </interrupt>

      <interrupt>
        <name>IIC21</name>
        <description>IIC21 transfer end</description>
        <value>14</value>
      </interrupt>
      -->
      <interrupt>
        <name>SRE2</name>
        <description>UART2 rerception communication error occurrence</description>
        <value>15</value>
      </interrupt>

      <registers>
        <register>
          <name>SSR20</name>
          <description>Serial status register mn</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0067</resetMask>
          <fields>
            <field>
              <name>OVF</name>
              <description>Overrun error detection flag of channel n</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PEF</name>
              <description>Parity error detection flag of channel n</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>FEF</name>
              <description>Framing error detection flag of channel n</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>BFF</name>
              <description>Buffer register status indication flag of channel n</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TSF</name>
              <description>Communication status indication flag of channel n</description>
              <bitRange>[6:6]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SSR20">
          <name>SSR21</name>
          <description>Serial status register mn</description>
          <addressOffset>0x002</addressOffset>
        </register>

        <register>
          <name>SIR20</name>
          <description>Serial flag clear trigger register mn</description>
          <addressOffset>0x004</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0007</resetMask>
          <fields>
            <field>
              <name>OVCT</name>
              <description>Clear trigger of overrun error flag of channel n</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PECT</name>
              <description>Clear trigger of parity error flag of channel n</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>FECT</name>
              <description>Clear trigger of framing error flag of channel n</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SIR20">
          <name>SIR21</name>
          <description>Serial flag clear trigger register mn</description>
          <addressOffset>0x006</addressOffset>
        </register>

        <register>
          <name>SMR20</name>
          <description>Serial mode register mn</description>
          <addressOffset>0x008</addressOffset>
          <access>read-write</access>
          <resetValue>0x0020</resetValue>
          <resetMask>0xC147</resetMask>
          <fields>
            <field>
              <name>MD</name>
              <description>Setting of operation mode of channel n </description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>SIS</name>
              <description>Controls inversion of level of receive data of channel n in UART mode</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>STS</name>
              <description>Selection of start trigger source</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>CCS</name>
              <description>Selection of transfer clock (fTCLK) of channel n</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>CKS</name>
              <description>Selection of operation clock (fMCK) of channel n</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SMR20">
          <name>SMR21</name>
          <description>Serial mode register mn</description>
          <addressOffset>0x00A</addressOffset>
        </register>

        <register>
          <name>SCR20</name>
          <description>Serial communication operation setting register mn</description>
          <addressOffset>0x00C</addressOffset>
          <access>read-write</access>
          <resetValue>0x0087</resetValue>
          <resetMask>0xF7BF</resetMask>

          <fields>
            <field>
              <name>DLS</name>
              <description>Setting of data length in SPI and UART modes</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>SLC</name>
              <description>Setting of stop bit in UART mode</description>
              <bitRange>[5:4]</bitRange>
            </field>

            <field>
              <name>DIR</name>
              <description>Selection of data transfer sequence in SPI and UART modes</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PTC</name>
              <description>Setting of parity bit in UART mode</description>
              <bitRange>[9:8]</bitRange>
            </field>

            <field>
              <name>EOC</name>
              <description>Mask control of error interrupt signal (INTSREx (x = 0 to 2))</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>CKP</name>
              <description>Selection of clock phase in SPI mode</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>DAP</name>
              <description>Selection of data phase in SPI mode</description>
              <bitRange>[13:13]</bitRange>
            </field>

            <field>
              <name>RXE</name>
              <description>Reception enable</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>TXE</name>
              <description>Transmission enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="SCR20">
          <name>SCR21</name>
          <description>Serial communication operation setting register mn</description>
          <addressOffset>0x00E</addressOffset>
        </register>

        <register>
          <name>SE2</name>
          <description>Serial channel enable status register 2</description>
          <addressOffset>0x010</addressOffset>
          <access>read-only</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SE20</name>
              <description>Indication of operation enable/stop status of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SE21</name>
              <description>Indication of operation enable/stop status of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SS2</name>
          <description>Serial channel start register 2</description>
          <addressOffset>0x012</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SS20</name>
              <description>Operation start trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SS21</name>
              <description>Operation start trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>ST2</name>
          <description>Serial channel stop register 2</description>
          <addressOffset>0x014</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>ST20</name>
              <description>Operation stop trigger of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>ST21</name>
              <description>Operation stop trigger of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SPS2</name>
          <description>Serial clock select register 0</description>
          <addressOffset>0x016</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x00FF</resetMask>

          <fields>
            <field>
              <name>PRS20</name>
              <description>Prescaler 0</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>PRS21</name>
              <description>Prescaler 1</description>
              <bitRange>[7:4]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SO2</name>
          <description>Serial output register 0</description>
          <addressOffset>0x018</addressOffset>
          <access>read-write</access>
          <resetValue>0x0F0F</resetValue>
          <resetMask>0x0F0F</resetMask>

          <fields>
            <field>
              <name>SO20</name>
              <description>Serial data output of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SO21</name>
              <description>Serial data output of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>CKO20</name>
              <description>Serial clock output of channel 0</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>CKO11</name>
              <description>Serial clock output of channel 1</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SOE2</name>
          <description>Serial output enable register 2</description>
          <addressOffset>0x01A</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0003</resetMask>

          <fields>
            <field>
              <name>SOE20</name>
              <description>Serial output enable of channel 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SOE21</name>
              <description>Serial output enable of channel 1</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SOL2</name>
          <description>Serial output level register 2</description>
          <addressOffset>0x020</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0001</resetMask>

          <fields>
            <field>
              <name>SOL20</name>
              <description>Selects inversion of the level of the transmit data of channel n in UART mode</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <dim>2</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>0-1</dimIndex>
          <name>SDR2%s</name>
          <description>Serial data register 2%s</description>
          <addressOffset>0x110</addressOffset>
          <access>read-write</access>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>SIO20</name>
          <description>SPI data register</description>
          <alternateRegister>SDR20</alternateRegister>
          <addressOffset>0x110</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>SIO21</name>
          <description>SPI data register</description>
          <alternateRegister>SDR21</alternateRegister>
          <addressOffset>0x112</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>TXD2</name>
          <description>UART transmit data register</description>
          <alternateRegister>SDR20</alternateRegister>
          <addressOffset>0x110</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>RXD2</name>
          <description>UART receive data register</description>
          <alternateRegister>SDR21</alternateRegister>
          <addressOffset>0x112</addressOffset>
          <size>8</size>
        </register>
      </registers>
    </peripheral>

    <!-- SPIHS0 -->
    <peripheral>
      <name>SPIHS0</name>
      <version>1.0</version>
      <description>Serial Interface SPI0</description>
      <groupName>SPIHS0</groupName>
      <baseAddress>0x40042400</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <!--
      <interrupt>
        <name>SPI0</name>
        <description>SPI0 interrupt request</description>
        <value>41</value>
      </interrupt>
      -->

      <registers>
        <register>
          <name>SPIM0</name>
          <description>SPI mode control register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFE</resetMask>

          <fields>
            <field>
              <name>RECMD</name>
              <description>Receive mode selection</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>DLS</name>
              <description>data length control</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>INTMD</name>
              <description>interrupt source select</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>DIR</name>
              <description>MSB of LSB mode select</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>NSSE</name>
              <description>NSS pin enable</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TRMD</name>
              <description>Transfer and Receive mode</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>SPIE</name>
              <description>SPI operation enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SPIC0</name>
          <description>SPI control register</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x1F</resetMask>

          <fields>
            <field>
              <name>CKS</name>
              <description>Operation clock control</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>DAP</name>
              <description>Selection of data phase for SPI</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKP</name>
              <description>Selection of clock phase for SPI</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>SDRO0</name>
          <description>Data buffer of transmission</description>
          <addressOffset>0x008</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>SDRI0</name>
          <description>Data buffer of reception</description>
          <addressOffset>0x00C</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>SPIS0</name>
          <description>SPI status register</description>
          <addressOffset>0x010</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x03</resetMask>

          <fields>
            <field>
              <name>SPTF</name>
              <description>SPI transmission status flag</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SDRIF</name>
              <description>Receive buffer non-empty flag</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- SPIHS1 -->
    <peripheral>
      <name>SPIHS1</name>
      <version>1.0</version>
      <description>Serial Interface SPI1</description>
      <groupName>SPIHS1</groupName>
      <baseAddress>0x40042800</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <!--
      <interrupt>
        <name>SPI1</name>
        <description>SPI1 interrupt request</description>
        <value>44</value>
      </interrupt>
      -->

      <registers>
        <register>
          <name>SPIM1</name>
          <description>SPI mode control register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFE</resetMask>

          <fields>
            <field>
              <name>RECMD</name>
              <description>Receive mode selection</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>DLS</name>
              <description>data length control</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>INTMD</name>
              <description>interrupt source select</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>DIR</name>
              <description>MSB of LSB mode select</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>NSSE</name>
              <description>NSS pin enable</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TRMD</name>
              <description>Transfer and Receive mode</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>SPIE</name>
              <description>SPI operation enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SPIC1</name>
          <description>SPI control register</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x1F</resetMask>

          <fields>
            <field>
              <name>CKS</name>
              <description>Operation clock control</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>DAP</name>
              <description>Selection of data phase for SPI</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>CKP</name>
              <description>Selection of clock phase for SPI</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>SDRO1</name>
          <description>Data buffer of transmission</description>
          <addressOffset>0x008</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>SDRI1</name>
          <description>Data buffer of reception</description>
          <addressOffset>0x00C</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>SPIS1</name>
          <description>SPI status register</description>
          <addressOffset>0x010</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x03</resetMask>

          <fields>
            <field>
              <name>SPTF</name>
              <description>SPI transmission status flag</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SDRIF</name>
              <description>Receive buffer non-empty flag</description>
              <bitRange>[1:1]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- IICA0 -->
    <peripheral>
      <name>IICA0</name>
      <version>1.0</version>
      <description>Serial Interface I2C with multimaster and wakeup supported</description>
      <groupName>IICA0</groupName>
      <baseAddress>0x40041A30</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>IICA0</name>
        <description>IICA0 interrupt request</description>
        <value>16</value>
      </interrupt>

      <registers>
        <register>
          <name>IICCTL00</name>
          <description>IICA0 control register 0</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>SPT</name>
              <description>Stop condition trigger</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>STT</name>
              <description>Start condition trigger</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>ACKE</name>
              <description>Acknowledgment control</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>WTIM</name>
              <description>Control of wait and interrupt request generation</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>SPIE</name>
              <description>Enable generation of interrupt request when stop condition is detected</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>WREL</name>
              <description>Wait cancellation</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>LREL</name>
              <description>Exit from communications</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>IICE</name>
              <description>I2C operation enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>IICCTL01</name>
          <description>IICA0 control register 1</description>
          <addressOffset>0x001</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xBD</resetMask>

          <fields>
            <field>
              <name>PRS</name>
              <description>Operation clock (fMCK) contro</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>DFC</name>
              <description>Digital filter operation control</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>SMC</name>
              <description>Operation mode switching</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>DAD</name>
              <description>Detection of SDAAn pin level (valid only when IICEn = 1)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>CLD</name>
              <description>Detection of SCLAn pin level (valid only when IICEn = 1)</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>WUP</name>
              <description>Control of address match wakeup</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>IICWL0</name>
          <description>IICA0 low-level width setting register</description>
          <addressOffset>0x002</addressOffset>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>IICWH0</name>
          <description>IICA0 high-level width setting register</description>
          <addressOffset>0x003</addressOffset>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>SVA0</name>
          <description>Slave address register</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFE</resetMask>
        </register>

        <register>
          <name>IICA0</name>
          <description>IICA0 shift register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>IICS0</name>
          <description>IICA0 status register</description>
          <addressOffset>0x121</addressOffset>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>MSTS</name>
              <description>Master status check flag</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>ALD</name>
              <description>Detection of arbitration loss</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>EXC</name>
              <description>Detection of extension code reception</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>COI</name>
              <description>Detection of matching addresses</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TRC</name>
              <description>Detection of transmit/receive status</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>ACKD</name>
              <description>Detection of acknowledge (ACK)</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>STD</name>
              <description>Detection of start condition</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>SPD</name>
              <description>Detection of stop condition</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>IICF0</name>
          <description>IICA0 flag register</description>
          <addressOffset>0x122</addressOffset>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>STCF</name>
              <description>STT clear flag</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>IICBSY</name>
              <description>I2C bus status flag</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>STCEN</name>
              <description>Initial start enable trigger</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>IICRSV</name>
              <description>Communication reservation function disable bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- IICA1 -->
    <peripheral>
      <name>IICA1</name>
      <version>1.0</version>
      <description>Serial Interface I2C with multimaster and wakeup supported</description>
      <groupName>IICA1</groupName>
      <baseAddress>0x40042E30</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>IICA1</name>
        <description>IICA1 interrupt request</description>
        <value>17</value>
      </interrupt>

      <registers>
        <register>
          <name>IICCTL10</name>
          <description>IICA1 control register 0</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>SPT</name>
              <description>Stop condition trigger</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>STT</name>
              <description>Start condition trigger</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>ACKE</name>
              <description>Acknowledgment control</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>WTIM</name>
              <description>Control of wait and interrupt request generation</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>SPIE</name>
              <description>Enable generation of interrupt request when stop condition is detected</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>WREL</name>
              <description>Wait cancellation</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>LREL</name>
              <description>Exit from communications</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>IICE</name>
              <description>I2C operation enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>IICCTL11</name>
          <description>IICA1 control register 1</description>
          <addressOffset>0x001</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xBD</resetMask>

          <fields>
            <field>
              <name>PRS</name>
              <description>Operation clock (fMCK) contro</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>DFC</name>
              <description>Digital filter operation control</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>SMC</name>
              <description>Operation mode switching</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>DAD</name>
              <description>Detection of SDAAn pin level (valid only when IICEn = 1)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>CLD</name>
              <description>Detection of SCLAn pin level (valid only when IICEn = 1)</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>WUP</name>
              <description>Control of address match wakeup</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>

        <register>
          <name>IICWL1</name>
          <description>IICA1 low-level width setting register</description>
          <addressOffset>0x002</addressOffset>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>IICWH1</name>
          <description>IICA1 high-level width setting register</description>
          <addressOffset>0x003</addressOffset>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>SVA1</name>
          <description>Slave address register</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFE</resetMask>
        </register>

        <register>
          <name>IICA1</name>
          <description>IICA1 shift register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>IICS1</name>
          <description>IICA1 status register</description>
          <addressOffset>0x121</addressOffset>
          <access>read-only</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>MSTS</name>
              <description>Master status check flag</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>ALD</name>
              <description>Detection of arbitration loss</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>EXC</name>
              <description>Detection of extension code reception</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>COI</name>
              <description>Detection of matching addresses</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TRC</name>
              <description>Detection of transmit/receive status</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>ACKD</name>
              <description>Detection of acknowledge (ACK)</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>STD</name>
              <description>Detection of start condition</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>SPD</name>
              <description>Detection of stop condition</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>IICF1</name>
          <description>IICA1 flag register</description>
          <addressOffset>0x122</addressOffset>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>STCF</name>
              <description>STT clear flag</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>IICBSY</name>
              <description>I2C bus status flag</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>STCEN</name>
              <description>Initial start enable trigger</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>

            <field>
              <name>IICRSV</name>
              <description>Communication reservation function disable bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- IRDA -->
    <!-- <peripheral>
      <name>IRDA</name>
      <version>1.0</version>
      <description>IrDA communication module based on Infrared Data Association stardard 1.0</description>
      <groupName>IRDA</groupName>
      <baseAddress>0x400440A0</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x001</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>IRCR</name>
          <description>IrDA control register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFC</resetMask>

          <fields>
            <field>
              <name>IRRXINV</name>
              <description>IrRxD data polarity switching</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>IRTXINV</name>
              <description>IrRxD data polarity switching</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>IRCKS</name>
              <description>IrRxD clock selection</description>
              <bitRange>[6:4]</bitRange>
            </field>

            <field>
              <name>IRE</name>
              <description>IrRxD enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

      </registers>
    </peripheral> -->

    <!-- DMA -->
    <peripheral>
      <name>DMA</name>
      <version>1.0</version>
      <description>Enhanced DMA Controller</description>
      <groupName>DMA</groupName>
      <baseAddress>0x40005000</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <dim>5</dim>
          <dimIncrement>1</dimIncrement>
          <dimIndex>0-4</dimIndex>
          <name>DMAEN%s</name>
          <description>DMA activation enable register %s</description>
          <addressOffset>0x000</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>DMABAR</name>
          <description>DMA base address register</description>
          <addressOffset>0x008</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>

        <register>
          <name>IFPRCR</name>
          <description>DMA Trigger Protect register</description>
          <addressOffset>0x00C</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>

        <register>
          <dim>5</dim>
          <dimIncrement>1</dimIncrement>
          <dimIndex>0-4</dimIndex>
          <name>DMAIF%s</name>
          <description>DMA Trigger enable register %s</description>
          <addressOffset>0x010</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

      </registers>
    </peripheral>

    <!-- DMAVEC -->
    <peripheral>
      <name>DMAVEC</name>
      <version>1.0</version>
      <description>DMA Vector and Control Data Area</description>
      <groupName>DMAVEC</groupName>
      <baseAddress>0x20000000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x2C0</size>
        <usage>registers</usage>
      </addressBlock>

      <!-- DMA VECTOR AREA -->
      <registers>
        <register>
          <dim>64</dim>
          <dimIncrement>1</dimIncrement>
          <name>VEC[%s]</name>
          <description>DMA vector area</description>
          <addressOffset>0x000</addressOffset>
          <size>8</size>
        </register>

        <cluster>
          <dim>40</dim>
          <dimIncrement>16</dimIncrement>
          <name>CTRL[%s]</name>
          <description>DMA control data area</description>
          <addressOffset>0x040</addressOffset>
          <register>
            <name>DMACR</name>
            <description>DMA Control register</description>
            <addressOffset>0x000</addressOffset>
            <size>16</size>
            <fields>
              <field>
                <name>FIFO</name>
                <description>FIFO block transfer control</description>
                <bitRange>[8:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>disable</name>
                    <description>FIFO block transfer disabled</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>enable</name>
                    <description>FIFO block transfer enabled</description>
                    <value>1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SZ</name>
                <description>Transfer Data size selection</description>
                <bitRange>[7:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>BYTE</name>
                    <description>8 bits</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>HALF</name>
                    <description>16 bits</description>
                    <value>1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>WORD</name>
                    <description>32 bits</description>
                    <value>2</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RPTINT</name>
                <description>Enabling/disabling repeat mode interrupts</description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>disable</name>
                    <description>Interrupt generation disabled</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>enable</name>
                    <description>Interrupt generation enabled</description>
                    <value>1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>CHNE</name>
                <description>Enabling/disabling chain transfers</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>disable</name>
                    <description>Chain transfers disabled</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>enable</name>
                    <description>Chain transfers enabled</description>
                    <value>1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAMOD</name>
                <description>Destination address control</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Fixed</name>
                    <description>Fixed</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Incremented</name>
                    <description>Incremented</description>
                    <value>1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SAMOD</name>
                <description>Source address control</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Fixed</name>
                    <description>Fixed</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Incremented</name>
                    <description>Incremented</description>
                    <value>1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RPTSEL</name>
                <description>Repeat area selection</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>destination</name>
                    <description>Transfer destination is the repeat area</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>source</name>
                    <description>Transfer source is the repeat area</description>
                    <value>1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MODE</name>
                <description>Transfer mode selection</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Normal</name>
                    <description>Normal mode</description>
                    <value>0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Repeat</name>
                    <description>Repeat mode</description>
                    <value>1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DMBLS</name>
            <description>DMA Block Size register</description>
            <addressOffset>0x002</addressOffset>
            <size>16</size>
          </register>
          <register>
            <name>DMACT</name>
            <description>DMA Transfer Count register</description>
            <addressOffset>0x004</addressOffset>
            <size>16</size>
          </register>
          <register>
            <name>DMRLD</name>
            <description>DMA Transfer Count Reload register</description>
            <addressOffset>0x006</addressOffset>
            <size>16</size>
          </register>
          <register>
            <name>DMSAR</name>
            <description>DMA Source Address register</description>
            <addressOffset>0x008</addressOffset>
            <size>32</size>
          </register>
          <register>
            <name>DMDAR</name>
            <description>DMA Destination Address register</description>
            <addressOffset>0x00C</addressOffset>
            <size>32</size>
          </register>
        </cluster>
      </registers>
    </peripheral>

    <!-- ELC -->
    <peripheral>
      <name>ELC</name>
      <version>1.0</version>
      <description>Event Link Controller</description>
      <groupName>ELC</groupName>
      <baseAddress>0x40043400</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>ELSELR00</name>
          <description>Event output destination select register 00</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x0F</resetMask>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR01</name>
          <description>Event output destination select register 01</description>
          <addressOffset>0x001</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR02</name>
          <description>Event output destination select register 02</description>
          <addressOffset>0x002</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR03</name>
          <description>Event output destination select register 03</description>
          <addressOffset>0x003</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR04</name>
          <description>Event output destination select register 04</description>
          <addressOffset>0x004</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR05</name>
          <description>Event output destination select register 05</description>
          <addressOffset>0x005</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR06</name>
          <description>Event output destination select register 06</description>
          <addressOffset>0x006</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR07</name>
          <description>Event output destination select register 07</description>
          <addressOffset>0x007</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR08</name>
          <description>Event output destination select register 08</description>
          <addressOffset>0x008</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR09</name>
          <description>Event output destination select register 09</description>
          <addressOffset>0x009</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR10</name>
          <description>Event output destination select register 10</description>
          <addressOffset>0x00A</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR11</name>
          <description>Event output destination select register 11</description>
          <addressOffset>0x00B</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR12</name>
          <description>Event output destination select register 12</description>
          <addressOffset>0x00C</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR13</name>
          <description>Event output destination select register 13</description>
          <addressOffset>0x00D</addressOffset>
        </register>

        <register derivedFrom="ELSELR00">
          <name>ELSELR14</name>
          <description>Event output destination select register 14</description>
          <addressOffset>0x00E</addressOffset>
        </register>

      </registers>
    </peripheral>

    <!-- INT -->
    <peripheral>
      <name>INT</name>
      <version>1.0</version>
      <description>Interrupt Controller</description>
      <groupName>INT</groupName>
      <baseAddress>0x40006000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x200</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <cluster>
          <dim>32</dim>
          <dimIncrement>4</dimIncrement>
          <name>IF[%s]</name>
          <description>Interrupt flag register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000101</resetMask>
          <register>
            <name>IFL</name>
            <description>Interrupt flag register</description>
            <addressOffset>0x000</addressOffset>
            <size>8</size>
          </register>
          <register>
            <name>IFH</name>
            <description>Interrupt flag register</description>
            <addressOffset>0x001</addressOffset>
            <size>8</size>
          </register>
        </cluster>

        <cluster>
          <dim>32</dim>
          <dimIncrement>4</dimIncrement>
          <name>MK[%s]</name>
          <description>Interrupt mask register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0x00000101</resetMask>
          <register>
            <name>MKL</name>
            <description>Interrupt mask register</description>
            <addressOffset>0x000</addressOffset>
            <size>8</size>
          </register>
          <register>
            <name>MKH</name>
            <description>Interrupt mask register</description>
            <addressOffset>0x001</addressOffset>
            <size>8</size>
          </register>
        </cluster>

      </registers>
    </peripheral>

    <!-- INTM -->
    <peripheral>
      <name>INTM</name>
      <version>1.0</version>
      <description>Pin input edge detection</description>
      <groupName>INTM</groupName>
      <baseAddress>0x40045B38</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>INTP0</name>
        <description>INTP0 External interrupt request</description>
        <value>1</value>
      </interrupt>

      <interrupt>
        <name>INTP1</name>
        <description>INTP1 External interrupt request</description>
        <value>2</value>
      </interrupt>

      <interrupt>
        <name>INTP2</name>
        <description>INTP2 External interrupt request</description>
        <value>3</value>
      </interrupt>

      <interrupt>
        <name>INTP3</name>
        <description>INTP3 External interrupt request</description>
        <value>4</value>
      </interrupt>

      <!-- 
      <interrupt>
        <name>INTP4</name>
        <description>INTP0 External interrupt request</description>
        <value>33</value>
      </interrupt>

      <interrupt>
        <name>INTP5</name>
        <description>INTP1 External interrupt request</description>
        <value>34</value>
      </interrupt>

      <interrupt>
        <name>INTP6</name>
        <description>INTP2 External interrupt request</description>
        <value>35</value>
      </interrupt>

      <interrupt>
        <name>INTP7</name>
        <description>INTP3 External interrupt request</description>
        <value>36</value>
      </interrupt>
      -->

      <registers>
        <register>
          <name>EGP0</name>
          <description>External interrupt rising edge enable register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>EGP0</name>
              <description></description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>EGP1</name>
              <description></description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>EGP2</name>
              <description></description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>EGP3</name>
              <description></description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>EGP4</name>
              <description></description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>EGP5</name>
              <description></description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>EGP6</name>
              <description></description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>EGP7</name>
              <description></description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>EGN0</name>
          <description>External interrupt falling edge enable register</description>
          <addressOffset>0x001</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>EGN0</name>
              <description></description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>EGN1</name>
              <description></description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>EGN2</name>
              <description></description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>EGN3</name>
              <description></description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>EGN4</name>
              <description></description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>EGN5</name>
              <description></description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>EGN6</name>
              <description></description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>EGN7</name>
              <description></description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- KEY -->
    <peripheral>
      <name>KEY</name>
      <version>1.0</version>
      <description>Key interrupt</description>
      <groupName>KEY</groupName>
      <baseAddress>0x40044B30</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <interrupt>
        <name>KEY</name>
        <description>KEY return interrupt request</description>
        <value>24</value>
      </interrupt>

      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>KRM</name>
          <description>Key return mode register</description>
          <addressOffset>0x007</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>

    <!-- MISC -->
    <peripheral>
      <name>MISC</name>
      <version>1.0</version>
      <description>Miscellaneous function</description>
      <groupName>MISC</groupName>
      <baseAddress>0x40040470</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>NFEN0</name>
          <description>Noise filter enable register 0</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x15</resetMask>
          <fields>
            <field>
              <name>SNFEN00</name>
              <description>Enable noise filter of RxD0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SNFEN10</name>
              <description>Enable noise filter of RxD1</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>SNFEN20</name>
              <description>Enable noise filter of RxD2</description>
              <bitRange>[4:4]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>NFEN1</name>
          <description>Noise filter enable register 1</description>
          <addressOffset>0x001</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x0F</resetMask>

          <fields>
            <field>
              <name>TNFEN00</name>
              <description>Enable noise filter of TI00</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TNFEN01</name>
              <description>Enable noise filter of TI01</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TNFEN02</name>
              <description>Enable noise filter of TI02</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TNFEN03</name>
              <description>Enable noise filter of TI03</description>
              <bitRange>[3:3]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>NFEN2</name>
          <description>Noise filter enable register 2</description>
          <addressOffset>0x002</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x0F</resetMask>

          <fields>
            <field>
              <name>TNFEN10</name>
              <description>Enable noise filter of TI10</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TNFEN11</name>
              <description>Enable noise filter of TI11</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TNFEN12</name>
              <description>Enable noise filter of TI12</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>TNFEN13</name>
              <description>Enable noise filter of TI13</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TNFEN14</name>
              <description>Enable noise filter of TI14</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>TNFEN15</name>
              <description>Enable noise filter of TI15</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>TNFEN16</name>
              <description>Enable noise filter of TI16</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TNFEN17</name>
              <description>Enable noise filter of TI17</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>ISC</name>
          <description>Input switch control register</description>
          <addressOffset>0x003</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x83</resetMask>

          <fields>
            <field>
              <name>SSIE00</name>
              <description>The slave select input (SS00) of SPI00 is valid</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INVALID</name>
                  <description>The slave select input (SS00) pin is invalid</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VALID</name>
                  <description>The slave select input (SS00) pin is valid</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>ISC1</name>
              <description>The input selection of TI03</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TI03</name>
                  <description>Select TI03 as the input of TI03</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXD0</name>
                  <description>Select RXD0 as the input of TI03</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <field>
              <name>ISC0</name>
              <description>The input selection of INTP0</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTP0</name>
                  <description>Select INTP0 as the input of INTP0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXD0</name>
                  <description>Select RXD0 as the input of INTP0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>TIOS0</name>
          <description>Timer I/O select register 0</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x83</resetMask>
        </register>

        <register>
          <name>TIOS1</name>
          <description>Timer I/O select register 1</description>
          <addressOffset>0x005</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x01</resetMask>
        </register>

        <register>
          <name>RTCCL</name>
          <description>Real-time clock select register</description>
          <addressOffset>0x00C</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xE3</resetMask>
        </register>

      </registers>
    </peripheral>

    <!-- FMC -->
    <peripheral>
      <name>FMC</name>
      <version>1.0</version>
      <description>Flash Memory Controller</description>
      <groupName>FMC</groupName>
      <baseAddress>0x40020000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x400</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>FMC</name>
        <description>Flash erase or write finish</description>
        <value>31</value>
      </interrupt>

      <registers>
        <register>
          <name>FLSTS</name>
          <description>Flash status register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>

          <fields>
            <field>
              <name>OVF</name>
              <description>Flash erase or write operaiton finish</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>EVF</name>
              <description>Flash hardware verification error flag</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>FLOPMD1</name>
          <description>Flash operation mode register 1</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
        </register>

        <register derivedFrom="FLOPMD1">
          <name>FLOPMD2</name>
          <description>Flash operation mode register 2</description>
          <addressOffset>0x008</addressOffset>
        </register>

        <register>
          <name>FLERMD</name>
          <description>Flash erase mode register</description>
          <addressOffset>0x00C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000018</resetMask>
        </register>

        <register>
          <name>FLCERCNT</name>
          <description>Flash chip erase control register</description>
          <addressOffset>0x010</addressOffset>
          <resetMask>0x800001FF</resetMask>
        </register>

        <register>
          <name>FLSERCNT</name>
          <description>Flash sector erase control register</description>
          <addressOffset>0x014</addressOffset>
          <resetMask>0x800001FF</resetMask>
        </register>

        <register>
          <name>FLNVSCNT</name>
          <description>Flash address setup time (Tnvs) control register</description>
          <addressOffset>0x018</addressOffset>
          <resetMask>0x800001FF</resetMask>
        </register>

        <register>
          <name>FLPROCNT</name>
          <description>Flash program control register</description>
          <addressOffset>0x01C</addressOffset>
          <resetMask>0x81FF81FF</resetMask>
        </register>

        <register>
          <name>FLPROT</name>
          <description>Flash protect control register</description>
          <addressOffset>0x020</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
        </register>

        <register>
          <name>FLPRVCNT</name>
          <description>Flash program recovery time (Trcv) control register</description>
          <addressOffset>0x038</addressOffset>
          <resetMask>0x800001FF</resetMask>
        </register>

        <register>
          <name>FLERVCNT</name>
          <description>Flash erase recovery time (Trcv) control register</description>
          <addressOffset>0x03C</addressOffset>
          <resetMask>0x803FF81FF</resetMask>
        </register>
      </registers>
    </peripheral>

    <!-- SAFETY -->
    <peripheral>
      <name>SAF</name>
      <version>1.0</version>
      <description>Flash memory CRC operation function (High-Speed CRC)</description>
      <groupName>SAF</groupName>
      <baseAddress>0x40020100</baseAddress>
      <size>16</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x30000</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>CRC0CTL</name>
          <description>Flash memory CRC control register</description>
          <addressOffset>0x1710</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>

          <fields>
            <field>
              <name>CRC0EN</name>
              <description>Control of high-speed CRC operation</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>FEA</name>
              <description>High-speed CRC operation range</description>
              <bitRange>[6:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>PGCRCL</name>
          <description>Flash memory CRC operation result register</description>
          <addressOffset>0x1712</addressOffset>
          <size>16</size>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>CRCIN</name>
          <description>CRC input register</description>
          <addressOffset>0x232AC</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>CRCD</name>
          <description>CRC data register</description>
          <addressOffset>0x231FA</addressOffset>
          <size>16</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>RPECTL</name>
          <description>RAM parity error control register</description>
          <addressOffset>0x325</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0x81</resetMask>

          <fields>
            <!-- RPEF: Parity error status flag -->
            <field>
              <name>RPEF</name>
              <description>Parity error status flag</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NoError</name>
                  <description>No parity error has occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error</name>
                  <description>Parity error has occurred</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- RPERDIS: Disable RAM parity error reset -->
            <field>
              <name>RPERDIS</name>
              <description>Disable RAM parity error reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable parity error reset </description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable parity error reset </description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>

        <register>
          <name>SFRGD</name>
          <description>SFR guard control register</description>
          <addressOffset>0x20378</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0x0F</resetMask>
        </register>

      </registers>
    </peripheral>

    <!-- QSPI -->
    <peripheral>
      <name>QSPI</name>
      <version>1.0</version>
      <description>QSPI communication module</description>
      <groupName>QSPI</groupName>
      <baseAddress>0x64000000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>SFMSMD</name>
          <description>Transfer Mode Control Register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00001FF7</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMRM</name>
              <description>Serial interface read mode select</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>SFMSE</name>
              <description>QSSL extension function select after SPI bus access</description>
              <bitRange>[5:4]</bitRange>
            </field>

            <field>
              <name>SFMPFE</name>
              <description>Prefetch function select</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>SFMPAE</name>
              <description>Function select for stopping prefetch at locations other than on byte boundaries</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>SFMMD3</name>
              <description>SPI mode select. An initial value is determined by input to CFGMD3</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>SFMOEX</name>
              <description>Extension select for the I/O buffer output enable signal for the serial interface</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>SFMOHW</name>
              <description>Hold time adjustment for serial transmission</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>SFMOSW</name>
              <description>Setup time adjustment for serial transmission</description>
              <bitRange>[11:11]</bitRange>
            </field>

            <field>
              <name>SFMCCE</name>
              <description>Read instruction code select</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMSSC</name>
          <description>Chip Selection Control Register</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000001F</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMSW</name>
              <description>Minimum high-level width select for QSSL signal</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>SFMSHD</name>
              <description>QSSL signal release timing select</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>SFMSLD</name>
              <description>QSSL signal output timing select</description>
              <bitRange>[5:5]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMSKC</name>
          <description>Clock Control Register</description>
          <addressOffset>0x008</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000003F</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMDV</name>
              <description>Serial interface reference cycle select</description>
              <bitRange>[4:0]</bitRange>
            </field>

            <field>
              <name>SFMDTY</name>
              <description>Duty ratio correction function select for the QSPCLK signal</description>
              <bitRange>[5:5]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMSST</name>
          <description>Status Register</description>
          <addressOffset>0x00C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000DF</resetMask>
          <access>read-only</access>
          <size>32</size>

          <fields>
            <field>
              <name>PFCNT</name>
              <description>Number of bytes of prefetched data</description>
              <bitRange>[4:0]</bitRange>
            </field>

            <field>
              <name>PFFUL</name>
              <description>Prefetch buffer state</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>PFOFF</name>
              <description>Prefetch function operation state</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMCOM</name>
          <description>Communication Port Register</description>
          <addressOffset>0x010</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000F</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMD</name>
              <description>Port for direct communication with the SPI bus</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMCMD</name>
          <description>Communication Mode Control Register</description>
          <addressOffset>0x014</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>DCOM</name>
              <description>Mode select for communication with the SPI bus</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMCST</name>
          <description>Communication Status Register</description>
          <addressOffset>0x018</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000081</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>COMBSY</name>
              <description>SPI bus cycle completion state in direct communication</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>EROMR</name>
              <description>ROM access detection status in direct communication mode</description>
              <bitRange>[8:8]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMSIC</name>
          <description>Instruction Code Register</description>
          <addressOffset>0x020</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000000F</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMCIC</name>
              <description>Serial flash instruction code to substitute</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMSAC</name>
          <description>Address Mode Control Register</description>
          <addressOffset>0x024</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000011</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMAS</name>
              <description>Number of address bytes select for the serial interface</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SFM4BC</name>
              <description>Default instruction code select</description>
              <bitRange>[4:4]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMSDC</name>
          <description>Dummy Cycle Control Register</description>
          <addressOffset>0x028</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFCF</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMDN</name>
              <description>Number of dummy cycles select for Fast Read instructions</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>SFMXST</name>
              <description>XIP mode status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>SFMXEN</name>
              <description>XIP mode permission</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>SFMXD</name>
              <description>Mode data for serial flash (control XIP mode)</description>
              <bitRange>[15:8]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMSPC</name>
          <description>SPI Protocol Control Register</description>
          <addressOffset>0x030</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000013</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMSPI</name>
              <description>SPI protocol select</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>SFMSDE</name>
              <description>Minimum time select for input output switch</description>
              <bitRange>[4:4]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMPMD</name>
          <description>Port Control Register</description>
          <addressOffset>0x034</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000004</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>SFMWPL</name>
              <description>WP pin specification</description>
              <bitRange>[2:2]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMCNT1</name>
          <description>External QSPI Address Register</description>
          <addressOffset>0x804</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFC000000</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>QSPI_EXT</name>
              <description>Bank switching address</description>
              <bitRange>[31:26]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMDMA</name>
          <description>External QSPI DMA Transfer Software Trigger Register</description>
          <addressOffset>0x80C</addressOffset>
          <size>32</size>

          <fields>
            <field>
              <name>QSPIDMATRG</name>
              <description>External QSPI DMA Transfer Software Trigger Bit</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SFMCRPT</name>
          <description>External QSPI Crypto Transfer Control Register</description>
          <addressOffset>0x810</addressOffset>
          <size>32</size>

          <fields>
            <field>
              <name>QSPICRPT</name>
              <description>External QSPI Crypto Transfer Enable Bit</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- SSI -->
    <peripheral>
      <name>SSI</name>
      <version>1.0</version>
      <description>Serial Sound Interface</description>
      <groupName>SSI</groupName>
      <baseAddress>0x40090000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x0100</size>
        <usage>registers</usage>
      </addressBlock>

      <!-- 
      <interrupt>
        <name>INTSSIDMART</name>
        <description>INTSSIDMART interrupt request</description>
        <value>50</value>
      </interrupt>

      <interrupt>
        <name>INTSSIDMARX</name>
        <description>INTSSIDMARX interrupt request</description>
        <value>51</value>
      </interrupt>

      <interrupt>
        <name>INTSSIDMATX</name>
        <description>INTSSIDMATX interrupt request</description>
        <value>52</value>
      </interrupt>

      <interrupt>
        <name>INTSSIINTREQ</name>
        <description>INTSSIINTREQ interrupt request</description>
        <value>53</value>
      </interrupt>
      -->

      <registers>
        <register>
          <name>SSICR</name>
          <description>Control Register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x7E3F7FFB</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>REN</name>
              <description>Reception Enable</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TEN</name>
              <description>Transmission Enable</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>MUEN</name>
              <description>Mute Enable</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>CKDV</name>
              <description>Select Bit Clock Division Ratio</description>
              <bitRange>[7:4]</bitRange>
            </field>

            <field>
              <name>DEL</name>
              <description>Select Serial Data Delay</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>PDTA</name>
              <description>Select Placement Data Alignment</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>SDTA</name>
              <description>Select Serial Data Alignment</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>SPDP</name>
              <description>Select Serial Padding Polarity</description>
              <bitRange>[11:11]</bitRange>
            </field>

            <field>
              <name>LRCKP</name>
              <description>Select the Initial Value and Polarity of LR Clock/Frame Synchronization Signal</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>BCKP</name>
              <description>Select Bit Clock Polarity</description>
              <bitRange>[13:13]</bitRange>
            </field>

            <field>
              <name>MST</name>
              <description>Master Enable</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>SWL</name>
              <description>Select System Word Length</description>
              <bitRange>[18:16]</bitRange>
            </field>

            <field>
              <name>DWL</name>
              <description>Select Data Word Length</description>
              <bitRange>[21:19]</bitRange>
            </field>

            <field>
              <name>IIEN</name>
              <description>Idle Mode Interrupt Output Enable</description>
              <bitRange>[25:25]</bitRange>
            </field>

            <field>
              <name>ROIEN</name>
              <description>Receive Overflow Interrupt Output Enable</description>
              <bitRange>[26:26]</bitRange>
            </field>

            <field>
              <name>RUIEN</name>
              <description>Receive Underflow Interrupt Output Enable</description>
              <bitRange>[27:27]</bitRange>
            </field>

            <field>
              <name>TOIEN</name>
              <description>Transmit Overflow Interrupt Output Enable</description>
              <bitRange>[28:28]</bitRange>
            </field>

            <field>
              <name>TUIEN</name>
              <description>Transmit Underflow Interrupt Output Enable</description>
              <bitRange>[29:29]</bitRange>
            </field>

            <field>
              <name>CKS</name>
              <description>Select an Audio Clock for Master Mode Communication</description>
              <bitRange>[30:30]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SSISR</name>
          <description>Status Register</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3E000000</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>IIRQ</name>
              <description>Idle Mode Status Flag</description>
              <bitRange>[25:25]</bitRange>
            </field>

            <field>
              <name>ROIRQ</name>
              <description>Receive Overflow Error Status Flag</description>
              <bitRange>[26:26]</bitRange>
            </field>

            <field>
              <name>RUIRQ</name>
              <description>Receive Underflow Error Status Flag</description>
              <bitRange>[27:27]</bitRange>
            </field>

            <field>
              <name>TOIRQ</name>
              <description>Transmit Overflow Error Status Flag</description>
              <bitRange>[28:28]</bitRange>
            </field>

            <field>
              <name>TUIRQ</name>
              <description>Transmit Underflow Error Status Flag</description>
              <bitRange>[29:29]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SSIFCR</name>
          <description>FIFO Control Register</description>
          <addressOffset>0x010</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x8001080F</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>RFRST</name>
              <description>Receive FIFO Data Register Reset</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TFRST</name>
              <description>Transmit FIFO Data Register Reset</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>RIE</name>
              <description>Receive Data Full Interrupt Output Enable</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>TIE</name>
              <description>Transmit Data Empty Interrupt Output Enable</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>BSW</name>
              <description>Byte Swap Enable</description>
              <bitRange>[11:11]</bitRange>
            </field>

            <field>
              <name>SSIRST</name>
              <description>Software Reset</description>
              <bitRange>[16:16]</bitRange>
            </field>

            <field>
              <name>AUCKE</name>
              <description>AUDIO_MCK Enable in Master Mode Communication</description>
              <bitRange>[31:31]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SSIFSR</name>
          <description>FIFO Status Register</description>
          <addressOffset>0x014</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0F010F01</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>RDF</name>
              <description>Receive Data Full Flag</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>RDC</name>
              <description>Number of Receive FIFO Data Indication Flag</description>
              <bitRange>[11:8]</bitRange>
            </field>

            <field>
              <name>TDE</name>
              <description>Transmit Data Empty Flag</description>
              <bitRange>[15:15]</bitRange>
            </field>

            <field>
              <name>TDC</name>
              <description>Number of Transmit FIFO Data Indication Flag</description>
              <bitRange>[27:24]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SSIFTDR</name>
          <description>Transmit FIFO Data Register</description>
          <addressOffset>0x018</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <size>32</size>
        </register>

        <register>
          <name>SSIFRDR</name>
          <description>Receive FIFO Data Register</description>
          <addressOffset>0x01C</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <size>32</size>
        </register>

        <register>
          <name>SSITDMR</name>
          <description>TDM Mode Register</description>
          <addressOffset>0x020</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000303</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>OMOD</name>
              <description>Audio Format Select</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>LRCONT</name>
              <description>Enable LRCK/FS Continuation</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>BCKASTP</name>
              <description>Enable Stopping BCK Output When SSIE is in Idle Status</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SSISCR</name>
          <description>Status Control Register</description>
          <addressOffset>0x024</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000707</resetMask>
          <size>32</size>

          <fields>
            <field>
              <name>RDFS</name>
              <description>RDF Setting Condition Select</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>TDES</name>
              <description>TDE Setting Condition Select</description>
              <bitRange>[10:8]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- LCDB -->
    <peripheral>
      <name>LCDB</name>
      <version>1.0</version>
      <description>LCD Bus Interface</description>
      <groupName>LCDB</groupName>
      <baseAddress>0x40045400</baseAddress>
      <size>8</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x0100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>LBCTL</name>
          <description>LCD Bus Interface mode register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
          <size>8</size>

          <fields>
            <field>
              <name>BYF</name>
              <description>Data register busy flag</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>TPF</name>
              <description>Flag of transfer in progress on external bus interface</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>TCIS</name>
              <description>INTLCDB (DMA trigger) generation control bit</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>LBC</name>
              <description>Internal clock (SPCLK) selection</description>
              <bitRange>[5:4]</bitRange>
            </field>

            <field>
              <name>IMD</name>
              <description>Mode of external bus interface access selection</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>EL</name>
              <description>Control the level of signal "E" in mod68 mode</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>LBCYC</name>
          <description>LCB Bus Interface cycle control register</description>
          <addressOffset>0x001</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
          <size>8</size>
        </register>

        <register>
          <name>LBWST</name>
          <description>LCB Bus Interface wait control register</description>
          <addressOffset>0x002</addressOffset>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
          <size>8</size>
        </register>

        <register>
          <name>LBDATA</name>
          <description>LCD Bus Interface data register</description>
          <addressOffset>0x010</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>LBDATAL</name>
          <description>SPI data register</description>
          <alternateRegister>LBDATA</alternateRegister>
          <addressOffset>0x010</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>LBDATAR</name>
          <description>LCD Bus Interface read data register</description>
          <addressOffset>0x012</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <name>LBDATARL</name>
          <description>LCD Bus Interface read data register</description>
          <alternateRegister>LBDATAR</alternateRegister>
          <addressOffset>0x012</addressOffset>
          <size>8</size>
        </register>
      </registers>
    </peripheral>

    <!-- USBF -->
    <peripheral>
      <name>USBF</name>
      <version>1.0</version>
      <description>USB Full Speed Module</description>
      <groupName>USBF</groupName>
      <baseAddress>0x40080000</baseAddress>
      <size>16</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x0500</size>
        <usage>registers</usage>
      </addressBlock>

      <interrupt>
        <name>USBI</name>
        <description>INTUSBI interrupt request</description>
        <value>5</value>
      </interrupt>

      <interrupt>
        <name>USBR</name>
        <description>INTUSBR interrupt request</description>
        <value>6</value>
      </interrupt>

      <!--
      <interrupt>
        <name>D0FIFO</name>
        <description>INTD0FIFO interrupt request</description>
        <value>36</value>
      </interrupt>

      <interrupt>
        <name>D1FIFO</name>
        <description>INTD0FIFO interrupt request</description>
        <value>37</value>
      </interrupt>
      -->

      <registers>
        <register>
          <name>SYSCFG</name>
          <description>System Configuration Control Register</description>
          <addressOffset>0x000</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0579</resetMask>

          <fields>
            <field>
              <name>USBE</name>
              <description>USBFS Operation Enable</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>DMRPU</name>
              <description>D- Line Resistor Control</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>DPRPU</name>
              <description>D+ Line Resistor Control</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>DRPD</name>
              <description>D+/D- Line Resistor Control</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>DCFM</name>
              <description>Controller Function Select</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>CNEN</name>
              <description>CNEN Single-Ended Receiver Enable</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>SCKE</name>
              <description>USB Clock Enable</description>
              <bitRange>[10:10]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SYSSTS0</name>
          <description>System Configuration Status Register 0</description>
          <addressOffset>0x004</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xC047</resetMask>

          <fields>
            <field>
              <name>LNST</name>
              <description>USB Data Line Status Monitor</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>DMRPU</name>
              <description>External ID0 Input Pin Monitor</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>HTACT</name>
              <description>USB Host Sequencer Status Monitor</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>OVCMON</name>
              <description>External USB_OVRCURA/USB_OVRCURB Input Pin Monitor</description>
              <bitRange>[15:14]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>DVSTCTR0</name>
          <description>Device State Control Register 0</description>
          <addressOffset>0x008</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0FF7</resetMask>

          <fields>
            <field>
              <name>RHST</name>
              <description>USB Bus Reset Status</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>UACT</name>
              <description>USB Bus Enable</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>RESUME</name>
              <description>Resume Output</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>USBRST</name>
              <description>USB Bus Reset Output</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>RWUPE</name>
              <description>Wakeup Detection Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>WKUP</name>
              <description>Wakeup Output</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>VBUSEN</name>
              <description>USB_VBUSEN Output Pin Control</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>EXICEN</name>
              <description>USB_EXICEN Output Pin Contro</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>HNPBTOA</name>
              <description>Host Negotiation Protocol (HNP) Control</description>
              <bitRange>[11:11]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>CFIFO</name>
          <description>CFIFO Port Register</description>
          <addressOffset>0x014</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>

        <register>
          <name>CFIFOL</name>
          <description>CFIFO Port Register</description>
          <alternateRegister>CFIFO</alternateRegister>
          <addressOffset>0x014</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>D0FIFO</name>
          <description>D0FIFO Port Register</description>
          <addressOffset>0x018</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>

        <register>
          <name>D0FIFOL</name>
          <description>D0FIFO Port Register</description>
          <alternateRegister>D0FIFO</alternateRegister>
          <addressOffset>0x018</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>D1FIFO</name>
          <description>D1FIFO Port Register</description>
          <addressOffset>0x01C</addressOffset>
          <resetValue>0x0000</resetValue>
        </register>

        <register>
          <name>D1FIFOL</name>
          <description>D1FIFO Port Register</description>
          <alternateRegister>D1FIFO</alternateRegister>
          <addressOffset>0x01C</addressOffset>
          <size>8</size>
        </register>

        <register>
          <name>CFIFOSEL</name>
          <description>CFIFO Port Select Register</description>
          <addressOffset>0x020</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xC52F</resetMask>

          <fields>
            <field>
              <name>CURPIPE</name>
              <description>CFIFO Port Access Pipe Specification</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>ISEL</name>
              <description>CFIFO Port Access Direction When DCP is Selected</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>BIGEND</name>
              <description>CFIFO Port Endian Control</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>MBW</name>
              <description>CFIFO Port Access Bit Width</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>REW</name>
              <description>USB_EXICEN Output Pin Contro</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>RCNT</name>
              <description>Read Count Mode</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>D0FIFOSEL</name>
          <description>D0FIFO Port Select Register</description>
          <addressOffset>0x028</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xF50F</resetMask>

          <fields>
            <field>
              <name>CURPIPE</name>
              <description>FIFO Port Access Pipe Specification</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>BIGEND</name>
              <description>FIFO Port Endian Control</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>MBW</name>
              <description>FIFO Port Access Bit Width</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>DREQE</name>
              <description>DMA/DTC Transfer Request Enable</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>DCLRM</name>
              <description>Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read</description>
              <bitRange>[13:13]</bitRange>
            </field>

            <field>
              <name>REW</name>
              <description>USB_EXICEN Output Pin Contro</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>RCNT</name>
              <description>Read Count Mode</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="D0FIFOSEL">
          <name>D1FIFOSEL</name>
          <description>D1FIFO Port Select Register</description>
          <addressOffset>0x02C</addressOffset>
        </register>

        <register>
          <name>CFIFOCTR</name>
          <description>CFIFO Port Control Register</description>
          <addressOffset>0x022</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xE0FF</resetMask>

          <fields>
            <field>
              <name>DTLN</name>
              <description>Receive Data Length</description>
              <bitRange>[7:0]</bitRange>
            </field>

            <field>
              <name>FRDY</name>
              <description>FIFO Port Ready</description>
              <bitRange>[13:13]</bitRange>
            </field>

            <field>
              <name>BCLR</name>
              <description>CPU Buffer Clear</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>BVAL</name>
              <description>Buffer Memory Valid Flag</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="CFIFOCTR">
          <name>D0FIFOCTR</name>
          <description>D1FIFO Port Control Register</description>
          <addressOffset>0x02A</addressOffset>
        </register>

        <register derivedFrom="CFIFOCTR">
          <name>D1FIFOCTR</name>
          <description>D1FIFO Port Control Register</description>
          <addressOffset>0x02E</addressOffset>
        </register>

        <register>
          <name>INTENB0</name>
          <description>Interrupt Enable Register 0</description>
          <addressOffset>0x030</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFF00</resetMask>

          <fields>
            <field>
              <name>BRDYE</name>
              <description>Buffer Ready Interrupt Enable</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>NRDYE</name>
              <description>Buffer Not Ready Response Interrupt Enable</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>BEMPE</name>
              <description>Buffer Empty Interrupt Enable</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>CTRE</name>
              <description>Control Transfer Stage Transition Interrupt Enable</description>
              <bitRange>[11:11]</bitRange>
            </field>

            <field>
              <name>DVSE</name>
              <description>Device State Transition Interrupt Enable</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>SOFE</name>
              <description>Frame Number Update Interrupt Enable</description>
              <bitRange>[13:13]</bitRange>
            </field>

            <field>
              <name>RSME</name>
              <description>Resume Interrupt Enable</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>VBSE</name>
              <description>VBUS Interrupt Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>INTENB1</name>
          <description>Interrupt Enable Register 1</description>
          <addressOffset>0x032</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xD871</resetMask>

          <fields>
            <field>
              <name>PDDETINTE0</name>
              <description>PDDETINT0 Detection Interrupt Enable</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SACKE</name>
              <description>Setup Transaction Normal Response Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>SIGNE</name>
              <description>Setup Transaction Error Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>EOFERRE</name>
              <description>Setup Transaction Error Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>ATTCHE</name>
              <description>Connection Detection Interrupt Enable</description>
              <bitRange>[11:11]</bitRange>
            </field>

            <field>
              <name>DTCHE</name>
              <description>Disconnection Detection Interrupt Enable</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>BCHGE</name>
              <description>USB Bus Change Interrupt Enable</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>OVRCRE</name>
              <description>Overcurrent Input Change Interrupt Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>BRDYENB</name>
          <description>BRDY Interrupt Enable Register</description>
          <addressOffset>0x036</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x03FF</resetMask>

          <fields>
            <field>
              <name>PIPE0BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PIPE1BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>PIPE2BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>PIPE3BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>PIPE4BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>PIPE5BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>PIPE6BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>PIPE7BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 7</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PIPE8BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 8</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>PIPE9BRDYE</name>
              <description>BRDY Interrupt Enable for Pipe 9</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>NRDYENB</name>
          <description>NRDY Interrupt Enable Register</description>
          <addressOffset>0x038</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x03FF</resetMask>

          <fields>
            <field>
              <name>PIPE0NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PIPE1NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>PIPE2NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>PIPE3NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>PIPE4NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>PIPE5NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>PIPE6NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>PIPE7NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 7</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PIPE8NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 8</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>PIPE9NRDYE</name>
              <description>NRDY Interrupt Enable for Pipe 9</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>BEMPENB</name>
          <description>BEMP Interrupt Enable Register</description>
          <addressOffset>0x03A</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x03FF</resetMask>

          <fields>
            <field>
              <name>PIPE0BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PIPE1BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>PIPE2BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>PIPE3BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>PIPE4BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>PIPE5BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>PIPE6BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>PIPE7BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 7</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PIPE8BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 8</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>PIPE9BEMPE</name>
              <description>BEMP Interrupt Enable for Pipe 9</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>SOFCFG</name>
          <description>SOF Output Configuration Register</description>
          <addressOffset>0x03C</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0150</resetMask>

          <fields>
            <field>
              <name>EDGESTS</name>
              <description>Edge Interrupt Output Status Monitor</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>BRDYM</name>
              <description>BRDY Interrupt Status Clear Timing</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>TRNENSEL</name>
              <description>Transaction-Enabled Time Select</description>
              <bitRange>[8:8]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>INTSTS0</name>
          <description>Interrupt Status Register 0</description>
          <addressOffset>0x040</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>CTSQ</name>
              <description>Control Transfer Stage</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>VALID</name>
              <description>USB Request Reception</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>DVSQ</name>
              <description>Device State</description>
              <bitRange>[6:4]</bitRange>
            </field>

            <field>
              <name>VBSTS</name>
              <description>VBUS Input Status</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>BRDY</name>
              <description>Buffer Ready Interrupt Status</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>NRDY</name>
              <description>Buffer Not Ready Interrupt Status</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>BEMP</name>
              <description>Buffer Empty Interrupt Status</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>CTRT</name>
              <description>Control Transfer Stage Transition Interrupt Status</description>
              <bitRange>[11:11]</bitRange>
            </field>

            <field>
              <name>DVST</name>
              <description>Device State Transition Interrupt Status</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>SOFR</name>
              <description>Frame Number Update Interrupt Status</description>
              <bitRange>[13:13]</bitRange>
            </field>

            <field>
              <name>RESM</name>
              <description>Resume Interrupt Status</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>VBINT</name>
              <description>VBUS Interrupt Status</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>INTSTS1</name>
          <description>Interrupt Status Register 1</description>
          <addressOffset>0x042</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xD871</resetMask>

          <fields>
            <field>
              <name>PDDETINT0</name>
              <description>PDDETINT0 Detection Interrupt Status</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>SACK</name>
              <description>Setup Transaction Normal Response Interrupt Status</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>SIGN</name>
              <description>Setup Transaction Error Interrupt Status</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>EOFERR</name>
              <description>Setup Transaction Error Interrupt Status</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>ATTCH</name>
              <description>Connection Detection Interrupt Status</description>
              <bitRange>[11:11]</bitRange>
            </field>

            <field>
              <name>DTCH</name>
              <description>Disconnection Detection Interrupt Status</description>
              <bitRange>[12:12]</bitRange>
            </field>

            <field>
              <name>BCHG</name>
              <description>USB Bus Change Interrupt Status</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>OVRCR</name>
              <description>Overcurrent Input Change Interrupt Status</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>BRDYSTS</name>
          <description>BRDY Interrupt Status Register</description>
          <addressOffset>0x046</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x03FF</resetMask>

          <fields>
            <field>
              <name>PIPE0BRDY</name>
              <description>BRDY Interrupt Status for Pipe 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PIPE1BRDY</name>
              <description>BRDY Interrupt Status for Pipe 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>PIPE2BRDY</name>
              <description>BRDY Interrupt Status for Pipe 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>PIPE3BRDY</name>
              <description>BRDY Interrupt Status for Pipe 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>PIPE4BRDY</name>
              <description>BRDY Interrupt Status for Pipe 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>PIPE5BRDY</name>
              <description>BRDY Interrupt Status for Pipe 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>PIPE6BRDY</name>
              <description>BRDY Interrupt Status for Pipe 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>PIPE7BRDY</name>
              <description>BRDY Interrupt Status for Pipe 7</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PIPE8BRDY</name>
              <description>BRDY Interrupt Status for Pipe 8</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>PIPE9BRDY</name>
              <description>BRDY Interrupt Status for Pipe 9</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>NRDYSTS</name>
          <description>NRDY Interrupt Status Register</description>
          <addressOffset>0x048</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x03FF</resetMask>

          <fields>
            <field>
              <name>PIPE0NRDY</name>
              <description>NRDY Interrupt Status for Pipe 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PIPE1NRDY</name>
              <description>NRDY Interrupt Status for Pipe 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>PIPE2NRDY</name>
              <description>NRDY Interrupt Status for Pipe 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>PIPE3NRDY</name>
              <description>NRDY Interrupt Status for Pipe 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>PIPE4NRDY</name>
              <description>NRDY Interrupt Status for Pipe 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>PIPE5NRDY</name>
              <description>NRDY Interrupt Status for Pipe 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>PIPE6NRDY</name>
              <description>NRDY Interrupt Status for Pipe 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>PIPE7NRDY</name>
              <description>NRDY Interrupt Status for Pipe 7</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PIPE8NRDY</name>
              <description>NRDY Interrupt Status for Pipe 8</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>PIPE9NRDY</name>
              <description>NRDY Interrupt Status for Pipe 9</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>BEMPSTS</name>
          <description>BEMP Interrupt Status Register</description>
          <addressOffset>0x04A</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x03FF</resetMask>

          <fields>
            <field>
              <name>PIPE0BEMP</name>
              <description>BEMP Interrupt Status for Pipe 0</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>PIPE1BEMP</name>
              <description>BEMP Interrupt Status for Pipe 1</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>PIPE2BEMP</name>
              <description>BEMP Interrupt Status for Pipe 2</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>PIPE3BEMP</name>
              <description>BEMP Interrupt Status for Pipe 3</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>PIPE4BEMP</name>
              <description>BEMP Interrupt Status for Pipe 4</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>PIPE5BEMP</name>
              <description>BEMP Interrupt Status for Pipe 5</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>PIPE6BEMP</name>
              <description>BEMP Interrupt Status for Pipe 6</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>PIPE7BEMP</name>
              <description>BEMP Interrupt Status for Pipe 7</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>PIPE8BEMP</name>
              <description>BEMP Interrupt Status for Pipe 8</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>PIPE9BEMP</name>
              <description>BEMP Interrupt Status for Pipe 9</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>FRMNUM</name>
          <description>Frame Number Register</description>
          <addressOffset>0x04C</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xC7FF</resetMask>

          <fields>
            <field>
              <name>FRNM</name>
              <description>Frame Number</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>

            <field>
              <name>CRCE</name>
              <description>Receive Data Error</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>OVRN</name>
              <description>Overrun/Underrun Detection Status</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>USBREQ</name>
          <description>USB Request Type Register</description>
          <addressOffset>0x054</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>

          <fields>
            <field>
              <name>BMREQUESTTYPE</name>
              <description>Request Type</description>
              <bitRange>[7:0]</bitRange>
            </field>

            <field>
              <name>BREQUEST</name>
              <description>Request</description>
              <bitRange>[15:8]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>USBVAL</name>
          <description>USB Request Value Register</description>
          <addressOffset>0x056</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>USBINDX</name>
          <description>USB Request Index Register</description>
          <addressOffset>0x058</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>USBLENG</name>
          <description>USB Request Length Register</description>
          <addressOffset>0x05A</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
        </register>

        <register>
          <name>DCPCFG</name>
          <description>DCP Configuration Register</description>
          <addressOffset>0x05C</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0090</resetMask>

          <fields>
            <field>
              <name>DIR</name>
              <description>Transfer Direction</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>SHTNAK</name>
              <description>Pipe Disabled at End of Transfer</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>DCPMAXP</name>
          <description>DCP Maximum Packet Size Register</description>
          <addressOffset>0x05E</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xF07F</resetMask>

          <fields>
            <field>
              <name>MXPS</name>
              <description>Maximum Packet Size</description>
              <bitRange>[6:0]</bitRange>
            </field>

            <field>
              <name>DEVSEL</name>
              <description>Device Select</description>
              <bitRange>[15:12]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>DCPCTR</name>
          <description>DCP Control Register</description>
          <addressOffset>0x060</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xC9E3</resetMask>

          <fields>
            <field>
              <name>PID</name>
              <description>Response PID</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>CCPL</name>
              <description>Control Transfer End Enable</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>PBUSY</name>
              <description>Pipe Busy</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>SQMON</name>
              <description>Sequence Toggle Bit Monitor</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>SQSET</name>
              <description>Sequence Toggle Bit Set</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>SQCLR</name>
              <description>Sequence Toggle Bit Clear</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>SUREQCLR</name>
              <description>SUREQ Bit Clear</description>
              <bitRange>[11:11]</bitRange>
            </field>

            <field>
              <name>SUREQ</name>
              <description>Setup Token Transmission</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>BSTS</name>
              <description>Buffer Status</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>PIPESEL</name>
          <description>Pipe Window Select Register</description>
          <addressOffset>0x064</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x000F</resetMask>

          <fields>
            <field>
              <name>PIPESEL</name>
              <description>Pipe Window Select</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>PIPECFG</name>
          <description>Pipe Configuration Register</description>
          <addressOffset>0x068</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xC69F</resetMask>

          <fields>
            <field>
              <name>EPNUM</name>
              <description>Endpoint Number</description>
              <bitRange>[3:0]</bitRange>
            </field>

            <field>
              <name>DIR</name>
              <description>Transfer Direction</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>SHTNAK</name>
              <description>Pipe Disabled at End of Transfer</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>DBLB</name>
              <description>Double Buffer Mode</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>BFRE</name>
              <description>BRDY Interrupt Operation Specification</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>TYPE</name>
              <description>Transfer Type</description>
              <bitRange>[15:14]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>PIPEMAXP</name>
          <description>Pipe Maximum Packet Size Register</description>
          <addressOffset>0x06C</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xF1FF</resetMask>

          <fields>
            <field>
              <name>MXPS</name>
              <description>Maximum Packet Size</description>
              <bitRange>[8:0]</bitRange>
            </field>

            <field>
              <name>DEVSEL</name>
              <description>Device Select</description>
              <bitRange>[15:12]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>PIPEPERI</name>
          <description>Pipe Cycle Control Register</description>
          <addressOffset>0x06E</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x1007</resetMask>

          <fields>
            <field>
              <name>IITV</name>
              <description>Interval Error Detection Interval</description>
              <bitRange>[2:0]</bitRange>
            </field>

            <field>
              <name>IFIS</name>
              <description>Isochronous IN Buffer Flush</description>
              <bitRange>[12:12]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>PIPE1CTR</name>
          <description>PIPE1 Control Registers</description>
          <addressOffset>0x070</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xC7E3</resetMask>

          <fields>
            <field>
              <name>PID</name>
              <description>Response PID</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>PBUSY</name>
              <description>Pipe Busy</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>SQMON</name>
              <description>Sequence Toggle Bit Confirmation</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>SQSET</name>
              <description>Sequence Toggle Bit Set</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>SQCLR</name>
              <description>Sequence Toggle Bit Clear</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>ACLRM</name>
              <description>Auto Buffer Clear Mode</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>ATREPM</name>
              <description>Auto Response Mode</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <field>
              <name>INBUFM</name>
              <description>Transmit Buffer Monitor</description>
              <bitRange>[14:14]</bitRange>
            </field>

            <field>
              <name>BSTS</name>
              <description>Buffer Status</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="PIPE1CTR">
          <name>PIPE2CTR</name>
          <description>PIPE2 Control Registers</description>
          <addressOffset>0x072</addressOffset>
        </register>

        <register derivedFrom="PIPE1CTR">
          <name>PIPE3CTR</name>
          <description>PIPE3 Control Registers</description>
          <addressOffset>0x074</addressOffset>
        </register>

        <register derivedFrom="PIPE1CTR">
          <name>PIPE4CTR</name>
          <description>PIPE4 Control Registers</description>
          <addressOffset>0x076</addressOffset>
        </register>

        <register derivedFrom="PIPE1CTR">
          <name>PIPE5CTR</name>
          <description>PIPE5 Control Registers</description>
          <addressOffset>0x078</addressOffset>
        </register>

        <register>
          <name>PIPE6CTR</name>
          <description>PIPE6 Control Registers</description>
          <addressOffset>0x07A</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x83E3</resetMask>

          <fields>
            <field>
              <name>PID</name>
              <description>Response PID</description>
              <bitRange>[1:0]</bitRange>
            </field>

            <field>
              <name>PBUSY</name>
              <description>Pipe Busy</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>SQMON</name>
              <description>Sequence Toggle Bit Confirmation</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <field>
              <name>SQSET</name>
              <description>Sequence Toggle Bit Set</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>SQCLR</name>
              <description>Sequence Toggle Bit Clear</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>ACLRM</name>
              <description>Auto Buffer Clear Mode</description>
              <bitRange>[9:9]</bitRange>
            </field>

            <field>
              <name>BSTS</name>
              <description>Buffer Status</description>
              <bitRange>[15:15]</bitRange>
            </field>
          </fields>
        </register>

        <register derivedFrom="PIPE6CTR">
          <name>PIPE7CTR</name>
          <description>PIPE7 Control Registers</description>
          <addressOffset>0x07C</addressOffset>
        </register>

        <register derivedFrom="PIPE6CTR">
          <name>PIPE8CTR</name>
          <description>PIPE8 Control Registers</description>
          <addressOffset>0x07E</addressOffset>
        </register>

        <register derivedFrom="PIPE6CTR">
          <name>PIPE9CTR</name>
          <description>PIPE9 Control Registers</description>
          <addressOffset>0x080</addressOffset>
        </register>

        <register>
          <dim>5</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>1-5</dimIndex>
          <name>PIPE%sTRE</name>
          <description>PIPE%s Transaction Counter Enable Register</description>
          <addressOffset>0x090</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0300</resetMask>

          <fields>
            <field>
              <name>TRCLR</name>
              <description>Transaction Counter Clear</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>TRENB</name>
              <description>Transaction Counter Enable</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <dim>5</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>1-5</dimIndex>
          <name>PIPE%sTRN</name>
          <description>PIPE%s Transaction Counter Register</description>
          <addressOffset>0x092</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0xFFFF</resetMask>
          <size>16</size>
        </register>

        <register>
          <dim>6</dim>
          <dimIncrement>2</dimIncrement>
          <dimIndex>0-5</dimIndex>
          <name>DEVADDn%s</name>
          <description>Device Address %s Configuration Register</description>
          <addressOffset>0x0D0</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x00C0</resetMask>
          <size>16</size>
          <fields>
            <field>
              <name>USBSPD</name>
              <description>Transfer Speed of Communication Target Device</description>
              <bitRange>[7:6]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>USBMC</name>
          <description>USB Module Control Register</description>
          <addressOffset>0x0CC</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x0081</resetMask>

          <fields>
            <field>
              <name>VDDUSBE</name>
              <description>USB Reference Power Supply Circuit On/Off Control</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>VDCEN</name>
              <description>USB Regulator On/Off Control</description>
              <bitRange>[7:7]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>USBBCCTRL</name>
          <description>BC Control Register 0</description>
          <addressOffset>0x0B0</addressOffset>
          <resetValue>0x0000</resetValue>
          <resetMask>0x03BF</resetMask>

          <fields>
            <field>
              <name>RPDME0</name>
              <description>D- Pin Pull-Down Control</description>
              <bitRange>[0:0]</bitRange>
            </field>

            <field>
              <name>IDPSRCE0</name>
              <description>D+ Pin IDPSRC Output Control</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>IDMSINKE0</name>
              <description>D- Pin 0.6 V Input Detection (Comparator and Sink) Control</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>VDPSRCE0</name>
              <description>D+ Pin VDPSRC (0.6 V) Output Contro</description>
              <bitRange>[3:3]</bitRange>
            </field>

            <field>
              <name>IDPSINKE0</name>
              <description>D+ Pin 0.6 V Input Detection (Comparator and Sink) Control</description>
              <bitRange>[4:4]</bitRange>
            </field>

            <field>
              <name>VDMSRCE0</name>
              <description>D- Pin VDMSRC (0.6 V) Output Contro</description>
              <bitRange>[5:5]</bitRange>
            </field>

            <field>
              <name>BATCHGE0</name>
              <description>BC (Battery Charger) Function General Enable Control</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <field>
              <name>CHGDETSTS0</name>
              <description>D- Pin 0.6 V Input Detection Status</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <field>
              <name>PDDETSTS0</name>
              <description>D+ Pin 0.6 V Input Detection Status</description>
              <bitRange>[9:9]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!--
    <peripheral>
      <name>CRC</name>
      <version>1.0</version>
      <description>General Purpose CRC</description>
      <groupName>CRC</groupName>
      <baseAddress>0x400432F0</baseAddress>
      <size>16</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>CRCD</name>
          <description>CRC data register</description>
          <addressOffset>0x00A</addressOffset>
          <size>16</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>CRCIN</name>
          <description>CRC input register</description>
          <addressOffset>0x0BC</addressOffset>
          <size>8</size>
          <resetValue>0x00</resetValue>
          <resetMask>0xFF</resetMask>
        </register>

      </registers>
    </peripheral>
    -->

    <!-- DBG -->
    <peripheral>
      <name>DBG</name>
      <version>1.0</version>
      <description>DBG Controller</description>
      <groupName>DBG</groupName>
      <baseAddress>0x4001B000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>DBGSTR</name>
          <description>Debug status register</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x30000000</resetMask>
          <fields>
            <field>
              <name>CDBGPWRUPACK</name>
              <description>DBG Power Up Acknowledgement</description>
              <bitRange>[29:29]</bitRange>
            </field>

            <field>
              <name>CDBGPWRUPREQ</name>
              <description>DBG Power Up Request</description>
              <bitRange>[28:28]</bitRange>
            </field>
          </fields>
        </register>

        <register>
          <name>DBGSTOPCR</name>
          <description>Debug Stop Control register</description>
          <addressOffset>0x004</addressOffset>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01010007</resetMask>
          <fields>
            <field>
              <name>SWDIS</name>
              <description>SWD Disable</description>
              <bitRange>[24:24]</bitRange>
            </field>

            <field>
              <name>RPERMSK</name>
              <description>Mask RAM parity error in debug mode</description>
              <bitRange>[16:16]</bitRange>
            </field>

            <field>
              <name>RESMSK</name>
              <description>Mask internal reset in debug mode</description>
              <bitRange>[2:2]</bitRange>
            </field>

            <field>
              <name>FRZEN1</name>
              <description>Stop Communation family macros when cpu halted</description>
              <bitRange>[1:1]</bitRange>
            </field>

            <field>
              <name>FRZEN0</name>
              <description>Stop Timer family macros when cpu halted</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <!-- TSN -->
    <!--
    <peripheral>
      <name>TSN</name>
      <version>1.0</version>
      <description>Temperature Sensor calibration data</description>
      <groupName>TSN</groupName>
      <baseAddress>0x40021C38</baseAddress>
      <size>8</size>
      <access>read-only</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>TSCDR1</name>
          <description>Temperature Sensor calibration data register1</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetMask>0xFF</resetMask>
        </register>

        <register>
          <name>TSCDR2</name>
          <description>Temperature Sensor calibration data register2</description>
          <addressOffset>0x001</addressOffset>
          <access>read-only</access>
          <resetMask>0xFF</resetMask>
        </register>
      </registers>
    </peripheral>
    -->

    <!-- BGR -->
    <peripheral>
      <name>BGR</name>
      <version>1.0</version>
      <description>Temperature Sensor calibration data</description>
      <groupName>BGR</groupName>
      <baseAddress>0x08500C60</baseAddress>
      <size>16</size>
      <access>read-only</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x008</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>VBG85</name>
          <description>The A/D conversion value of VBGR at 85 degrees and 3.0V reference voltage</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetMask>0xFFFF</resetMask>
        </register>
        <register>
          <name>VBG25</name>
          <description>The A/D conversion value of VBGR at 25 degrees and 3.0V reference voltage</description>
          <addressOffset>0x004</addressOffset>
          <access>read-only</access>
          <resetMask>0xFFFF</resetMask>
        </register>
      </registers>
    </peripheral>

    <!-- TSN -->
    <peripheral>
      <name>TSN</name>
      <version>1.0</version>
      <description>Temperature Sensor calibration data</description>
      <groupName>TSN</groupName>
      <baseAddress>0x08500C68</baseAddress>
      <size>16</size>
      <access>read-only</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x008</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <name>TSN85</name>
          <description>The A/D conversion value of Temperature Sensor at 85 degrees and 3.0V reference voltage</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetMask>0xFFFF</resetMask>
          <dataType>int16_t</dataType>
        </register>
        <register>
          <name>TSN25</name>
          <description>The A/D conversion value of Temperature Sensor at 25 degrees and 3.0V reference voltage</description>
          <addressOffset>0x004</addressOffset>
          <access>read-only</access>
          <resetMask>0xFFFF</resetMask>
          <dataType>int16_t</dataType>
        </register>
      </registers>
    </peripheral>

    <!-- UID -->
    <peripheral>
      <name>UID</name>
      <version>1.0</version>
      <description>128-bit Unique ID</description>
      <groupName>UID</groupName>
      <baseAddress>0x08500E4C</baseAddress>
      <size>32</size>
      <access>read-only</access>

      <addressBlock>
        <offset>0</offset>
        <size>0x080</size>
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>0-3</dimIndex>
          <name>UID%s</name>
          <description>UID word %s</description>
          <addressOffset>0x000</addressOffset>
          <access>read-only</access>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>

  </peripherals>
</device>
