// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _infer_HH_
#define _infer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "tanh.h"
#include "sigmoid.h"
#include "gemvm.h"
#include "gemvm1.h"
#include "hprod.h"
#include "geva_1.h"
#include "LSTM_Top_fadd_32nbkb.h"
#include "infer_Weight0_f.h"
#include "infer_Bias0_f.h"
#include "infer_Weight0_i.h"
#include "infer_Bias0_i.h"
#include "infer_Weight0_c.h"
#include "infer_Bias0_c.h"
#include "infer_Weight0_o.h"
#include "infer_Bias0_o.h"
#include "infer_Bias_lc.h"
#include "infer_gate_f.h"
#include "infer_stat_C.h"
#include "infer_vec_i.h"

namespace ap_rtl {

struct infer : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<3> > res_address0;
    sc_out< sc_logic > res_ce0;
    sc_out< sc_logic > res_we0;
    sc_out< sc_lv<32> > res_d0;
    sc_in< sc_lv<32> > res_q0;
    sc_out< sc_lv<3> > res_address1;
    sc_out< sc_logic > res_ce1;
    sc_out< sc_logic > res_we1;
    sc_out< sc_lv<32> > res_d1;
    sc_in< sc_lv<32> > res_q1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    infer(sc_module_name name);
    SC_HAS_PROCESS(infer);

    ~infer();

    sc_trace_file* mVcdFile;

    infer_Weight0_f* Weight0_f_U;
    infer_Bias0_f* Bias0_f_U;
    infer_Weight0_i* Weight0_i_U;
    infer_Bias0_i* Bias0_i_U;
    infer_Weight0_c* Weight0_c_U;
    infer_Bias0_c* Bias0_c_U;
    infer_Weight0_o* Weight0_o_U;
    infer_Bias0_o* Bias0_o_U;
    infer_Bias_lc* Bias_lc_U;
    infer_gate_f* gate_f_U;
    infer_gate_f* gate_i_U;
    infer_stat_C* stat_C_U;
    infer_stat_C* C_t_U;
    infer_gate_f* gate_o_U;
    infer_stat_C* h_t_U;
    infer_vec_i* vec_i_U;
    infer_stat_C* vec_tmp_U;
    tanh* grp_tanh_fu_550;
    sigmoid* grp_sigmoid_fu_556;
    gemvm* grp_gemvm_fu_562;
    gemvm1* grp_gemvm1_fu_573;
    hprod* grp_hprod_fu_708;
    geva_1* grp_geva_1_fu_715;
    LSTM_Top_fadd_32nbkb<1,5,32,32,32>* LSTM_Top_fadd_32nbkb_U119;
    sc_signal< sc_lv<49> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > Weight0_f_ce0;
    sc_signal< sc_lv<32> > Weight0_f_q0;
    sc_signal< sc_logic > Weight0_f_ce1;
    sc_signal< sc_lv<32> > Weight0_f_q1;
    sc_signal< sc_logic > Bias0_f_ce0;
    sc_signal< sc_lv<32> > Bias0_f_q0;
    sc_signal< sc_logic > Bias0_f_ce1;
    sc_signal< sc_lv<32> > Bias0_f_q1;
    sc_signal< sc_logic > Weight0_i_ce0;
    sc_signal< sc_lv<32> > Weight0_i_q0;
    sc_signal< sc_logic > Weight0_i_ce1;
    sc_signal< sc_lv<32> > Weight0_i_q1;
    sc_signal< sc_logic > Bias0_i_ce0;
    sc_signal< sc_lv<32> > Bias0_i_q0;
    sc_signal< sc_logic > Bias0_i_ce1;
    sc_signal< sc_lv<32> > Bias0_i_q1;
    sc_signal< sc_logic > Weight0_c_ce0;
    sc_signal< sc_lv<32> > Weight0_c_q0;
    sc_signal< sc_logic > Weight0_c_ce1;
    sc_signal< sc_lv<32> > Weight0_c_q1;
    sc_signal< sc_logic > Bias0_c_ce0;
    sc_signal< sc_lv<32> > Bias0_c_q0;
    sc_signal< sc_logic > Bias0_c_ce1;
    sc_signal< sc_lv<32> > Bias0_c_q1;
    sc_signal< sc_logic > Weight0_o_ce0;
    sc_signal< sc_lv<32> > Weight0_o_q0;
    sc_signal< sc_logic > Weight0_o_ce1;
    sc_signal< sc_lv<32> > Weight0_o_q1;
    sc_signal< sc_logic > Bias0_o_ce0;
    sc_signal< sc_lv<32> > Bias0_o_q0;
    sc_signal< sc_logic > Bias0_o_ce1;
    sc_signal< sc_lv<32> > Bias0_o_q1;
    sc_signal< sc_lv<3> > Bias_lc_address0;
    sc_signal< sc_logic > Bias_lc_ce0;
    sc_signal< sc_lv<32> > Bias_lc_q0;
    sc_signal< sc_lv<3> > i_0_0_i_reg_538;
    sc_signal< sc_lv<6> > add_ln136_fu_729_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > add_ln137_fu_746_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<6> > add_ln138_fu_763_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > add_ln139_fu_780_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > add_ln140_fu_797_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<6> > add_ln141_fu_814_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<5> > i_fu_837_p2;
    sc_signal< sc_lv<5> > i_reg_1022;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<11> > sub_ln174_fu_867_p2;
    sc_signal< sc_lv<11> > sub_ln174_reg_1027;
    sc_signal< sc_lv<1> > icmp_ln147_fu_831_p2;
    sc_signal< sc_lv<5> > j_fu_883_p2;
    sc_signal< sc_lv<5> > j_reg_1035;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln174_fu_877_p2;
    sc_signal< sc_lv<7> > j_1_fu_914_p2;
    sc_signal< sc_lv<7> > j_1_reg_1048;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > icmp_ln175_fu_908_p2;
    sc_signal< sc_lv<1> > icmp_ln105_fu_936_p2;
    sc_signal< sc_lv<1> > icmp_ln105_reg_1058;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln105_reg_1058_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln105_reg_1058_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln105_reg_1058_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln105_reg_1058_pp0_iter4_reg;
    sc_signal< sc_lv<3> > res_addr_reg_1067;
    sc_signal< sc_lv<3> > res_addr_reg_1067_pp0_iter1_reg;
    sc_signal< sc_lv<3> > res_addr_reg_1067_pp0_iter2_reg;
    sc_signal< sc_lv<3> > res_addr_reg_1067_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln105_1_fu_954_p2;
    sc_signal< sc_lv<1> > icmp_ln105_1_reg_1072;
    sc_signal< sc_lv<1> > icmp_ln105_1_reg_1072_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln105_1_reg_1072_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln105_1_reg_1072_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln105_1_reg_1072_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln109_1_fu_960_p1;
    sc_signal< sc_lv<64> > zext_ln109_1_reg_1076;
    sc_signal< sc_lv<3> > res_addr_2_reg_1081;
    sc_signal< sc_lv<3> > res_addr_2_reg_1081_pp0_iter1_reg;
    sc_signal< sc_lv<3> > res_addr_2_reg_1081_pp0_iter2_reg;
    sc_signal< sc_lv<3> > res_addr_2_reg_1081_pp0_iter3_reg;
    sc_signal< sc_lv<3> > res_addr_2_reg_1081_pp0_iter4_reg;
    sc_signal< sc_lv<32> > Bias_lc_load_reg_1086;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state48_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state50_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state52_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state54_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state56_pp0_stage1_iter4;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > res_load_reg_1091;
    sc_signal< sc_lv<32> > res_load_1_reg_1101;
    sc_signal< sc_lv<3> > add_ln105_fu_965_p2;
    sc_signal< sc_lv<3> > add_ln105_reg_1106;
    sc_signal< sc_lv<32> > Bias_lc_load_1_reg_1111;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > grp_fu_725_p2;
    sc_signal< sc_lv<32> > tmp9_i_reg_1116;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_1_i_reg_1121;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > grp_gemvm1_fu_573_ap_ready;
    sc_signal< sc_logic > grp_gemvm1_fu_573_ap_done;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_predicate_tran54to57_state48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter3_state54;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<6> > gate_f_address0;
    sc_signal< sc_logic > gate_f_ce0;
    sc_signal< sc_logic > gate_f_we0;
    sc_signal< sc_lv<32> > gate_f_d0;
    sc_signal< sc_lv<32> > gate_f_q0;
    sc_signal< sc_logic > gate_f_ce1;
    sc_signal< sc_lv<32> > gate_f_q1;
    sc_signal< sc_lv<6> > gate_i_address0;
    sc_signal< sc_logic > gate_i_ce0;
    sc_signal< sc_logic > gate_i_we0;
    sc_signal< sc_lv<32> > gate_i_d0;
    sc_signal< sc_lv<32> > gate_i_q0;
    sc_signal< sc_logic > gate_i_ce1;
    sc_signal< sc_lv<32> > gate_i_q1;
    sc_signal< sc_lv<6> > stat_C_address0;
    sc_signal< sc_logic > stat_C_ce0;
    sc_signal< sc_logic > stat_C_we0;
    sc_signal< sc_lv<32> > stat_C_d0;
    sc_signal< sc_lv<32> > stat_C_q0;
    sc_signal< sc_lv<6> > stat_C_address1;
    sc_signal< sc_logic > stat_C_ce1;
    sc_signal< sc_logic > stat_C_we1;
    sc_signal< sc_lv<32> > stat_C_q1;
    sc_signal< sc_lv<6> > C_t_address0;
    sc_signal< sc_logic > C_t_ce0;
    sc_signal< sc_logic > C_t_we0;
    sc_signal< sc_lv<32> > C_t_d0;
    sc_signal< sc_lv<32> > C_t_q0;
    sc_signal< sc_lv<6> > C_t_address1;
    sc_signal< sc_logic > C_t_ce1;
    sc_signal< sc_logic > C_t_we1;
    sc_signal< sc_lv<32> > C_t_d1;
    sc_signal< sc_lv<32> > C_t_q1;
    sc_signal< sc_lv<6> > gate_o_address0;
    sc_signal< sc_logic > gate_o_ce0;
    sc_signal< sc_logic > gate_o_we0;
    sc_signal< sc_lv<32> > gate_o_d0;
    sc_signal< sc_lv<32> > gate_o_q0;
    sc_signal< sc_logic > gate_o_ce1;
    sc_signal< sc_lv<32> > gate_o_q1;
    sc_signal< sc_lv<6> > h_t_address0;
    sc_signal< sc_logic > h_t_ce0;
    sc_signal< sc_logic > h_t_we0;
    sc_signal< sc_lv<32> > h_t_d0;
    sc_signal< sc_lv<32> > h_t_q0;
    sc_signal< sc_lv<6> > h_t_address1;
    sc_signal< sc_logic > h_t_ce1;
    sc_signal< sc_logic > h_t_we1;
    sc_signal< sc_lv<32> > h_t_q1;
    sc_signal< sc_lv<7> > vec_i_address0;
    sc_signal< sc_logic > vec_i_ce0;
    sc_signal< sc_logic > vec_i_we0;
    sc_signal< sc_lv<32> > vec_i_d0;
    sc_signal< sc_lv<32> > vec_i_q0;
    sc_signal< sc_logic > vec_i_ce1;
    sc_signal< sc_lv<32> > vec_i_q1;
    sc_signal< sc_lv<6> > vec_tmp_address0;
    sc_signal< sc_logic > vec_tmp_ce0;
    sc_signal< sc_logic > vec_tmp_we0;
    sc_signal< sc_lv<32> > vec_tmp_d0;
    sc_signal< sc_lv<32> > vec_tmp_q0;
    sc_signal< sc_lv<6> > vec_tmp_address1;
    sc_signal< sc_logic > vec_tmp_ce1;
    sc_signal< sc_logic > vec_tmp_we1;
    sc_signal< sc_lv<32> > vec_tmp_d1;
    sc_signal< sc_lv<32> > vec_tmp_q1;
    sc_signal< sc_logic > grp_tanh_fu_550_ap_start;
    sc_signal< sc_logic > grp_tanh_fu_550_ap_done;
    sc_signal< sc_logic > grp_tanh_fu_550_ap_idle;
    sc_signal< sc_logic > grp_tanh_fu_550_ap_ready;
    sc_signal< sc_lv<6> > grp_tanh_fu_550_res_address0;
    sc_signal< sc_logic > grp_tanh_fu_550_res_ce0;
    sc_signal< sc_logic > grp_tanh_fu_550_res_we0;
    sc_signal< sc_lv<32> > grp_tanh_fu_550_res_d0;
    sc_signal< sc_lv<6> > grp_tanh_fu_550_res_address1;
    sc_signal< sc_logic > grp_tanh_fu_550_res_ce1;
    sc_signal< sc_logic > grp_tanh_fu_550_res_we1;
    sc_signal< sc_lv<32> > grp_tanh_fu_550_res_d1;
    sc_signal< sc_lv<6> > grp_tanh_fu_550_a_address0;
    sc_signal< sc_logic > grp_tanh_fu_550_a_ce0;
    sc_signal< sc_lv<32> > grp_tanh_fu_550_a_q0;
    sc_signal< sc_lv<6> > grp_tanh_fu_550_a_address1;
    sc_signal< sc_logic > grp_tanh_fu_550_a_ce1;
    sc_signal< sc_lv<32> > grp_tanh_fu_550_a_q1;
    sc_signal< sc_logic > grp_sigmoid_fu_556_ap_start;
    sc_signal< sc_logic > grp_sigmoid_fu_556_ap_done;
    sc_signal< sc_logic > grp_sigmoid_fu_556_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_fu_556_ap_ready;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_556_res_address0;
    sc_signal< sc_logic > grp_sigmoid_fu_556_res_ce0;
    sc_signal< sc_logic > grp_sigmoid_fu_556_res_we0;
    sc_signal< sc_lv<32> > grp_sigmoid_fu_556_res_d0;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_556_a_address0;
    sc_signal< sc_logic > grp_sigmoid_fu_556_a_ce0;
    sc_signal< sc_logic > grp_gemvm_fu_562_ap_start;
    sc_signal< sc_logic > grp_gemvm_fu_562_ap_done;
    sc_signal< sc_logic > grp_gemvm_fu_562_ap_idle;
    sc_signal< sc_logic > grp_gemvm_fu_562_ap_ready;
    sc_signal< sc_lv<6> > grp_gemvm_fu_562_res_address0;
    sc_signal< sc_logic > grp_gemvm_fu_562_res_ce0;
    sc_signal< sc_logic > grp_gemvm_fu_562_res_we0;
    sc_signal< sc_lv<32> > grp_gemvm_fu_562_res_d0;
    sc_signal< sc_lv<13> > grp_gemvm_fu_562_a_address0;
    sc_signal< sc_logic > grp_gemvm_fu_562_a_ce0;
    sc_signal< sc_lv<32> > grp_gemvm_fu_562_a_q0;
    sc_signal< sc_lv<13> > grp_gemvm_fu_562_a_address1;
    sc_signal< sc_logic > grp_gemvm_fu_562_a_ce1;
    sc_signal< sc_lv<32> > grp_gemvm_fu_562_a_q1;
    sc_signal< sc_lv<7> > grp_gemvm_fu_562_b_address0;
    sc_signal< sc_logic > grp_gemvm_fu_562_b_ce0;
    sc_signal< sc_lv<7> > grp_gemvm_fu_562_b_address1;
    sc_signal< sc_logic > grp_gemvm_fu_562_b_ce1;
    sc_signal< sc_logic > grp_gemvm1_fu_573_ap_start;
    sc_signal< sc_logic > grp_gemvm1_fu_573_ap_idle;
    sc_signal< sc_lv<3> > grp_gemvm1_fu_573_res_address0;
    sc_signal< sc_logic > grp_gemvm1_fu_573_res_ce0;
    sc_signal< sc_logic > grp_gemvm1_fu_573_res_we0;
    sc_signal< sc_lv<32> > grp_gemvm1_fu_573_res_d0;
    sc_signal< sc_lv<6> > grp_gemvm1_fu_573_b_address0;
    sc_signal< sc_logic > grp_gemvm1_fu_573_b_ce0;
    sc_signal< sc_lv<6> > grp_gemvm1_fu_573_b_address1;
    sc_signal< sc_logic > grp_gemvm1_fu_573_b_ce1;
    sc_signal< sc_logic > grp_hprod_fu_708_ap_start;
    sc_signal< sc_logic > grp_hprod_fu_708_ap_done;
    sc_signal< sc_logic > grp_hprod_fu_708_ap_idle;
    sc_signal< sc_logic > grp_hprod_fu_708_ap_ready;
    sc_signal< sc_lv<6> > grp_hprod_fu_708_res_address0;
    sc_signal< sc_logic > grp_hprod_fu_708_res_ce0;
    sc_signal< sc_logic > grp_hprod_fu_708_res_we0;
    sc_signal< sc_lv<32> > grp_hprod_fu_708_res_d0;
    sc_signal< sc_lv<6> > grp_hprod_fu_708_res_address1;
    sc_signal< sc_logic > grp_hprod_fu_708_res_ce1;
    sc_signal< sc_logic > grp_hprod_fu_708_res_we1;
    sc_signal< sc_lv<32> > grp_hprod_fu_708_res_d1;
    sc_signal< sc_lv<6> > grp_hprod_fu_708_a_address0;
    sc_signal< sc_logic > grp_hprod_fu_708_a_ce0;
    sc_signal< sc_lv<32> > grp_hprod_fu_708_a_q0;
    sc_signal< sc_lv<6> > grp_hprod_fu_708_a_address1;
    sc_signal< sc_logic > grp_hprod_fu_708_a_ce1;
    sc_signal< sc_lv<32> > grp_hprod_fu_708_a_q1;
    sc_signal< sc_lv<6> > grp_hprod_fu_708_b_address0;
    sc_signal< sc_logic > grp_hprod_fu_708_b_ce0;
    sc_signal< sc_lv<32> > grp_hprod_fu_708_b_q0;
    sc_signal< sc_lv<6> > grp_hprod_fu_708_b_address1;
    sc_signal< sc_logic > grp_hprod_fu_708_b_ce1;
    sc_signal< sc_lv<32> > grp_hprod_fu_708_b_q1;
    sc_signal< sc_logic > grp_geva_1_fu_715_ap_start;
    sc_signal< sc_logic > grp_geva_1_fu_715_ap_done;
    sc_signal< sc_logic > grp_geva_1_fu_715_ap_idle;
    sc_signal< sc_logic > grp_geva_1_fu_715_ap_ready;
    sc_signal< sc_lv<6> > grp_geva_1_fu_715_res_address0;
    sc_signal< sc_logic > grp_geva_1_fu_715_res_ce0;
    sc_signal< sc_logic > grp_geva_1_fu_715_res_we0;
    sc_signal< sc_lv<32> > grp_geva_1_fu_715_res_d0;
    sc_signal< sc_lv<32> > grp_geva_1_fu_715_res_q0;
    sc_signal< sc_lv<6> > grp_geva_1_fu_715_res_address1;
    sc_signal< sc_logic > grp_geva_1_fu_715_res_ce1;
    sc_signal< sc_logic > grp_geva_1_fu_715_res_we1;
    sc_signal< sc_lv<32> > grp_geva_1_fu_715_res_d1;
    sc_signal< sc_lv<32> > grp_geva_1_fu_715_res_q1;
    sc_signal< sc_lv<6> > grp_geva_1_fu_715_a_address0;
    sc_signal< sc_logic > grp_geva_1_fu_715_a_ce0;
    sc_signal< sc_lv<32> > grp_geva_1_fu_715_a_q0;
    sc_signal< sc_lv<6> > grp_geva_1_fu_715_a_address1;
    sc_signal< sc_logic > grp_geva_1_fu_715_a_ce1;
    sc_signal< sc_lv<32> > grp_geva_1_fu_715_a_q1;
    sc_signal< sc_lv<6> > phi_ln136_reg_437;
    sc_signal< sc_lv<1> > icmp_ln136_fu_740_p2;
    sc_signal< sc_lv<6> > phi_ln137_reg_448;
    sc_signal< sc_lv<1> > icmp_ln137_fu_757_p2;
    sc_signal< sc_lv<6> > phi_ln138_reg_459;
    sc_signal< sc_lv<1> > icmp_ln138_fu_774_p2;
    sc_signal< sc_lv<6> > phi_ln139_reg_470;
    sc_signal< sc_lv<1> > icmp_ln139_fu_791_p2;
    sc_signal< sc_lv<6> > phi_ln140_reg_481;
    sc_signal< sc_lv<1> > icmp_ln140_fu_808_p2;
    sc_signal< sc_lv<6> > phi_ln141_reg_492;
    sc_signal< sc_lv<1> > icmp_ln141_fu_825_p2;
    sc_signal< sc_lv<5> > i_0_reg_503;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<5> > j_0_reg_514;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<7> > j1_0_reg_526;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<3> > ap_phi_mux_i_0_0_i_phi_fu_542_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_tanh_fu_550_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > grp_sigmoid_fu_556_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > grp_gemvm_fu_562_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > grp_gemvm1_fu_573_ap_start_reg;
    sc_signal< sc_logic > grp_hprod_fu_708_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_logic > grp_geva_1_fu_715_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<64> > zext_ln136_fu_735_p1;
    sc_signal< sc_lv<64> > zext_ln137_fu_752_p1;
    sc_signal< sc_lv<64> > zext_ln138_fu_769_p1;
    sc_signal< sc_lv<64> > zext_ln139_fu_786_p1;
    sc_signal< sc_lv<64> > zext_ln140_fu_803_p1;
    sc_signal< sc_lv<64> > zext_ln141_fu_820_p1;
    sc_signal< sc_lv<64> > zext_ln174_fu_898_p1;
    sc_signal< sc_lv<64> > zext_ln174_1_fu_903_p1;
    sc_signal< sc_lv<64> > zext_ln175_fu_920_p1;
    sc_signal< sc_lv<64> > zext_ln175_1_fu_931_p1;
    sc_signal< sc_lv<64> > zext_ln109_fu_942_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_725_p0;
    sc_signal< sc_lv<32> > grp_fu_725_p1;
    sc_signal< sc_lv<10> > shl_ln_fu_843_p3;
    sc_signal< sc_lv<7> > shl_ln174_1_fu_855_p3;
    sc_signal< sc_lv<11> > zext_ln174_2_fu_851_p1;
    sc_signal< sc_lv<11> > zext_ln174_3_fu_863_p1;
    sc_signal< sc_lv<11> > zext_ln174_4_fu_873_p1;
    sc_signal< sc_lv<11> > add_ln174_fu_889_p2;
    sc_signal< sc_lv<32> > sext_ln174_fu_894_p1;
    sc_signal< sc_lv<7> > add_ln175_fu_925_p2;
    sc_signal< sc_lv<3> > or_ln105_fu_948_p2;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<49> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<49> ap_ST_fsm_state1;
    static const sc_lv<49> ap_ST_fsm_state2;
    static const sc_lv<49> ap_ST_fsm_state3;
    static const sc_lv<49> ap_ST_fsm_state4;
    static const sc_lv<49> ap_ST_fsm_state5;
    static const sc_lv<49> ap_ST_fsm_state6;
    static const sc_lv<49> ap_ST_fsm_state7;
    static const sc_lv<49> ap_ST_fsm_state8;
    static const sc_lv<49> ap_ST_fsm_state9;
    static const sc_lv<49> ap_ST_fsm_state10;
    static const sc_lv<49> ap_ST_fsm_state11;
    static const sc_lv<49> ap_ST_fsm_state12;
    static const sc_lv<49> ap_ST_fsm_state13;
    static const sc_lv<49> ap_ST_fsm_state14;
    static const sc_lv<49> ap_ST_fsm_state15;
    static const sc_lv<49> ap_ST_fsm_state16;
    static const sc_lv<49> ap_ST_fsm_state17;
    static const sc_lv<49> ap_ST_fsm_state18;
    static const sc_lv<49> ap_ST_fsm_state19;
    static const sc_lv<49> ap_ST_fsm_state20;
    static const sc_lv<49> ap_ST_fsm_state21;
    static const sc_lv<49> ap_ST_fsm_state22;
    static const sc_lv<49> ap_ST_fsm_state23;
    static const sc_lv<49> ap_ST_fsm_state24;
    static const sc_lv<49> ap_ST_fsm_state25;
    static const sc_lv<49> ap_ST_fsm_state26;
    static const sc_lv<49> ap_ST_fsm_state27;
    static const sc_lv<49> ap_ST_fsm_state28;
    static const sc_lv<49> ap_ST_fsm_state29;
    static const sc_lv<49> ap_ST_fsm_state30;
    static const sc_lv<49> ap_ST_fsm_state31;
    static const sc_lv<49> ap_ST_fsm_state32;
    static const sc_lv<49> ap_ST_fsm_state33;
    static const sc_lv<49> ap_ST_fsm_state34;
    static const sc_lv<49> ap_ST_fsm_state35;
    static const sc_lv<49> ap_ST_fsm_state36;
    static const sc_lv<49> ap_ST_fsm_state37;
    static const sc_lv<49> ap_ST_fsm_state38;
    static const sc_lv<49> ap_ST_fsm_state39;
    static const sc_lv<49> ap_ST_fsm_state40;
    static const sc_lv<49> ap_ST_fsm_state41;
    static const sc_lv<49> ap_ST_fsm_state42;
    static const sc_lv<49> ap_ST_fsm_state43;
    static const sc_lv<49> ap_ST_fsm_state44;
    static const sc_lv<49> ap_ST_fsm_state45;
    static const sc_lv<49> ap_ST_fsm_state46;
    static const sc_lv<49> ap_ST_fsm_pp0_stage0;
    static const sc_lv<49> ap_ST_fsm_pp0_stage1;
    static const sc_lv<49> ap_ST_fsm_state57;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_2E;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_1C;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_30;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Bias0_c_ce0();
    void thread_Bias0_c_ce1();
    void thread_Bias0_f_ce0();
    void thread_Bias0_f_ce1();
    void thread_Bias0_i_ce0();
    void thread_Bias0_i_ce1();
    void thread_Bias0_o_ce0();
    void thread_Bias0_o_ce1();
    void thread_Bias_lc_address0();
    void thread_Bias_lc_ce0();
    void thread_C_t_address0();
    void thread_C_t_address1();
    void thread_C_t_ce0();
    void thread_C_t_ce1();
    void thread_C_t_d0();
    void thread_C_t_d1();
    void thread_C_t_we0();
    void thread_C_t_we1();
    void thread_Weight0_c_ce0();
    void thread_Weight0_c_ce1();
    void thread_Weight0_f_ce0();
    void thread_Weight0_f_ce1();
    void thread_Weight0_i_ce0();
    void thread_Weight0_i_ce1();
    void thread_Weight0_o_ce0();
    void thread_Weight0_o_ce1();
    void thread_add_ln105_fu_965_p2();
    void thread_add_ln136_fu_729_p2();
    void thread_add_ln137_fu_746_p2();
    void thread_add_ln138_fu_763_p2();
    void thread_add_ln139_fu_780_p2();
    void thread_add_ln140_fu_797_p2();
    void thread_add_ln141_fu_814_p2();
    void thread_add_ln174_fu_889_p2();
    void thread_add_ln175_fu_925_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state47_pp0_stage0_iter0();
    void thread_ap_block_state48_pp0_stage1_iter0();
    void thread_ap_block_state49_pp0_stage0_iter1();
    void thread_ap_block_state50_pp0_stage1_iter1();
    void thread_ap_block_state51_pp0_stage0_iter2();
    void thread_ap_block_state52_pp0_stage1_iter2();
    void thread_ap_block_state53_pp0_stage0_iter3();
    void thread_ap_block_state54_pp0_stage1_iter3();
    void thread_ap_block_state55_pp0_stage0_iter4();
    void thread_ap_block_state56_pp0_stage1_iter4();
    void thread_ap_condition_pp0_exit_iter3_state54();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_0_i_phi_fu_542_p4();
    void thread_ap_predicate_tran54to57_state48();
    void thread_ap_ready();
    void thread_gate_f_address0();
    void thread_gate_f_ce0();
    void thread_gate_f_ce1();
    void thread_gate_f_d0();
    void thread_gate_f_we0();
    void thread_gate_i_address0();
    void thread_gate_i_ce0();
    void thread_gate_i_ce1();
    void thread_gate_i_d0();
    void thread_gate_i_we0();
    void thread_gate_o_address0();
    void thread_gate_o_ce0();
    void thread_gate_o_ce1();
    void thread_gate_o_d0();
    void thread_gate_o_we0();
    void thread_grp_fu_725_p0();
    void thread_grp_fu_725_p1();
    void thread_grp_gemvm1_fu_573_ap_start();
    void thread_grp_gemvm_fu_562_a_q0();
    void thread_grp_gemvm_fu_562_a_q1();
    void thread_grp_gemvm_fu_562_ap_start();
    void thread_grp_geva_1_fu_715_a_q0();
    void thread_grp_geva_1_fu_715_a_q1();
    void thread_grp_geva_1_fu_715_ap_start();
    void thread_grp_geva_1_fu_715_res_q0();
    void thread_grp_geva_1_fu_715_res_q1();
    void thread_grp_hprod_fu_708_a_q0();
    void thread_grp_hprod_fu_708_a_q1();
    void thread_grp_hprod_fu_708_ap_start();
    void thread_grp_hprod_fu_708_b_q0();
    void thread_grp_hprod_fu_708_b_q1();
    void thread_grp_sigmoid_fu_556_ap_start();
    void thread_grp_tanh_fu_550_a_q0();
    void thread_grp_tanh_fu_550_a_q1();
    void thread_grp_tanh_fu_550_ap_start();
    void thread_h_t_address0();
    void thread_h_t_address1();
    void thread_h_t_ce0();
    void thread_h_t_ce1();
    void thread_h_t_d0();
    void thread_h_t_we0();
    void thread_h_t_we1();
    void thread_i_fu_837_p2();
    void thread_icmp_ln105_1_fu_954_p2();
    void thread_icmp_ln105_fu_936_p2();
    void thread_icmp_ln136_fu_740_p2();
    void thread_icmp_ln137_fu_757_p2();
    void thread_icmp_ln138_fu_774_p2();
    void thread_icmp_ln139_fu_791_p2();
    void thread_icmp_ln140_fu_808_p2();
    void thread_icmp_ln141_fu_825_p2();
    void thread_icmp_ln147_fu_831_p2();
    void thread_icmp_ln174_fu_877_p2();
    void thread_icmp_ln175_fu_908_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_j_1_fu_914_p2();
    void thread_j_fu_883_p2();
    void thread_or_ln105_fu_948_p2();
    void thread_res_address0();
    void thread_res_address1();
    void thread_res_ce0();
    void thread_res_ce1();
    void thread_res_d0();
    void thread_res_d1();
    void thread_res_we0();
    void thread_res_we1();
    void thread_sext_ln174_fu_894_p1();
    void thread_shl_ln174_1_fu_855_p3();
    void thread_shl_ln_fu_843_p3();
    void thread_stat_C_address0();
    void thread_stat_C_address1();
    void thread_stat_C_ce0();
    void thread_stat_C_ce1();
    void thread_stat_C_d0();
    void thread_stat_C_we0();
    void thread_stat_C_we1();
    void thread_sub_ln174_fu_867_p2();
    void thread_vec_i_address0();
    void thread_vec_i_ce0();
    void thread_vec_i_ce1();
    void thread_vec_i_d0();
    void thread_vec_i_we0();
    void thread_vec_tmp_address0();
    void thread_vec_tmp_address1();
    void thread_vec_tmp_ce0();
    void thread_vec_tmp_ce1();
    void thread_vec_tmp_d0();
    void thread_vec_tmp_d1();
    void thread_vec_tmp_we0();
    void thread_vec_tmp_we1();
    void thread_zext_ln109_1_fu_960_p1();
    void thread_zext_ln109_fu_942_p1();
    void thread_zext_ln136_fu_735_p1();
    void thread_zext_ln137_fu_752_p1();
    void thread_zext_ln138_fu_769_p1();
    void thread_zext_ln139_fu_786_p1();
    void thread_zext_ln140_fu_803_p1();
    void thread_zext_ln141_fu_820_p1();
    void thread_zext_ln174_1_fu_903_p1();
    void thread_zext_ln174_2_fu_851_p1();
    void thread_zext_ln174_3_fu_863_p1();
    void thread_zext_ln174_4_fu_873_p1();
    void thread_zext_ln174_fu_898_p1();
    void thread_zext_ln175_1_fu_931_p1();
    void thread_zext_ln175_fu_920_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
