<root versionMajor="1" versionMinor="5">
    <kernel name="compute_matrices" language="c" vlnv="xilinx.com:hls:compute_matrices:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain" interrupt="true">
        <ports>
            <port name="M_AXI_GMEM" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
            <port name="M_AXI_GMEM_0" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_2" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_3" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_4" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_5" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_6" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_7" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_8" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_9" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_10" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_11" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_12" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_13" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_14" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_15" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_16" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_17" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_18" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_19" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_20" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_21" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_22" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_23" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_24" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_25" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_26" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_27" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_28" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_29" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_30" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="M_AXI_GMEM_31" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="8"/>
            <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
        </ports>
        <args>
            <arg id="0" name="string1_mem" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
            <arg id="1" name="string2_mem" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x8" type="void*"/>
            <arg id="2" name="max_index" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x8" type="void*"/>
            <arg id="3" name="direction_matrix_0" addressQualifier="1" port="M_AXI_GMEM_0" hostOffset="0x0" hostSize="0x8" offset="0x34" size="0x8" type="void*"/>
            <arg id="4" name="direction_matrix_1" addressQualifier="1" port="M_AXI_GMEM_1" hostOffset="0x0" hostSize="0x8" offset="0x40" size="0x8" type="void*"/>
            <arg id="5" name="direction_matrix_2" addressQualifier="1" port="M_AXI_GMEM_2" hostOffset="0x0" hostSize="0x8" offset="0x4C" size="0x8" type="void*"/>
            <arg id="6" name="direction_matrix_3" addressQualifier="1" port="M_AXI_GMEM_3" hostOffset="0x0" hostSize="0x8" offset="0x58" size="0x8" type="void*"/>
            <arg id="7" name="direction_matrix_4" addressQualifier="1" port="M_AXI_GMEM_4" hostOffset="0x0" hostSize="0x8" offset="0x64" size="0x8" type="void*"/>
            <arg id="8" name="direction_matrix_5" addressQualifier="1" port="M_AXI_GMEM_5" hostOffset="0x0" hostSize="0x8" offset="0x70" size="0x8" type="void*"/>
            <arg id="9" name="direction_matrix_6" addressQualifier="1" port="M_AXI_GMEM_6" hostOffset="0x0" hostSize="0x8" offset="0x7C" size="0x8" type="void*"/>
            <arg id="10" name="direction_matrix_7" addressQualifier="1" port="M_AXI_GMEM_7" hostOffset="0x0" hostSize="0x8" offset="0x88" size="0x8" type="void*"/>
            <arg id="11" name="direction_matrix_8" addressQualifier="1" port="M_AXI_GMEM_8" hostOffset="0x0" hostSize="0x8" offset="0x94" size="0x8" type="void*"/>
            <arg id="12" name="direction_matrix_9" addressQualifier="1" port="M_AXI_GMEM_9" hostOffset="0x0" hostSize="0x8" offset="0xA0" size="0x8" type="void*"/>
            <arg id="13" name="direction_matrix_10" addressQualifier="1" port="M_AXI_GMEM_10" hostOffset="0x0" hostSize="0x8" offset="0xAC" size="0x8" type="void*"/>
            <arg id="14" name="direction_matrix_11" addressQualifier="1" port="M_AXI_GMEM_11" hostOffset="0x0" hostSize="0x8" offset="0xB8" size="0x8" type="void*"/>
            <arg id="15" name="direction_matrix_12" addressQualifier="1" port="M_AXI_GMEM_12" hostOffset="0x0" hostSize="0x8" offset="0xC4" size="0x8" type="void*"/>
            <arg id="16" name="direction_matrix_13" addressQualifier="1" port="M_AXI_GMEM_13" hostOffset="0x0" hostSize="0x8" offset="0xD0" size="0x8" type="void*"/>
            <arg id="17" name="direction_matrix_14" addressQualifier="1" port="M_AXI_GMEM_14" hostOffset="0x0" hostSize="0x8" offset="0xDC" size="0x8" type="void*"/>
            <arg id="18" name="direction_matrix_15" addressQualifier="1" port="M_AXI_GMEM_15" hostOffset="0x0" hostSize="0x8" offset="0xE8" size="0x8" type="void*"/>
            <arg id="19" name="direction_matrix_16" addressQualifier="1" port="M_AXI_GMEM_16" hostOffset="0x0" hostSize="0x8" offset="0xF4" size="0x8" type="void*"/>
            <arg id="20" name="direction_matrix_17" addressQualifier="1" port="M_AXI_GMEM_17" hostOffset="0x0" hostSize="0x8" offset="0x100" size="0x8" type="void*"/>
            <arg id="21" name="direction_matrix_18" addressQualifier="1" port="M_AXI_GMEM_18" hostOffset="0x0" hostSize="0x8" offset="0x10C" size="0x8" type="void*"/>
            <arg id="22" name="direction_matrix_19" addressQualifier="1" port="M_AXI_GMEM_19" hostOffset="0x0" hostSize="0x8" offset="0x118" size="0x8" type="void*"/>
            <arg id="23" name="direction_matrix_20" addressQualifier="1" port="M_AXI_GMEM_20" hostOffset="0x0" hostSize="0x8" offset="0x124" size="0x8" type="void*"/>
            <arg id="24" name="direction_matrix_21" addressQualifier="1" port="M_AXI_GMEM_21" hostOffset="0x0" hostSize="0x8" offset="0x130" size="0x8" type="void*"/>
            <arg id="25" name="direction_matrix_22" addressQualifier="1" port="M_AXI_GMEM_22" hostOffset="0x0" hostSize="0x8" offset="0x13C" size="0x8" type="void*"/>
            <arg id="26" name="direction_matrix_23" addressQualifier="1" port="M_AXI_GMEM_23" hostOffset="0x0" hostSize="0x8" offset="0x148" size="0x8" type="void*"/>
            <arg id="27" name="direction_matrix_24" addressQualifier="1" port="M_AXI_GMEM_24" hostOffset="0x0" hostSize="0x8" offset="0x154" size="0x8" type="void*"/>
            <arg id="28" name="direction_matrix_25" addressQualifier="1" port="M_AXI_GMEM_25" hostOffset="0x0" hostSize="0x8" offset="0x160" size="0x8" type="void*"/>
            <arg id="29" name="direction_matrix_26" addressQualifier="1" port="M_AXI_GMEM_26" hostOffset="0x0" hostSize="0x8" offset="0x16C" size="0x8" type="void*"/>
            <arg id="30" name="direction_matrix_27" addressQualifier="1" port="M_AXI_GMEM_27" hostOffset="0x0" hostSize="0x8" offset="0x178" size="0x8" type="void*"/>
            <arg id="31" name="direction_matrix_28" addressQualifier="1" port="M_AXI_GMEM_28" hostOffset="0x0" hostSize="0x8" offset="0x184" size="0x8" type="void*"/>
            <arg id="32" name="direction_matrix_29" addressQualifier="1" port="M_AXI_GMEM_29" hostOffset="0x0" hostSize="0x8" offset="0x190" size="0x8" type="void*"/>
            <arg id="33" name="direction_matrix_30" addressQualifier="1" port="M_AXI_GMEM_30" hostOffset="0x0" hostSize="0x8" offset="0x19C" size="0x8" type="void*"/>
            <arg id="34" name="direction_matrix_31" addressQualifier="1" port="M_AXI_GMEM_31" hostOffset="0x0" hostSize="0x8" offset="0x1A8" size="0x8" type="void*"/>
            <arg id="35" name="n" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x1B4" size="0x4" type="unsigned int"/>
            <arg id="36" name="m" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x1BC" size="0x4" type="unsigned int"/>
        </args>
        <compileWorkGroupSize x="1" y="1" z="1"/>
        <maxWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
</root>

