# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU_RIUSJ.gen/sources_1/ip/IM/sim/IM.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/ALU_RegisterFile.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/CPU_RIUSJB.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/CU.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/DM.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/Fetch_Code.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/ID1.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/ID2.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/IF.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/MDR.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/SMG.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/delay_5ms.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/registerfile.v" \
"../../../../CPU_RIUSJ.srcs/sources_1/new/shumaguan.v" \
"../../../../CPU_RIUSJ.srcs/sim_1/new/CPU_RIUSJB_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
