m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/lab_test/simulation/qsim
vlab_test
Z1 !s110 1555605604
!i10b 1
!s100 ^EVRTnc]Rf_2zR3zM_^SB2
IdbeYS;Wgg1BlRm^]hDn]01
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1555605599
8lab_test.vo
Flab_test.vo
L0 31
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1555605604.000000
!s107 lab_test.vo|
!s90 -work|work|lab_test.vo|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vlab_test_vlg_vec_tst
R1
!i10b 1
!s100 hU^5nQXb0a7=1WZ[C>:Wb0
I87VNY8hmIHQ;dW>?V>j723
R2
R0
w1555605597
8Waveform.vwf.vt
FWaveform.vwf.vt
L0 29
R3
r1
!s85 0
31
R4
!s107 Waveform.vwf.vt|
!s90 -work|work|Waveform.vwf.vt|
!i113 1
R5
R6
