Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec  4 11:19:01 2017
| Host         : DESKTOP-5H4L8UH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_control_sets_placed.rpt
| Design       : controlador
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              37 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------+------------------+------------------+----------------+
|            Clock Signal            |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------+------------------+------------------+----------------+
|  reloj/inst/clk12                  |                        | reset_IBUF       |                3 |              6 |
|  audio/FSMDMIC/sout_reg[7]_i_2_n_0 |                        |                  |                2 |              8 |
|  reloj/inst/clk12                  | audio/FSMDMIC/dato10   | reset_IBUF       |                3 |              8 |
|  reloj/inst/clk12                  | audio/FSMDMIC/dato20   | reset_IBUF       |                2 |              8 |
|  reloj/inst/clk12                  | audio/EN4C/E[0]        | reset_IBUF       |                4 |             10 |
|  reloj/inst/clk12                  | audio/EN4C/en_4_cycles | reset_IBUF       |                5 |             11 |
+------------------------------------+------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 6      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 11     |                     1 |
+--------+-----------------------+


