#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb 15 01:06:06 2019
# Process ID: 27236
# Current directory: C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1
# Command line: vivado.exe -log CAPTURE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CAPTURE.tcl
# Log file: C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/CAPTURE.vds
# Journal file: C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CAPTURE.tcl -notrace
Command: synth_design -top CAPTURE -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 408.117 ; gain = 102.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CAPTURE' [C:/Users/user/repos/arty-videocap/hdl/CAPTURE.v:4]
	Parameter RX_INV bound to: 4'b0110 
	Parameter TX_INV bound to: 4'b1100 
	Parameter CTLTKN0 bound to: 10'b1101010100 
	Parameter CTLTKN1 bound to: 10'b0010101011 
	Parameter CTLTKN2 bound to: 10'b0101010100 
	Parameter CTLTKN3 bound to: 10'b1010101011 
	Parameter START0 bound to: 10'b1011001100 
	Parameter LEDCNT_TH1 bound to: 18'b111110000000000000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/user/repos/arty-videocap/hdl/CAPTURE.v:206]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'PASS_THROUGH' [C:/Users/user/repos/arty-videocap/hdl/PASS_THROUGH.v:4]
	Parameter RX_INV bound to: 4'b0110 
	Parameter TX_INV bound to: 4'b1100 
	Parameter LEDCNT_TH1 bound to: 18'b111110000000000000 
	Parameter LEDCNT_TH2 bound to: 18'b111111110000000000 
INFO: [Synth 8-638] synthesizing module 'TMDS_Receiver' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/TMDS_Receiver.vhd:89]
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kInvert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/InputSERDES.vhd:86]
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter kInvert bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/InputSERDES.vhd:93]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/InputSERDES.vhd:104]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/InputSERDES.vhd:132]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/InputSERDES.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (2#1) [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/InputSERDES.vhd:86]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (3#1) [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (4#1) [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncBase.vhd:74]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (4#1) [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (4#1) [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/PhaseAlign.vhd:95]
	Parameter kUseFastAlgorithm bound to: 0 - type: bool 
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kIDLY_TapValuePs bound to: 78 - type: integer 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pTkn0FlagQ_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/PhaseAlign.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pTkn1FlagQ_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/PhaseAlign.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element pTkn2FlagQ_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/PhaseAlign.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element pTkn3FlagQ_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/PhaseAlign.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element pDelayFastOvf_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/PhaseAlign.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (5#1) [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/PhaseAlign.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Receiver' (6#1) [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/TMDS_Receiver.vhd:89]
WARNING: [Synth 8-350] instance 'rx' of module 'TMDS_Receiver' requires 12 connections, but only 10 given [C:/Users/user/repos/arty-videocap/hdl/PASS_THROUGH.v:95]
WARNING: [Synth 8-350] instance 'rx' of module 'TMDS_Receiver' requires 12 connections, but only 10 given [C:/Users/user/repos/arty-videocap/hdl/PASS_THROUGH.v:95]
WARNING: [Synth 8-350] instance 'rx' of module 'TMDS_Receiver' requires 12 connections, but only 10 given [C:/Users/user/repos/arty-videocap/hdl/PASS_THROUGH.v:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/user/repos/arty-videocap/hdl/PASS_THROUGH.v:221]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/.Xil/Vivado-27236-DESKTOP-AOQ4M3I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (7#1) [C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/.Xil/Vivado-27236-DESKTOP-AOQ4M3I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/.Xil/Vivado-27236-DESKTOP-AOQ4M3I/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (8#1) [C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/.Xil/Vivado-27236-DESKTOP-AOQ4M3I/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:838]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (9#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:838]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (10#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_2' [C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/.Xil/Vivado-27236-DESKTOP-AOQ4M3I/realtime/clk_wiz_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_2' (11#1) [C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/.Xil/Vivado-27236-DESKTOP-AOQ4M3I/realtime/clk_wiz_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'SASRESET' [C:/Users/user/repos/arty-videocap/hdl/SASRESET.v:4]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/user/repos/arty-videocap/hdl/SASRESET.v:9]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/user/repos/arty-videocap/hdl/SASRESET.v:13]
INFO: [Synth 8-6155] done synthesizing module 'SASRESET' (12#1) [C:/Users/user/repos/arty-videocap/hdl/SASRESET.v:4]
INFO: [Synth 8-6157] synthesizing module 'ASYNC_FIFO' [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:4]
	Parameter SIZE_SCALE bound to: 8 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter FILLED_THRESH bound to: 128 - type: integer 
	Parameter SS0 bound to: 8'b00000000 
	Parameter SS1 bound to: 8'b00000001 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:26]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:28]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:118]
	Parameter SIZE_SCALE bound to: 8 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:133]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (13#1) [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:118]
INFO: [Synth 8-6155] done synthesizing module 'ASYNC_FIFO' (14#1) [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:4]
INFO: [Synth 8-6157] synthesizing module 'SERIALIZER10' [C:/Users/user/repos/arty-videocap/hdl/SERIALIZER10.v:5]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (15#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
WARNING: [Synth 8-350] instance 'masterdese' of module 'OSERDESE2' requires 27 connections, but only 16 given [C:/Users/user/repos/arty-videocap/hdl/SERIALIZER10.v:21]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (15#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:32215]
WARNING: [Synth 8-350] instance 'slavedese' of module 'OSERDESE2' requires 27 connections, but only 9 given [C:/Users/user/repos/arty-videocap/hdl/SERIALIZER10.v:46]
INFO: [Synth 8-6155] done synthesizing module 'SERIALIZER10' (16#1) [C:/Users/user/repos/arty-videocap/hdl/SERIALIZER10.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (17#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (18#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
INFO: [Synth 8-6155] done synthesizing module 'PASS_THROUGH' (19#1) [C:/Users/user/repos/arty-videocap/hdl/PASS_THROUGH.v:4]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [C:/Users/user/repos/arty-videocap/hdl/DECODER.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (20#1) [C:/Users/user/repos/arty-videocap/hdl/DECODER.v:5]
INFO: [Synth 8-6157] synthesizing module 'VEC' [C:/Users/user/repos/arty-videocap/hdl/VEC.v:5]
	Parameter U0 bound to: 1'b0 
	Parameter U1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'C63' [C:/Users/user/repos/arty-videocap/hdl/VEC.v:49]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-151] case item 6'b010000 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:61]
WARNING: [Synth 8-151] case item 6'b010001 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:61]
WARNING: [Synth 8-151] case item 6'b010010 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:61]
WARNING: [Synth 8-151] case item 6'b010011 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:61]
WARNING: [Synth 8-151] case item 6'b010100 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:62]
WARNING: [Synth 8-151] case item 6'b010101 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:62]
WARNING: [Synth 8-151] case item 6'b010110 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:62]
WARNING: [Synth 8-151] case item 6'b010111 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:62]
WARNING: [Synth 8-151] case item 6'b011000 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:63]
WARNING: [Synth 8-151] case item 6'b011001 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:63]
WARNING: [Synth 8-151] case item 6'b011010 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:63]
WARNING: [Synth 8-151] case item 6'b011011 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:63]
WARNING: [Synth 8-151] case item 6'b011100 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:64]
WARNING: [Synth 8-151] case item 6'b011101 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:64]
WARNING: [Synth 8-151] case item 6'b011110 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:64]
WARNING: [Synth 8-151] case item 6'b011111 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:64]
WARNING: [Synth 8-151] case item 6'b100000 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:65]
WARNING: [Synth 8-151] case item 6'b100001 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:65]
WARNING: [Synth 8-151] case item 6'b100010 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:65]
WARNING: [Synth 8-151] case item 6'b100011 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:65]
WARNING: [Synth 8-151] case item 6'b100100 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:66]
WARNING: [Synth 8-151] case item 6'b100101 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:66]
WARNING: [Synth 8-151] case item 6'b100110 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:66]
WARNING: [Synth 8-151] case item 6'b100111 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:66]
WARNING: [Synth 8-151] case item 6'b101000 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:67]
WARNING: [Synth 8-151] case item 6'b101001 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:67]
WARNING: [Synth 8-151] case item 6'b101010 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:67]
WARNING: [Synth 8-151] case item 6'b101011 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:67]
WARNING: [Synth 8-151] case item 6'b101100 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:68]
WARNING: [Synth 8-151] case item 6'b101101 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:68]
WARNING: [Synth 8-151] case item 6'b101110 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:68]
WARNING: [Synth 8-151] case item 6'b101111 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:68]
WARNING: [Synth 8-151] case item 6'b110000 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:69]
WARNING: [Synth 8-151] case item 6'b110001 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:69]
WARNING: [Synth 8-151] case item 6'b110010 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:69]
WARNING: [Synth 8-151] case item 6'b110011 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:69]
WARNING: [Synth 8-151] case item 6'b110100 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:70]
WARNING: [Synth 8-151] case item 6'b110101 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:70]
WARNING: [Synth 8-151] case item 6'b110110 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:70]
WARNING: [Synth 8-151] case item 6'b110111 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:70]
WARNING: [Synth 8-151] case item 6'b111000 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:71]
WARNING: [Synth 8-151] case item 6'b111001 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:71]
WARNING: [Synth 8-151] case item 6'b111010 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:71]
WARNING: [Synth 8-151] case item 6'b111011 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:71]
WARNING: [Synth 8-151] case item 6'b111100 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:72]
WARNING: [Synth 8-151] case item 6'b111101 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:72]
WARNING: [Synth 8-151] case item 6'b111110 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:72]
WARNING: [Synth 8-151] case item 6'b111111 is unreachable [C:/Users/user/repos/arty-videocap/hdl/VEC.v:72]
INFO: [Synth 8-6155] done synthesizing module 'C63' (21#1) [C:/Users/user/repos/arty-videocap/hdl/VEC.v:49]
INFO: [Synth 8-6155] done synthesizing module 'VEC' (22#1) [C:/Users/user/repos/arty-videocap/hdl/VEC.v:5]
INFO: [Synth 8-6157] synthesizing module 'RGB2YCBCR' [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:5]
	Parameter SCALE bound to: 8 - type: integer 
	Parameter C1 bound to: 9'b001001101 
	Parameter C2 bound to: 9'b010010110 
	Parameter C3 bound to: 9'b000100101 
	Parameter C4 bound to: 9'b001111110 
	Parameter C5 bound to: 9'b011100001 
	Parameter C6 bound to: 17'sb01000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'RGB2YCBCR' (23#1) [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:5]
INFO: [Synth 8-6157] synthesizing module 'MJPG_ENCODER' [C:/Users/user/repos/arty-videocap/hdl/MJPG_ENCODER.v:4]
	Parameter LEN_FH bound to: 171 - type: integer 
	Parameter DCT_TH_Y bound to: 28 - type: integer 
	Parameter DCT_TH_C bound to: 6 - type: integer 
	Parameter DCT_RC_Y bound to: 29 - type: integer 
	Parameter DCT_RC_C bound to: 7 - type: integer 
	Parameter NOBS_CYCLE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'fh.hex' is read successfully [C:/Users/user/repos/arty-videocap/hdl/MJPG_ENCODER.v:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/user/repos/arty-videocap/hdl/MJPG_ENCODER.v:253]
INFO: [Synth 8-6157] synthesizing module 'BITSTREAM' [C:/Users/user/repos/arty-videocap/hdl/BITSTREAM.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BITSTREAM' (24#1) [C:/Users/user/repos/arty-videocap/hdl/BITSTREAM.v:5]
INFO: [Synth 8-6157] synthesizing module 'INSERT_STUFF' [C:/Users/user/repos/arty-videocap/hdl/INSERT_STUFF.v:5]
	Parameter zero bound to: 8'b00000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/user/repos/arty-videocap/hdl/INSERT_STUFF.v:42]
INFO: [Synth 8-6155] done synthesizing module 'INSERT_STUFF' (25#1) [C:/Users/user/repos/arty-videocap/hdl/INSERT_STUFF.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/repos/arty-videocap/hdl/MJPG_ENCODER.v:127]
INFO: [Synth 8-6157] synthesizing module 'COMPONENT_ENCODER' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:5]
	Parameter IS_Y bound to: 1 - type: integer 
	Parameter DCT_TH bound to: 28 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter DCTSHIFT bound to: 9 - type: integer 
	Parameter QSHIFTMIN bound to: 3 - type: integer 
	Parameter RSLTLEN bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:36]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 0 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 0 - type: integer 
	Parameter u bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE' (26#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DSP' [C:/Users/user/repos/arty-videocap/hdl/DSP.v:5]
WARNING: [Synth 8-6014] Unused sequential element rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/DSP.v:27]
WARNING: [Synth 8-6014] Unused sequential element rrclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/DSP.v:40]
WARNING: [Synth 8-6014] Unused sequential element rrrclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/DSP.v:52]
INFO: [Synth 8-6155] done synthesizing module 'DSP' (27#1) [C:/Users/user/repos/arty-videocap/hdl/DSP.v:5]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized0' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 1 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 0 - type: integer 
	Parameter u bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized0' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized1' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 2 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 1 - type: integer 
	Parameter u bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized1' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized2' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 3 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 2 - type: integer 
	Parameter u bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized2' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized3' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 4 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 1 - type: integer 
	Parameter u bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized3' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized4' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 5 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 0 - type: integer 
	Parameter u bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized4' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized5' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 6 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 0 - type: integer 
	Parameter u bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized5' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized6' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 7 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 1 - type: integer 
	Parameter u bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized6' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized7' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 8 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 2 - type: integer 
	Parameter u bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized7' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized8' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 9 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 3 - type: integer 
	Parameter u bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized8' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized9' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 10 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 4 - type: integer 
	Parameter u bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized9' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized10' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 11 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 3 - type: integer 
	Parameter u bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized10' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized11' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 12 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 2 - type: integer 
	Parameter u bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized11' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized12' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 13 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 1 - type: integer 
	Parameter u bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized12' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized13' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 14 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 0 - type: integer 
	Parameter u bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized13' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized14' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 15 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 0 - type: integer 
	Parameter u bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized14' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized15' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 16 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 1 - type: integer 
	Parameter u bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized15' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized16' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 17 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 2 - type: integer 
	Parameter u bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized16' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized17' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 18 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 3 - type: integer 
	Parameter u bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized17' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized18' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 19 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 4 - type: integer 
	Parameter u bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized18' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized19' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 20 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 5 - type: integer 
	Parameter u bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized19' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized20' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 21 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 6 - type: integer 
	Parameter u bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized20' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized21' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 22 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 5 - type: integer 
	Parameter u bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized21' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized22' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 23 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 4 - type: integer 
	Parameter u bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized22' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized23' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 24 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 3 - type: integer 
	Parameter u bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized23' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized24' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 25 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 2 - type: integer 
	Parameter u bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized24' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized25' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 26 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 1 - type: integer 
	Parameter u bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized25' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-6157] synthesizing module 'DCT_COSTABLE__parameterized26' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
	Parameter DCT_IDX bound to: 27 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter PI bound to: 3.141593 - type: float 
	Parameter v bound to: 0 - type: integer 
	Parameter u bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCT_COSTABLE__parameterized26' (27#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:215]
INFO: [Synth 8-3876] $readmem data file 'dc_y_huff.hex' is read successfully [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:108]
INFO: [Synth 8-3876] $readmem data file 'ac_y_huff.hex' is read successfully [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:193]
WARNING: [Synth 8-6014] Unused sequential element runlen_reg[4] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:119]
WARNING: [Synth 8-6014] Unused sequential element runlen_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:119]
WARNING: [Synth 8-6014] Unused sequential element is_dc_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:133]
WARNING: [Synth 8-6014] Unused sequential element bitlen_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:144]
WARNING: [Synth 8-6014] Unused sequential element val_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:146]
WARNING: [Synth 8-6014] Unused sequential element bsvalid_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'runlen_reg[3]' and it is trimmed from '5' to '4' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:119]
WARNING: [Synth 8-3936] Found unconnected internal register 'runlen_reg[2]' and it is trimmed from '5' to '4' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:119]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitlen_reg[2]' and it is trimmed from '4' to '1' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:144]
INFO: [Synth 8-4471] merging register 'gen_dsp[1].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[2].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[3].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[4].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[5].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[6].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[7].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[8].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[9].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[10].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[11].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[12].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[13].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[14].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[15].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[16].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[17].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[18].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[19].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[20].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[21].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[22].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[23].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[24].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[25].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[26].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[27].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[1].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[2].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[3].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[4].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[5].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[6].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[7].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[8].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[9].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[10].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[11].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[12].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[13].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[14].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[15].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[16].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[17].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[18].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[19].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[20].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[21].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[22].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[23].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[24].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[25].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[26].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[27].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-6155] done synthesizing module 'COMPONENT_ENCODER' (28#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:5]
INFO: [Synth 8-6157] synthesizing module 'COMPONENT_ENCODER__parameterized0' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:5]
	Parameter IS_Y bound to: 0 - type: integer 
	Parameter DCT_TH bound to: 6 - type: integer 
	Parameter SCALE bound to: 7 - type: integer 
	Parameter DCTSHIFT bound to: 9 - type: integer 
	Parameter QSHIFTMIN bound to: 3 - type: integer 
	Parameter RSLTLEN bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'dc_c_huff.hex' is read successfully [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:108]
INFO: [Synth 8-3876] $readmem data file 'ac_c_huff.hex' is read successfully [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:193]
WARNING: [Synth 8-6014] Unused sequential element runlen_reg[4] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:119]
WARNING: [Synth 8-6014] Unused sequential element runlen_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:119]
WARNING: [Synth 8-6014] Unused sequential element is_dc_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:133]
WARNING: [Synth 8-6014] Unused sequential element bitlen_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:144]
WARNING: [Synth 8-6014] Unused sequential element val_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:146]
WARNING: [Synth 8-6014] Unused sequential element bsvalid_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'runlen_reg[3]' and it is trimmed from '5' to '4' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:119]
WARNING: [Synth 8-3936] Found unconnected internal register 'runlen_reg[2]' and it is trimmed from '5' to '4' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:119]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitlen_reg[2]' and it is trimmed from '4' to '1' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:144]
INFO: [Synth 8-4471] merging register 'gen_dsp[1].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[2].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[3].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[4].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-4471] merging register 'gen_dsp[5].rclear_reg' into 'gen_dsp[0].rclear_reg' [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[1].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[2].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[3].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[4].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
WARNING: [Synth 8-6014] Unused sequential element gen_dsp[5].rclear_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:67]
INFO: [Synth 8-6155] done synthesizing module 'COMPONENT_ENCODER__parameterized0' (28#1) [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MJPG_ENCODER' (29#1) [C:/Users/user/repos/arty-videocap/hdl/MJPG_ENCODER.v:4]
INFO: [Synth 8-6157] synthesizing module 'BRIDGE_ENC2ETH' [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:4]
INFO: [Synth 8-6157] synthesizing module 'ASYNC_FIFO__parameterized0' [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:4]
	Parameter SIZE_SCALE bound to: 15 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter FILLED_THRESH bound to: 4096 - type: integer 
	Parameter SS0 bound to: 15'b000000000000000 
	Parameter SS1 bound to: 15'b000000000000001 
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized0' [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:118]
	Parameter SIZE_SCALE bound to: 15 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized0' (29#1) [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:118]
INFO: [Synth 8-6155] done synthesizing module 'ASYNC_FIFO__parameterized0' (29#1) [C:/Users/user/repos/arty-videocap/hdl/ASYNC_FIFO.v:4]
WARNING: [Synth 8-6014] Unused sequential element rnibble_reg[3] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:52]
WARNING: [Synth 8-6014] Unused sequential element rnibble_reg[4] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:52]
WARNING: [Synth 8-6014] Unused sequential element rnibble_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:52]
WARNING: [Synth 8-6014] Unused sequential element rnibble_reg[6] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:52]
WARNING: [Synth 8-6014] Unused sequential element rnibble_reg[7] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:52]
WARNING: [Synth 8-6014] Unused sequential element rnibble_user_data_reg[3] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:53]
WARNING: [Synth 8-6014] Unused sequential element rnibble_user_data_reg[4] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:53]
WARNING: [Synth 8-6014] Unused sequential element rnibble_user_data_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:53]
WARNING: [Synth 8-6014] Unused sequential element rnibble_user_data_reg[6] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:53]
WARNING: [Synth 8-6014] Unused sequential element rnibble_user_data_reg[7] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:53]
WARNING: [Synth 8-6014] Unused sequential element rnibble_valid_reg[3] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:54]
WARNING: [Synth 8-6014] Unused sequential element rnibble_valid_reg[4] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:54]
WARNING: [Synth 8-6014] Unused sequential element rnibble_valid_reg[5] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:54]
WARNING: [Synth 8-6014] Unused sequential element rnibble_valid_reg[6] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:54]
WARNING: [Synth 8-6014] Unused sequential element rnibble_valid_reg[7] was removed.  [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:54]
INFO: [Synth 8-6155] done synthesizing module 'BRIDGE_ENC2ETH' (30#1) [C:/Users/user/repos/arty-videocap/hdl/BRIDGE_ENC2ETH.v:4]
INFO: [Synth 8-638] synthesizing module 'ethernet_test' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/ethernet_test.vhd:49]
	Parameter eth_src_mac bound to: 48'b110111101010110110111110111011110000000100100011 
	Parameter eth_dst_mac bound to: 48'b101000001011001111001100010011001111100111101111 
	Parameter ip_src_addr bound to: 32'b00001010000010100000101000001010 
	Parameter ip_dst_addr bound to: 32'b00001010000010100000101000000001 
INFO: [Synth 8-3491] module 'nibble_data' declared at 'C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/nibble_data.vhd:17' bound to instance 'data' of component 'nibble_data' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/ethernet_test.vhd:120]
INFO: [Synth 8-638] synthesizing module 'nibble_data' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/nibble_data.vhd:31]
	Parameter eth_src_mac bound to: 48'b110111101010110110111110111011110000000100100011 
	Parameter eth_dst_mac bound to: 48'b101000001011001111001100010011001111100111101111 
	Parameter ip_src_addr bound to: 168430090 - type: integer 
	Parameter ip_dst_addr bound to: 168430081 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nibble_data' (31#1) [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/nibble_data.vhd:31]
INFO: [Synth 8-3491] module 'add_crc32' declared at 'C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/add_crc32.vhd:14' bound to instance 'i_add_crc32' of component 'add_crc32' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/ethernet_test.vhd:137]
INFO: [Synth 8-638] synthesizing module 'add_crc32' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/add_crc32.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element v_crc_reg was removed.  [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/add_crc32.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'add_crc32' (32#1) [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/add_crc32.vhd:22]
INFO: [Synth 8-3491] module 'add_preamble' declared at 'C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/add_preamble.vhd:13' bound to instance 'i_add_preamble' of component 'add_preamble' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/ethernet_test.vhd:144]
INFO: [Synth 8-638] synthesizing module 'add_preamble' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/add_preamble.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'add_preamble' (33#1) [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/add_preamble.vhd:21]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'clock_fwd_ddr' to cell 'ODDR' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/ethernet_test.vhd:193]
INFO: [Synth 8-113] binding component instance 'i_bufg' to cell 'BUFG' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/ethernet_test.vhd:209]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clocking' to cell 'PLLE2_BASE' [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/ethernet_test.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'ethernet_test' (34#1) [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/hdl/ethernet_test.vhd:49]
INFO: [Synth 8-6155] done synthesizing module 'CAPTURE' (35#1) [C:/Users/user/repos/arty-videocap/hdl/CAPTURE.v:4]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_mdio
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_d[3]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_d[2]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_d[1]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_d[0]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_err
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_dv
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_clk
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_col
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_crs
WARNING: [Synth 8-3331] design DSP has unconnected port clear
WARNING: [Synth 8-3331] design DCT_COSTABLE has unconnected port r[2]
WARNING: [Synth 8-3331] design DCT_COSTABLE has unconnected port r[1]
WARNING: [Synth 8-3331] design DCT_COSTABLE has unconnected port r[0]
WARNING: [Synth 8-3331] design DCT_COSTABLE has unconnected port c[2]
WARNING: [Synth 8-3331] design DCT_COSTABLE has unconnected port c[1]
WARNING: [Synth 8-3331] design DCT_COSTABLE has unconnected port c[0]
WARNING: [Synth 8-3331] design COMPONENT_ENCODER__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design COMPONENT_ENCODER has unconnected port rst
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[30]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[29]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[28]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[27]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[26]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[25]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[24]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[22]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[21]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[20]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[19]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[18]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[17]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[16]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[14]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[13]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[12]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[11]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[10]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[9]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[8]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[6]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[5]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[4]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[3]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[2]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[1]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[0]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port btn[3]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port btn[2]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port btn[1]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port btn[0]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port sw[3]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port sw[2]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port sw[1]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 525.211 ; gain = 219.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 525.211 ; gain = 219.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 525.211 ; gain = 219.250
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2/clk_wiz_2_in_context.xdc] for cell 'pt/clocking_ser'
Finished Parsing XDC File [c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2/clk_wiz_2_in_context.xdc] for cell 'pt/clocking_ser'
Parsing XDC File [c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pt/clocking'
Finished Parsing XDC File [c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pt/clocking'
Parsing XDC File [c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'pt/clocking_des'
Finished Parsing XDC File [c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'pt/clocking_des'
Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/constrs.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/constrs.xdc]
Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/constrs_port.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/constrs_port.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/repos/arty-videocap/hdl/constrs_port.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CAPTURE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CAPTURE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/constrs_prop.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/constrs_prop.xdc]
Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/constraints/arty.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/constraints/arty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/constraints/arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CAPTURE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CAPTURE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/constraints/arty_ooc.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/ArtyEtherentTX/constraints/arty_ooc.xdc]
Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/dvi2rgb.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/dvi2rgb.xdc]
Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/dvi2rgb_ooc.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/dvi2rgb_ooc.xdc]
Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/ila_timing_workaround.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/hdl/vivado-library/ip/dvi2rgb/src/ila_timing_workaround.xdc]
Parsing XDC File [C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 854.270 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 854.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 854.270 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 854.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 854.270 ; gain = 548.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 854.270 ; gain = 548.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_n[3]. (constraint file  c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_n[3]. (constraint file  c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for tmds_rx_p[3]. (constraint file  c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmds_rx_p[3]. (constraint file  c:/Users/user/repos/arty-videocap/vivado/arty-videocap.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for pt/clocking_ser. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pt/clocking. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pt/clocking_des. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 854.270 ; gain = 548.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'PhaseAlign'
INFO: [Synth 8-5546] ROM "pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pDelayOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pFoundJtrFlag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pStateNxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pAlignRst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'rrrrY_reg' and it is trimmed from '9' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:72]
WARNING: [Synth 8-3936] Found unconnected internal register 'rrrY_reg' and it is trimmed from '9' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'rrY_reg' and it is trimmed from '9' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'scaleCr_reg' and it is trimmed from '21' to '20' bits. [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'scaleCb_reg' and it is trimmed from '21' to '20' bits. [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'scaleY_reg' and it is trimmed from '20' to '18' bits. [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:31]
INFO: [Synth 8-4471] merging register 'acclen_reg[5:0]' into 'shiftlen_reg[0][5:0]' [C:/Users/user/repos/arty-videocap/hdl/BITSTREAM.v:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[27].dct_results_reg[27]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[26].dct_results_reg[26]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[25].dct_results_reg[25]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[24].dct_results_reg[24]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[23].dct_results_reg[23]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[22].dct_results_reg[22]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[21].dct_results_reg[21]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[20].dct_results_reg[20]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[19].dct_results_reg[19]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[18].dct_results_reg[18]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[17].dct_results_reg[17]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[16].dct_results_reg[16]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[15].dct_results_reg[15]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[14].dct_results_reg[14]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[13].dct_results_reg[13]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[12].dct_results_reg[12]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[11].dct_results_reg[11]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[10].dct_results_reg[10]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[9].dct_results_reg[9]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[8].dct_results_reg[8]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[7].dct_results_reg[7]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[6].dct_results_reg[6]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[5].dct_results_reg[5]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[4].dct_results_reg[4]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[3].dct_results_reg[3]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[2].dct_results_reg[2]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[1].dct_results_reg[1]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[0].dct_results_reg[0]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
INFO: [Synth 8-5544] ROM "dc_huff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ac_huff" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[5].dct_results_reg[5]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[4].dct_results_reg[4]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[3].dct_results_reg[3]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[2].dct_results_reg[2]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[1].dct_results_reg[1]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_dsp[0].dct_results_reg[0]' and it is trimmed from '12' to '8' bits. [C:/Users/user/repos/arty-videocap/hdl/COMPONENT_ENCODER.v:89]
INFO: [Synth 8-5544] ROM "dc_huff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ac_huff" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'width_reg' and it is trimmed from '12' to '11' bits. [C:/Users/user/repos/arty-videocap/hdl/MJPG_ENCODER.v:19]
INFO: [Synth 8-5546] ROM "footer_header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "width0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "height0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 resetst |                      00000000001 |                      00000000001
                  idlest |                      00000000010 |                      00000000010
                 tokenst |                      00000000100 |                      00000000100
               eyeopenst |                      00000001000 |                      00000001000
               jtrzonest |                      00000010000 |                      00000010000
                dlydecst |                      00010000000 |                      00010000000
          dlytstcenterst |                      00100000000 |                      00100000000
               alignedst |                      01000000000 |                      01000000000
                dlyincst |                      00000100000 |                      00000100000
             dlytstovfst |                      00001000000 |                      00001000000
            alignerrorst |                      10000000000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pState_reg' in module 'PhaseAlign'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 854.270 ; gain = 548.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 57    
	   3 Input      8 Bit       Adders := 46    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 15    
	   2 Input      5 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
	   2 Input     30 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 59    
+---Registers : 
	               64 Bit    Registers := 11    
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               30 Bit    Registers := 6     
	               24 Bit    Registers := 161   
	               21 Bit    Registers := 6     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 68    
	                8 Bit    Registers := 97    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 27    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 449   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              12K Bit         RAMs := 40    
	               7K Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     24 Bit        Muxes := 40    
	 257 Input     21 Bit        Muxes := 3     
	  13 Input     21 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	  96 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 23    
	   4 Input      8 Bit        Muxes := 1     
	  64 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 16    
	  18 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	  96 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 84    
	  12 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	  96 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CAPTURE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SASRESET 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module ASYNC_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncBase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SyncAsync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncBase__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PhaseAlign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module TMDS_Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module PASS_THROUGH 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
Module RGB2YCBCR 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 6     
Module BITSTREAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module INSERT_STUFF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DSP 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module DCT_COSTABLE__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input      8 Bit        Muxes := 1     
Module DCT_COSTABLE__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input      8 Bit        Muxes := 1     
Module COMPONENT_ENCODER 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 28    
	   3 Input      8 Bit       Adders := 28    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 84    
	               21 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 29    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---RAMs : 
	              12K Bit         RAMs := 28    
+---Muxes : 
	 257 Input     21 Bit        Muxes := 1     
	  13 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module COMPONENT_ENCODER__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 18    
	               21 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---RAMs : 
	              12K Bit         RAMs := 6     
+---Muxes : 
	 257 Input     21 Bit        Muxes := 1     
	  13 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MJPG_ENCODER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
Module RAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module ASYNC_FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 2     
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               15 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module BRIDGE_ENC2ETH 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module nibble_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  96 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  96 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  96 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module add_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module add_preamble 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ethernet_test 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module DECODER 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module C63 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      3 Bit        Muxes := 1     
Module VEC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "genblk1[0].rx/PhaseAlignX/pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "genblk1[0].rx/PhaseAlignX/pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "genblk1[1].rx/PhaseAlignX/pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "genblk1[1].rx/PhaseAlignX/pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "genblk1[2].rx/PhaseAlignX/pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "genblk1[2].rx/PhaseAlignX/pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[0].rx/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[0].rx/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[0].rx/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[0].rx/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[0].rx/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[1].rx/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[1].rx/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[1].rx/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[1].rx/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[1].rx/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[2].rx/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[2].rx/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[2].rx/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[2].rx/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genblk1[2].rx/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'rB_reg[8:0]' into 'rB_reg[8:0]' [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:42]
INFO: [Synth 8-4471] merging register 'rR_reg[8:0]' into 'rR_reg[8:0]' [C:/Users/user/repos/arty-videocap/hdl/RGB2YCBCR.v:40]
DSP Report: Generating DSP RC_reg, operation Mode is: (A2*(B:0x4d))'.
DSP Report: register rR_reg is absorbed into DSP RC_reg.
DSP Report: register RC_reg is absorbed into DSP RC_reg.
DSP Report: operator RC0 is absorbed into DSP RC_reg.
DSP Report: Generating DSP scaleY0, operation Mode is: PCIN+(A2*(B:0x25))'.
DSP Report: register rB_reg is absorbed into DSP scaleY0.
DSP Report: register BC_reg is absorbed into DSP scaleY0.
DSP Report: operator BC0 is absorbed into DSP scaleY0.
DSP Report: operator scaleY0 is absorbed into DSP scaleY0.
DSP Report: Generating DSP scaleY_reg, operation Mode is: (PCIN+(A2*(B:0x96))')'.
DSP Report: register rG_reg is absorbed into DSP scaleY_reg.
DSP Report: register scaleY_reg is absorbed into DSP scaleY_reg.
DSP Report: register GC_reg is absorbed into DSP scaleY_reg.
DSP Report: operator scaleY0 is absorbed into DSP scaleY_reg.
DSP Report: operator GC0 is absorbed into DSP scaleY_reg.
DSP Report: Generating DSP scaleCb_reg, operation Mode is: (C+((D'-A)*(B:0x7e))')'.
DSP Report: register rrrrB_reg is absorbed into DSP scaleCb_reg.
DSP Report: register scaleCb_reg is absorbed into DSP scaleCb_reg.
DSP Report: register BYC_reg is absorbed into DSP scaleCb_reg.
DSP Report: register BY_reg is absorbed into DSP scaleCb_reg.
DSP Report: operator scaleCb0 is absorbed into DSP scaleCb_reg.
DSP Report: operator BYC0 is absorbed into DSP scaleCb_reg.
DSP Report: operator BY0 is absorbed into DSP scaleCb_reg.
DSP Report: Generating DSP scaleCr_reg, operation Mode is: (C+((D'-A)*(B:0xe1))')'.
DSP Report: register rrrrR_reg is absorbed into DSP scaleCr_reg.
DSP Report: register scaleCr_reg is absorbed into DSP scaleCr_reg.
DSP Report: register RYC_reg is absorbed into DSP scaleCr_reg.
DSP Report: register RY_reg is absorbed into DSP scaleCr_reg.
DSP Report: operator scaleCr0 is absorbed into DSP scaleCr_reg.
DSP Report: operator RYC0 is absorbed into DSP scaleCr_reg.
DSP Report: operator RY0 is absorbed into DSP scaleCr_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
DSP Report: Generating DSP P_reg, operation Mode is: (C' or P)+((D'-A2)*B'')'.
DSP Report: register rA_reg is absorbed into DSP P_reg.
DSP Report: register rB_reg is absorbed into DSP P_reg.
DSP Report: register rrB_reg is absorbed into DSP P_reg.
DSP Report: register rD_reg is absorbed into DSP P_reg.
DSP Report: register rrrC_reg is absorbed into DSP P_reg.
DSP Report: register P_reg is absorbed into DSP P_reg.
DSP Report: register rrrM_reg is absorbed into DSP P_reg.
DSP Report: register rrAD_reg is absorbed into DSP P_reg.
DSP Report: operator P0 is absorbed into DSP P_reg.
DSP Report: operator rrrM0 is absorbed into DSP P_reg.
DSP Report: operator rrAD0 is absorbed into DSP P_reg.
INFO: [Synth 8-5546] ROM "footer_header" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data/data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data/user_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data/data_valid" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_mdio
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_d[3]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_d[2]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_d[1]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_d[0]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_err
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_dv
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_rx_clk
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_col
WARNING: [Synth 8-3331] design ethernet_test has unconnected port eth_crs
WARNING: [Synth 8-3331] design DSP has unconnected port clear
WARNING: [Synth 8-3331] design COMPONENT_ENCODER__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design COMPONENT_ENCODER has unconnected port rst
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[30]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[29]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[28]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[27]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[26]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[25]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[24]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[22]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[21]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[20]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[19]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[18]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[17]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[16]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[14]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[13]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[12]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[11]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[10]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[9]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[8]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[6]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[5]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[4]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[3]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[2]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[1]
WARNING: [Synth 8-3331] design INSERT_STUFF has unconnected port wdata_nostuff[0]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port btn[3]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port btn[2]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port btn[1]
WARNING: [Synth 8-3331] design PASS_THROUGH has unconnected port btn[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM be2e/af/rwram/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'val[0]/re_enc_reg[2][0]' (FD) to 'val[0]/rdec_reg[0]'
INFO: [Synth 8-3886] merging instance 'val[2]/re_enc_reg[2][0]' (FD) to 'val[2]/rdec_reg[0]'
INFO: [Synth 8-3886] merging instance 'val[0]/re_enc_reg[0][8]' (FD) to 'val[0]/re_enc_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'val[0]/re_enc_reg[2][8]' (FD) to 'val[0]/re_enc_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'val[0]/re_enc_reg[2][9]' (FDR) to 'val[1]/re_enc_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'val[0]/re_enc_reg[1][9]' (FDS) to 'val[1]/re_enc_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'val[1]/re_enc_reg[2][0]' (FD) to 'val[1]/rdec_reg[0]'
INFO: [Synth 8-3886] merging instance 'val[2]/re_enc_reg[0][8]' (FD) to 'val[2]/re_enc_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'val[2]/re_enc_reg[2][8]' (FD) to 'val[2]/re_enc_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'val[2]/re_enc_reg[2][9]' (FDR) to 'val[1]/re_enc_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'val[2]/re_enc_reg[1][9]' (FDS) to 'val[1]/re_enc_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'val[1]/re_enc_reg[0][8]' (FD) to 'val[1]/re_enc_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'val[1]/re_enc_reg[2][8]' (FD) to 'val[1]/re_enc_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\val[1]/re_enc_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\val[1]/re_enc_reg[1][9] )
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[15].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[14].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[13].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[12].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[11].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[10].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[9].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[8].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[7].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[6].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[5].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[4].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[3].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[2].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[1].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[0].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[27].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[27].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[26].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[26].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[25].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[25].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[24].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[24].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[23].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[23].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[22].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[22].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[21].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[21].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[20].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[20].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[19].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[19].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[18].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[18].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[17].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'me/yenc/gen_dsp[17].raddrA_reg[8]' (FD) to 'me/yenc/gen_dsp[16].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/gen_dsp[5].raddrA_reg[8]' (FD) to 'COMPONENT_ENCODER__parameterized0:/gen_dsp[4].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/gen_dsp[4].raddrA_reg[8]' (FD) to 'COMPONENT_ENCODER__parameterized0:/gen_dsp[3].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/gen_dsp[3].raddrA_reg[8]' (FD) to 'COMPONENT_ENCODER__parameterized0:/gen_dsp[2].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/gen_dsp[2].raddrA_reg[8]' (FD) to 'COMPONENT_ENCODER__parameterized0:/gen_dsp[1].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/gen_dsp[1].raddrA_reg[8]' (FD) to 'COMPONENT_ENCODER__parameterized0:/gen_dsp[0].raddrA_reg[8]'
INFO: [Synth 8-3886] merging instance 'cnv_color/rB_reg[8]' (FD) to 'cnv_color/rR_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnv_color/\rR_reg[8] )
INFO: [Synth 8-3886] merging instance 'cnv_color/rrB_reg[8]' (FD) to 'cnv_color/rR_reg[8]'
INFO: [Synth 8-3886] merging instance 'cnv_color/rrR_reg[8]' (FD) to 'cnv_color/rR_reg[8]'
INFO: [Synth 8-3886] merging instance 'cnv_color/rrrB_reg[8]' (FD) to 'cnv_color/rrrR_reg[8]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][63]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][62]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][62]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][61]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][61]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][60]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][60]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][59]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][58]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][58]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][57]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][57]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][56]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][56]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][55]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][55]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][54]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][54]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][53]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][53]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][52]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][52]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][51]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][50]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][49]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][48]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][47]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][46]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][45]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][44]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][43]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][42]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][41]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][40]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][39]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][38]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][37]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][36]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][35]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][34]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'BITSTREAM:/shiftdata_reg[0][33]' (FDR) to 'BITSTREAM:/shiftdata_reg[0][32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BITSTREAM:/\shiftdata_reg[0][32] )
INFO: [Synth 8-3886] merging instance 'me/yenc/dc_huff_code0_reg[7]' (FD) to 'me/yenc/dc_huff_code0_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\dc_huff_code0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\dc_huff_code0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\dc_huff_code0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\dc_huff_code0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\dc_huff_code0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\dc_huff_code0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\dc_huff_code0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\dc_huff_code0_reg[20] )
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[7]' (FD) to 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[19]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[11]' (FD) to 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[12]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[12]' (FD) to 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[13]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[13]' (FD) to 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[14]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[14]' (FD) to 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[15]'
INFO: [Synth 8-3886] merging instance 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[15]' (FD) to 'COMPONENT_ENCODER__parameterized0:/dc_huff_code0_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (COMPONENT_ENCODER__parameterized0:/\dc_huff_code0_reg[20] )
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[8]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[9]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[10]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[11]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[12]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[13]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[14]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[15]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[16]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[17]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[18]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[19]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Synth 8-3886] merging instance 'me/edata_fh_reg[20]' (FDR) to 'me/edata_fh_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/\edata_fh_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/\pre_edata_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pt/irch_ser_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pt/irch_ser_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnv_color/\rR_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BITSTREAM:/\shiftdata_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnv_color/\rR_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BITSTREAM:/\shiftdata_reg[2][47] )
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[20]) is unused and will be removed from module COMPONENT_ENCODER.
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[15]) is unused and will be removed from module COMPONENT_ENCODER.
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[14]) is unused and will be removed from module COMPONENT_ENCODER.
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[13]) is unused and will be removed from module COMPONENT_ENCODER.
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[12]) is unused and will be removed from module COMPONENT_ENCODER.
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[11]) is unused and will be removed from module COMPONENT_ENCODER.
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[10]) is unused and will be removed from module COMPONENT_ENCODER.
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[9]) is unused and will be removed from module COMPONENT_ENCODER.
WARNING: [Synth 8-3332] Sequential element (dc_huff_code0_reg[20]) is unused and will be removed from module COMPONENT_ENCODER__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/bs_stuff/\shiftdata_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/bs/\shiftdata_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/bs_stuff/\shiftdata_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/bs/\shiftdata_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/bs_stuff/\shiftdata_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/bs/\shiftdata_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\edata_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\edata_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\edata_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\edata_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\edata_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\edata_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/yenc/\edata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/\cenc[0] /\edata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/\cenc[1] /\edata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/\pre_edata_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/bs/\shiftdata_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me/bs/\shiftdata_reg[2][30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 854.270 ; gain = 548.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+----------------------+---------------+----------------+
|Module Name       | RTL Object           | Depth x Width | Implemented As | 
+------------------+----------------------+---------------+----------------+
|BITSTREAM         | p_0_out              | 32x32         | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|DCT_COSTABLE      | tbl                  | 64x8          | LUT            | 
|BITSTREAM         | p_0_out              | 32x32         | LUT            | 
|BITSTREAM         | p_0_out              | 32x32         | LUT            | 
|COMPONENT_ENCODER | gen_dsp[1].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[2].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[3].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[4].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[5].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[6].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[7].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[8].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[9].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[11].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[12].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[13].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[15].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[16].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[17].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[18].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[19].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[20].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[21].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[22].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[23].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[24].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[25].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[26].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[27].cost/tbl | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[1].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[2].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[3].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[4].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[5].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[1].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[2].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[3].cost/tbl  | 64x8          | LUT            | 
|COMPONENT_ENCODER | gen_dsp[5].cost/tbl  | 64x8          | LUT            | 
+------------------+----------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM:                               | ram_reg                 | 256 x 30(NO_CHANGE)    | W |   | 256 x 30(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAM:                               | ram_reg                 | 256 x 30(NO_CHANGE)    | W |   | 256 x 30(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|COMPONENT_ENCODER:                 | gen_dsp[0].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[1].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[2].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[3].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[4].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[5].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[6].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[7].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[8].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[9].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[10].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[11].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[12].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[13].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[14].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[15].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[16].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[17].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[18].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[19].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[20].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[21].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[22].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[23].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[24].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[25].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[26].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[27].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[0].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[1].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[2].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[3].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[4].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[5].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[0].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[1].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[2].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[3].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[4].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[5].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|RAM__parameterized0:               | ram_reg                 | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+-----------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------+----------------+----------------------+---------------------------------------------+
|Module Name | RTL Object            | Inference      | Size (Depth x Width) | Primitives                                  | 
+------------+-----------------------+----------------+----------------------+---------------------------------------------+
|me/is       | genblk1[3].buffer_reg | User Attribute | 32 x 9               | RAM32M x 2                                  | 
|me/is       | genblk1[2].buffer_reg | User Attribute | 32 x 9               | RAM32M x 2                                  | 
|me/is       | genblk1[1].buffer_reg | User Attribute | 32 x 9               | RAM32M x 2                                  | 
|me/is       | genblk1[0].buffer_reg | User Attribute | 32 x 9               | RAM32M x 2                                  | 
|me          | footer_header_reg     | Implied        | 256 x 8              | RAM16X1S x 8  RAM32X1S x 8  RAM128X1S x 8   | 
+------------+-----------------------+----------------+----------------------+---------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RGB2YCBCR   | (A2*(B:0x4d))'           | 9      | 8      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|RGB2YCBCR   | PCIN+(A2*(B:0x25))'      | 9      | 7      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|RGB2YCBCR   | (PCIN+(A2*(B:0x96))')'   | 9      | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|RGB2YCBCR   | (C+((D'-A)*(B:0x7e))')'  | 9      | 8      | 17     | 9      | 20     | 0    | 0    | 0    | 1    | 1     | 1    | 1    | 
|RGB2YCBCR   | (C+((D'-A)*(B:0xe1))')'  | 9      | 9      | 17     | 9      | 20     | 0    | 0    | 0    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|DSP         | (C' or P)+((D'-A2)*B'')' | 9      | 8      | 24     | 9      | 24     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_3/gen_dsp[0].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_6/gen_dsp[1].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_9/gen_dsp[2].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_12/gen_dsp[3].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_15/gen_dsp[4].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_18/gen_dsp[5].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_21/gen_dsp[6].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_24/gen_dsp[7].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_27/gen_dsp[8].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_30/gen_dsp[9].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_33/gen_dsp[10].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_36/gen_dsp[11].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_39/gen_dsp[12].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_42/gen_dsp[13].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_45/gen_dsp[14].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_48/gen_dsp[15].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_51/gen_dsp[16].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_54/gen_dsp[17].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_57/gen_dsp[18].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_60/gen_dsp[19].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_63/gen_dsp[20].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_66/gen_dsp[21].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_69/gen_dsp[22].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_72/gen_dsp[23].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_75/gen_dsp[24].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_78/gen_dsp[25].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_81/gen_dsp[26].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/i_84/gen_dsp[27].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/i_3/gen_dsp[0].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/i_6/gen_dsp[1].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/i_9/gen_dsp[2].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/i_12/gen_dsp[3].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/i_15/gen_dsp[4].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/i_18/gen_dsp[5].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/i_3/gen_dsp[0].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/i_6/gen_dsp[1].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/i_9/gen_dsp[2].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/i_12/gen_dsp[3].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/i_15/gen_dsp[4].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/i_18/gen_dsp[5].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pt/clocking_ser/clk_in1' to pin 'pt/clocking_des/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pt/clocking_ser/clk_out1' to pin 'pt/clocking_ser/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pt/clocking_ser/clk_in1' to 'i_28/be2e/af/waddr_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pt/clocking_ser/clk_out2' to pin 'pt/clocking_ser/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pt/clocking_ser/clk_in1' to 'i_28/be2e/af/waddr_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pt/clocking/clk_in1' to pin 'bufg_des/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pt/clocking/clk_out1' to pin 'pt/clocking/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'pt/clocking/clk_in1' to 'et/i_bufg/I'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pt/clocking_des/clk_out1' to pin 'pt/clocking_des/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pt/clocking_des/clk_out2' to pin 'pt/clocking_des/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 895.703 ; gain = 589.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 923.016 ; gain = 617.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAM:                               | ram_reg                 | 256 x 30(NO_CHANGE)    | W |   | 256 x 30(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAM:                               | ram_reg                 | 256 x 30(NO_CHANGE)    | W |   | 256 x 30(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|COMPONENT_ENCODER:                 | gen_dsp[0].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[1].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[2].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[3].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[4].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[5].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[6].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[7].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[8].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[9].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[10].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[11].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[12].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[13].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[14].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[15].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[16].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[17].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[18].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[19].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[20].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[21].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[22].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[23].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[24].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[25].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[26].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER:                 | gen_dsp[27].sum_acc_reg | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[0].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[1].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[2].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[3].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[4].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[5].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[0].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[1].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[2].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[3].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[4].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|COMPONENT_ENCODER__parameterized0: | gen_dsp[5].sum_acc_reg  | 512 x 24(READ_FIRST)   | W | R | 512 x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|RAM__parameterized0:               | ram_reg                 | 32 K x 8(NO_CHANGE)    | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+-----------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-----------------------+----------------+----------------------+---------------------------------------------+
|Module Name | RTL Object            | Inference      | Size (Depth x Width) | Primitives                                  | 
+------------+-----------------------+----------------+----------------------+---------------------------------------------+
|me/is       | genblk1[3].buffer_reg | User Attribute | 32 x 9               | RAM32M x 2                                  | 
|me/is       | genblk1[2].buffer_reg | User Attribute | 32 x 9               | RAM32M x 2                                  | 
|me/is       | genblk1[1].buffer_reg | User Attribute | 32 x 9               | RAM32M x 2                                  | 
|me/is       | genblk1[0].buffer_reg | User Attribute | 32 x 9               | RAM32M x 2                                  | 
|me          | footer_header_reg     | Implied        | 256 x 8              | RAM16X1S x 8  RAM32X1S x 8  RAM128X1S x 8   | 
+------------+-----------------------+----------------+----------------------+---------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/user/repos/arty-videocap/hdl/DSP.v:29]
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[0].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[1].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[2].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[3].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[4].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[5].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[6].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[7].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[8].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[9].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[10].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[11].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[12].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[13].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[14].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[15].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[16].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[17].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[18].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[19].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[20].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[21].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[22].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[23].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[24].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[25].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[26].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/yenc/gen_dsp[27].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/gen_dsp[0].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/gen_dsp[1].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/gen_dsp[2].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/gen_dsp[3].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/gen_dsp[4].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[1]/gen_dsp[5].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/gen_dsp[0].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/gen_dsp[1].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/gen_dsp[2].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/gen_dsp[3].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/gen_dsp[4].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance me/cenc[0]/gen_dsp[5].sum_acc_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 976.445 ; gain = 670.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop pt/cdc_fifo1/filled_w_reg is being inverted and renamed to pt/cdc_fifo1/filled_w_reg_inv.
INFO: [Synth 8-6064] Net rjvalid is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \me/cenc[1]/gen_dsp[5].storeP  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \me/yenc/gen_dsp[0].storeP  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net \me/yenc/gen_dsp[0].dsp/odelay_reg_rep_n_0  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 16 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 976.445 ; gain = 670.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 976.445 ; gain = 670.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 976.445 ; gain = 670.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 976.445 ; gain = 670.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 976.445 ; gain = 670.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 976.445 ; gain = 670.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CAPTURE     | cnv_color/rrrB_reg[7]                       | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|CAPTURE     | cnv_color/rrrR_reg[7]                       | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|CAPTURE     | me/yenc/bsvalid_reg[4]                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CAPTURE     | me/yenc/is_dc_reg[4]                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CAPTURE     | me/yenc/gen_dsp[0].dsp/rrrdelay_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CAPTURE     | me/cenc[1]/bsvalid_reg[4]                   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|CAPTURE     | me/hsync_shift_reg[15]                      | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CAPTURE     | me/pix_y_reg[7]                             | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|CAPTURE     | me/cenc[1]/gen_dsp[5].dsp/rrrdelay_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CAPTURE     | be2e/rnibble_valid_reg[2]                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CAPTURE     | be2e/rnibble_reg[2][3]                      | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|CAPTURE     | et/i_add_preamble/delay_data_enable_reg[14] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CAPTURE     | et/i_add_preamble/delay_data_reg[63]        | 17     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|CAPTURE     | rvd_reg[6]                                  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CAPTURE     | rva_reg[6]                                  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CAPTURE     | rpd_reg[6]                                  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CAPTURE     | rpa_reg[10]                                 | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |clk_wiz_1     |         1|
|3     |clk_wiz_2     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz_0   |     1|
|2     |clk_wiz_1   |     1|
|3     |clk_wiz_2   |     1|
|4     |BUFG        |     3|
|5     |BUFIO       |     2|
|6     |BUFR        |     2|
|7     |CARRY4      |   187|
|8     |DSP48E1_2   |     2|
|9     |DSP48E1_3   |     3|
|10    |DSP48E1_4   |    37|
|11    |DSP48E1_5   |     1|
|12    |DSP48E1_6   |     1|
|13    |DSP48E1_7   |     1|
|14    |IDELAYCTRL  |     1|
|15    |IDELAYE2    |     3|
|16    |ISERDESE2   |     3|
|17    |ISERDESE2_1 |     3|
|18    |LUT1        |   140|
|19    |LUT2        |   651|
|20    |LUT3        |   433|
|21    |LUT4        |   482|
|22    |LUT5        |   474|
|23    |LUT6        |   905|
|24    |MUXF7       |    56|
|25    |MUXF8       |    21|
|26    |ODDR        |     1|
|27    |OSERDESE2   |     4|
|28    |OSERDESE2_1 |     4|
|29    |PLLE2_BASE  |     1|
|30    |RAM128X1S   |     8|
|31    |RAM16X1S    |     8|
|32    |RAM32M      |     8|
|33    |RAM32X1S    |     8|
|34    |RAMB18E1_1  |     2|
|35    |RAMB36E1_2  |    40|
|36    |RAMB36E1_3  |     8|
|37    |SRL16E      |    47|
|38    |FDCE        |    49|
|39    |FDPE        |    12|
|40    |FDRE        |  2917|
|41    |FDSE        |    61|
|42    |IBUF        |     5|
|43    |IBUFDS      |     3|
|44    |OBUF        |    18|
|45    |OBUFDS      |     4|
|46    |OBUFT       |     6|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------+-------------------------------------+------+
|      |Instance                 |Module                               |Cells |
+------+-------------------------+-------------------------------------+------+
|1     |top                      |                                     |  6633|
|2     |  be2e                   |BRIDGE_ENC2ETH                       |   294|
|3     |    af                   |ASYNC_FIFO__parameterized0           |   251|
|4     |      rwram              |RAM__parameterized0                  |    12|
|5     |  cnv_color              |RGB2YCBCR                            |   113|
|6     |  \dec[0]                |DECODER                              |    41|
|7     |  \dec[1]                |DECODER_0                            |    49|
|8     |  \dec[2]                |DECODER_1                            |    49|
|9     |  et                     |ethernet_test                        |   188|
|10    |    data                 |nibble_data                          |    58|
|11    |    i_add_crc32          |add_crc32                            |    59|
|12    |    i_add_preamble       |add_preamble                         |    23|
|13    |  me                     |MJPG_ENCODER                         |  4268|
|14    |    bs                   |BITSTREAM                            |   522|
|15    |    bs_stuff             |BITSTREAM_27                         |    90|
|16    |    \cenc[0]             |COMPONENT_ENCODER__parameterized0    |   607|
|17    |      \gen_dsp[0].dsp    |DSP_62                               |     1|
|18    |      \gen_dsp[1].dsp    |DSP_63                               |     1|
|19    |      \gen_dsp[2].dsp    |DSP_64                               |     1|
|20    |      \gen_dsp[3].dsp    |DSP_65                               |     1|
|21    |      \gen_dsp[4].dsp    |DSP_66                               |     1|
|22    |      \gen_dsp[5].dsp    |DSP_67                               |     1|
|23    |    \cenc[1]             |COMPONENT_ENCODER__parameterized0_28 |   690|
|24    |      \gen_dsp[0].dsp    |DSP_56                               |     1|
|25    |      \gen_dsp[1].dsp    |DSP_57                               |     1|
|26    |      \gen_dsp[2].dsp    |DSP_58                               |     1|
|27    |      \gen_dsp[3].dsp    |DSP_59                               |     1|
|28    |      \gen_dsp[4].dsp    |DSP_60                               |     1|
|29    |      \gen_dsp[5].dsp    |DSP_61                               |    74|
|30    |    is                   |INSERT_STUFF                         |   134|
|31    |    yenc                 |COMPONENT_ENCODER                    |  1693|
|32    |      \gen_dsp[0].dsp    |DSP                                  |   176|
|33    |      \gen_dsp[10].dsp   |DSP_29                               |     2|
|34    |      \gen_dsp[11].dsp   |DSP_30                               |     9|
|35    |      \gen_dsp[12].cost  |DCT_COSTABLE__parameterized11        |     4|
|36    |      \gen_dsp[12].dsp   |DSP_31                               |     1|
|37    |      \gen_dsp[13].dsp   |DSP_32                               |     9|
|38    |      \gen_dsp[14].dsp   |DSP_33                               |     2|
|39    |      \gen_dsp[15].dsp   |DSP_34                               |     5|
|40    |      \gen_dsp[16].dsp   |DSP_35                               |     6|
|41    |      \gen_dsp[17].dsp   |DSP_36                               |     9|
|42    |      \gen_dsp[18].dsp   |DSP_37                               |     9|
|43    |      \gen_dsp[19].dsp   |DSP_38                               |     6|
|44    |      \gen_dsp[1].dsp    |DSP_39                               |     6|
|45    |      \gen_dsp[20].dsp   |DSP_40                               |     5|
|46    |      \gen_dsp[21].dsp   |DSP_41                               |     5|
|47    |      \gen_dsp[22].dsp   |DSP_42                               |     9|
|48    |      \gen_dsp[23].dsp   |DSP_43                               |     6|
|49    |      \gen_dsp[24].dsp   |DSP_44                               |     9|
|50    |      \gen_dsp[25].dsp   |DSP_45                               |     6|
|51    |      \gen_dsp[26].dsp   |DSP_46                               |     9|
|52    |      \gen_dsp[27].dsp   |DSP_47                               |     5|
|53    |      \gen_dsp[2].dsp    |DSP_48                               |     6|
|54    |      \gen_dsp[3].dsp    |DSP_49                               |     6|
|55    |      \gen_dsp[4].dsp    |DSP_50                               |     9|
|56    |      \gen_dsp[5].dsp    |DSP_51                               |     6|
|57    |      \gen_dsp[6].dsp    |DSP_52                               |     5|
|58    |      \gen_dsp[7].dsp    |DSP_53                               |     9|
|59    |      \gen_dsp[8].dsp    |DSP_54                               |     9|
|60    |      \gen_dsp[9].dsp    |DSP_55                               |     5|
|61    |  pt                     |PASS_THROUGH                         |  1231|
|62    |    \tx[0]               |SERIALIZER10                         |     2|
|63    |    \tx[1]               |SERIALIZER10_11                      |     2|
|64    |    \tx[2]               |SERIALIZER10_12                      |     2|
|65    |    \tx[3]               |SERIALIZER10_13                      |     2|
|66    |    cdc_fifo1            |ASYNC_FIFO                           |   182|
|67    |      rwram              |RAM_26                               |    18|
|68    |    cdc_fifo2            |ASYNC_FIFO_4                         |   138|
|69    |      rwram              |RAM                                  |     2|
|70    |    \genblk1[0].rx       |TMDS_Receiver                        |   202|
|71    |      InputSERDES_X      |InputSERDES_20                       |     4|
|72    |      PhaseAlignX        |PhaseAlign_21                        |   139|
|73    |      SyncBaseOvf        |SyncBase_22                          |     9|
|74    |        SyncAsyncx       |SyncAsync_25                         |     2|
|75    |      SyncBaseRst        |SyncBase__parameterized0_23          |     3|
|76    |        SyncAsyncx       |SyncAsync__parameterized0_24         |     2|
|77    |    \genblk1[1].rx       |TMDS_Receiver_5                      |   201|
|78    |      InputSERDES_X      |InputSERDES_14                       |     4|
|79    |      PhaseAlignX        |PhaseAlign_15                        |   138|
|80    |      SyncBaseOvf        |SyncBase_16                          |     9|
|81    |        SyncAsyncx       |SyncAsync_19                         |     2|
|82    |      SyncBaseRst        |SyncBase__parameterized0_17          |     3|
|83    |        SyncAsyncx       |SyncAsync__parameterized0_18         |     2|
|84    |    \genblk1[2].rx       |TMDS_Receiver_6                      |   202|
|85    |      InputSERDES_X      |InputSERDES                          |     4|
|86    |      PhaseAlignX        |PhaseAlign                           |   138|
|87    |      SyncBaseOvf        |SyncBase                             |     9|
|88    |        SyncAsyncx       |SyncAsync                            |     2|
|89    |      SyncBaseRst        |SyncBase__parameterized0             |     4|
|90    |        SyncAsyncx       |SyncAsync__parameterized0            |     3|
|91    |    sas_des              |SASRESET                             |    23|
|92    |    sas_g                |SASRESET_7                           |    29|
|93    |    sas_idly             |SASRESET_8                           |    22|
|94    |    sas_ref              |SASRESET_9                           |    22|
|95    |    sas_ser              |SASRESET_10                          |    24|
|96    |  \val[0]                |VEC                                  |    75|
|97    |  \val[1]                |VEC_2                                |    67|
|98    |  \val[2]                |VEC_3                                |    75|
+------+-------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 976.445 ; gain = 670.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 976.445 ; gain = 341.426
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 976.445 ; gain = 670.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 411 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 976.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
594 Infos, 277 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 976.445 ; gain = 681.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 976.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/repos/arty-videocap/vivado/arty-videocap.runs/synth_1/CAPTURE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CAPTURE_utilization_synth.rpt -pb CAPTURE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 15 01:07:20 2019...
