#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32027.in[0] (.names)                                                                                                         1.338     3.910
n32027.out[0] (.names)                                                                                                        0.261     4.171
n32026.in[5] (.names)                                                                                                         1.338     5.508
n32026.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~53.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32164.in[0] (.names)                                                                                                         1.338     3.910
n32164.out[0] (.names)                                                                                                        0.261     4.171
n32161.in[5] (.names)                                                                                                         1.338     5.508
n32161.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~62.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31690.in[0] (.names)                                                                                                         1.338     3.910
n31690.out[0] (.names)                                                                                                        0.261     4.171
n31687.in[5] (.names)                                                                                                         1.338     5.508
n31687.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~30.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32132.in[0] (.names)                                                                                                         1.338     3.910
n32132.out[0] (.names)                                                                                                        0.261     4.171
n32131.in[5] (.names)                                                                                                         1.338     5.508
n32131.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~60.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31718.in[0] (.names)                                                                                                         1.338     3.910
n31718.out[0] (.names)                                                                                                        0.261     4.171
n31717.in[5] (.names)                                                                                                         1.338     5.508
n31717.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~32.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31747.in[0] (.names)                                                                                                         1.338     3.910
n31747.out[0] (.names)                                                                                                        0.261     4.171
n31746.in[5] (.names)                                                                                                         1.338     5.508
n31746.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~34.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32087.in[0] (.names)                                                                                                         1.338     3.910
n32087.out[0] (.names)                                                                                                        0.261     4.171
n32086.in[5] (.names)                                                                                                         1.338     5.508
n32086.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~57.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32072.in[0] (.names)                                                                                                         1.338     3.910
n32072.out[0] (.names)                                                                                                        0.261     4.171
n32071.in[5] (.names)                                                                                                         1.338     5.508
n32071.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~56.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32057.in[0] (.names)                                                                                                         1.338     3.910
n32057.out[0] (.names)                                                                                                        0.261     4.171
n32056.in[5] (.names)                                                                                                         1.338     5.508
n32056.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~55.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31269.in[0] (.names)                                                                                                        1.338     3.910
n31269.out[0] (.names)                                                                                                       0.261     4.171
n31268.in[5] (.names)                                                                                                        1.338     5.508
n31268.out[0] (.names)                                                                                                       0.261     5.769
matrix_multiplication^data_from_out_mat~2.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                      8.706

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.706
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.706


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32012.in[0] (.names)                                                                                                         1.338     3.910
n32012.out[0] (.names)                                                                                                        0.261     4.171
n32011.in[5] (.names)                                                                                                         1.338     5.508
n32011.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~52.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31997.in[0] (.names)                                                                                                         1.338     3.910
n31997.out[0] (.names)                                                                                                        0.261     4.171
n31996.in[5] (.names)                                                                                                         1.338     5.508
n31996.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~51.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31967.in[0] (.names)                                                                                                         1.338     3.910
n31967.out[0] (.names)                                                                                                        0.261     4.171
n31966.in[5] (.names)                                                                                                         1.338     5.508
n31966.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~49.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31952.in[0] (.names)                                                                                                         1.338     3.910
n31952.out[0] (.names)                                                                                                        0.261     4.171
n31951.in[5] (.names)                                                                                                         1.338     5.508
n31951.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~48.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31908.in[0] (.names)                                                                                                         1.338     3.910
n31908.out[0] (.names)                                                                                                        0.261     4.171
n31907.in[5] (.names)                                                                                                         1.338     5.508
n31907.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~45.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31790.in[0] (.names)                                                                                                         1.338     3.910
n31790.out[0] (.names)                                                                                                        0.261     4.171
n31789.in[5] (.names)                                                                                                         1.338     5.508
n31789.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~37.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31848.in[0] (.names)                                                                                                         1.338     3.910
n31848.out[0] (.names)                                                                                                        0.261     4.171
n31847.in[5] (.names)                                                                                                         1.338     5.508
n31847.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~41.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31819.in[0] (.names)                                                                                                         1.338     3.910
n31819.out[0] (.names)                                                                                                        0.261     4.171
n31818.in[5] (.names)                                                                                                         1.338     5.508
n31818.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~39.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31658.in[0] (.names)                                                                                                         1.338     3.910
n31658.out[0] (.names)                                                                                                        0.261     4.171
n31657.in[5] (.names)                                                                                                         1.338     5.508
n31657.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~28.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31284.in[0] (.names)                                                                                                        1.338     3.910
n31284.out[0] (.names)                                                                                                       0.261     4.171
n31283.in[5] (.names)                                                                                                        1.338     5.508
n31283.out[0] (.names)                                                                                                       0.261     5.769
matrix_multiplication^data_from_out_mat~3.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                      8.706

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.706
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.706


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31345.in[0] (.names)                                                                                                        1.338     3.910
n31345.out[0] (.names)                                                                                                       0.261     4.171
n31344.in[5] (.names)                                                                                                        1.338     5.508
n31344.out[0] (.names)                                                                                                       0.261     5.769
matrix_multiplication^data_from_out_mat~7.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                      8.706

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.706
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.706


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31374.in[0] (.names)                                                                                                        1.338     3.910
n31374.out[0] (.names)                                                                                                       0.261     4.171
n31373.in[5] (.names)                                                                                                        1.338     5.508
n31373.out[0] (.names)                                                                                                       0.261     5.769
matrix_multiplication^data_from_out_mat~9.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                      8.706

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.706
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.706


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31434.in[0] (.names)                                                                                                         1.338     3.910
n31434.out[0] (.names)                                                                                                        0.261     4.171
n31433.in[5] (.names)                                                                                                         1.338     5.508
n31433.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~13.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31478.in[0] (.names)                                                                                                         1.338     3.910
n31478.out[0] (.names)                                                                                                        0.261     4.171
n31477.in[5] (.names)                                                                                                         1.338     5.508
n31477.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~16.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31493.in[0] (.names)                                                                                                         1.338     3.910
n31493.out[0] (.names)                                                                                                        0.261     4.171
n31492.in[5] (.names)                                                                                                         1.338     5.508
n31492.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~17.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31523.in[0] (.names)                                                                                                         1.338     3.910
n31523.out[0] (.names)                                                                                                        0.261     4.171
n31522.in[5] (.names)                                                                                                         1.338     5.508
n31522.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~19.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31538.in[0] (.names)                                                                                                         1.338     3.910
n31538.out[0] (.names)                                                                                                        0.261     4.171
n31537.in[5] (.names)                                                                                                         1.338     5.508
n31537.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~20.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31553.in[0] (.names)                                                                                                         1.338     3.910
n31553.out[0] (.names)                                                                                                        0.261     4.171
n31552.in[5] (.names)                                                                                                         1.338     5.508
n31552.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~21.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31583.in[0] (.names)                                                                                                         1.338     3.910
n31583.out[0] (.names)                                                                                                        0.261     4.171
n31582.in[5] (.names)                                                                                                         1.338     5.508
n31582.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~23.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31598.in[0] (.names)                                                                                                         1.338     3.910
n31598.out[0] (.names)                                                                                                        0.261     4.171
n31597.in[5] (.names)                                                                                                         1.338     5.508
n31597.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~24.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_01.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31613.in[0] (.names)                                                                                                         1.338     3.910
n31613.out[0] (.names)                                                                                                        0.261     4.171
n31612.in[5] (.names)                                                                                                         1.338     5.508
n31612.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~25.in[2] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                    0.261     7.368
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                            1.338     8.706
data arrival time                                                                                                                       8.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.706


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31391.in[0] (.names)                                                                                                         1.338     3.910
n31391.out[0] (.names)                                                                                                        0.261     4.171
n31389.in[3] (.names)                                                                                                         1.338     5.508
n31389.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~10.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                    0.261     7.342
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31646.in[0] (.names)                                                                                                         1.338     3.910
n31646.out[0] (.names)                                                                                                        0.261     4.171
n31644.in[3] (.names)                                                                                                         1.338     5.508
n31644.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~27.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                    0.261     7.342
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31778.in[0] (.names)                                                                                                         1.338     3.910
n31778.out[0] (.names)                                                                                                        0.261     4.171
n31776.in[3] (.names)                                                                                                         1.338     5.508
n31776.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~36.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                    0.261     7.342
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31301.in[0] (.names)                                                                                                        1.338     3.910
n31301.out[0] (.names)                                                                                                       0.261     4.171
n31299.in[3] (.names)                                                                                                        1.338     5.508
n31299.out[0] (.names)                                                                                                       0.235     5.743
matrix_multiplication^data_from_out_mat~4.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                    0.261     7.342
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                      8.680

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.680
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.680


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31675.in[0] (.names)                                                                                                         1.338     3.910
n31675.out[0] (.names)                                                                                                        0.261     4.171
n31673.in[3] (.names)                                                                                                         1.338     5.508
n31673.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~29.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                    0.261     7.342
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32040.in[0] (.names)                                                                                                         1.338     3.910
n32040.out[0] (.names)                                                                                                        0.261     4.171
n32037.in[2] (.names)                                                                                                         1.338     5.508
n32037.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~54.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31417.in[0] (.names)                                                                                                         1.338     3.910
n31417.out[0] (.names)                                                                                                        0.261     4.171
n31414.in[2] (.names)                                                                                                         1.338     5.508
n31414.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~12.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31891.in[0] (.names)                                                                                                         1.338     3.910
n31891.out[0] (.names)                                                                                                        0.261     4.171
n31888.in[2] (.names)                                                                                                         1.338     5.508
n31888.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~44.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31832.in[0] (.names)                                                                                                         1.338     3.910
n31832.out[0] (.names)                                                                                                        0.261     4.171
n31829.in[2] (.names)                                                                                                         1.338     5.508
n31829.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~40.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31921.in[0] (.names)                                                                                                         1.338     3.910
n31921.out[0] (.names)                                                                                                        0.261     4.171
n31918.in[2] (.names)                                                                                                         1.338     5.508
n31918.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~46.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31805.in[0] (.names)                                                                                                         1.338     3.910
n31805.out[0] (.names)                                                                                                        0.261     4.171
n31804.in[3] (.names)                                                                                                         1.338     5.508
n31804.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~38.in[4] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31762.in[0] (.names)                                                                                                         1.338     3.910
n31762.out[0] (.names)                                                                                                        0.261     4.171
n31761.in[3] (.names)                                                                                                         1.338     5.508
n31761.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~35.in[4] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31733.in[0] (.names)                                                                                                         1.338     3.910
n31733.out[0] (.names)                                                                                                        0.261     4.171
n31732.in[3] (.names)                                                                                                         1.338     5.508
n31732.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~33.in[4] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31566.in[0] (.names)                                                                                                         1.338     3.910
n31566.out[0] (.names)                                                                                                        0.261     4.171
n31563.in[2] (.names)                                                                                                         1.338     5.508
n31563.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~22.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31506.in[0] (.names)                                                                                                         1.338     3.910
n31506.out[0] (.names)                                                                                                        0.261     4.171
n31503.in[2] (.names)                                                                                                         1.338     5.508
n31503.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~18.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31464.in[0] (.names)                                                                                                         1.338     3.910
n31464.out[0] (.names)                                                                                                        0.261     4.171
n31463.in[3] (.names)                                                                                                         1.338     5.508
n31463.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~15.in[4] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31447.in[0] (.names)                                                                                                         1.338     3.910
n31447.out[0] (.names)                                                                                                        0.261     4.171
n31444.in[2] (.names)                                                                                                         1.338     5.508
n31444.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~14.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31358.in[0] (.names)                                                                                                        1.338     3.910
n31358.out[0] (.names)                                                                                                       0.261     4.171
n31355.in[2] (.names)                                                                                                        1.338     5.508
n31355.out[0] (.names)                                                                                                       0.261     5.769
matrix_multiplication^data_from_out_mat~8.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                      8.680

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.680
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.680


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31255.in[0] (.names)                                                                                                        1.338     3.910
n31255.out[0] (.names)                                                                                                       0.261     4.171
n31254.in[3] (.names)                                                                                                        1.338     5.508
n31254.out[0] (.names)                                                                                                       0.261     5.769
matrix_multiplication^data_from_out_mat~1.in[4] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                      8.680

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.680
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.680


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31241.in[0] (.names)                                                                                                        1.338     3.910
n31241.out[0] (.names)                                                                                                       0.261     4.171
n31240.in[3] (.names)                                                                                                        1.338     5.508
n31240.out[0] (.names)                                                                                                       0.261     5.769
matrix_multiplication^data_from_out_mat~0.in[4] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                      8.680

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.680
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.680


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32149.in[0] (.names)                                                                                                         1.338     3.910
n32149.out[0] (.names)                                                                                                        0.261     4.171
n32147.in[3] (.names)                                                                                                         1.338     5.508
n32147.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~61.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                    0.261     7.342
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31938.in[0] (.names)                                                                                                         1.338     3.910
n31938.out[0] (.names)                                                                                                        0.261     4.171
n31937.in[3] (.names)                                                                                                         1.338     5.508
n31937.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~47.in[4] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32120.in[0] (.names)                                                                                                         1.338     3.910
n32120.out[0] (.names)                                                                                                        0.261     4.171
n32118.in[3] (.names)                                                                                                         1.338     5.508
n32118.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~59.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                    0.261     7.342
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_17.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31980.in[0] (.names)                                                                                                         1.338     3.910
n31980.out[0] (.names)                                                                                                        0.261     4.171
n31977.in[2] (.names)                                                                                                         1.338     5.508
n31977.out[0] (.names)                                                                                                        0.261     5.769
matrix_multiplication^data_from_out_mat~50.in[3] (.names)                                                                     1.338     7.107
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                    0.235     7.342
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31865.in[0] (.names)                                                                                                         1.338     3.910
n31865.out[0] (.names)                                                                                                        0.261     4.171
n31863.in[3] (.names)                                                                                                         1.338     5.508
n31863.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~42.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                    0.261     7.342
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                            1.338     8.680
data arrival time                                                                                                                       8.680

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.680
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.680


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31877.in[0] (.names)                                                                                                         1.338     3.910
n31877.out[0] (.names)                                                                                                        0.261     4.171
n31876.in[3] (.names)                                                                                                         1.338     5.508
n31876.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~43.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                    0.235     7.316
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                            1.338     8.654
data arrival time                                                                                                                       8.654

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.654
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.654


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31325.in[0] (.names)                                                                                                        1.338     3.910
n31325.out[0] (.names)                                                                                                       0.261     4.171
n31324.in[3] (.names)                                                                                                        1.338     5.508
n31324.out[0] (.names)                                                                                                       0.235     5.743
matrix_multiplication^data_from_out_mat~6.in[0] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                    0.235     7.316
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                            1.338     8.654
data arrival time                                                                                                                      8.654

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.654
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.654


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31313.in[0] (.names)                                                                                                        1.338     3.910
n31313.out[0] (.names)                                                                                                       0.261     4.171
n31312.in[3] (.names)                                                                                                        1.338     5.508
n31312.out[0] (.names)                                                                                                       0.235     5.743
matrix_multiplication^data_from_out_mat~5.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                    0.235     7.316
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                            1.338     8.654
data arrival time                                                                                                                      8.654

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -8.654
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -8.654


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31628.in[0] (.names)                                                                                                         1.338     3.910
n31628.out[0] (.names)                                                                                                        0.261     4.171
n31627.in[3] (.names)                                                                                                         1.338     5.508
n31627.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~26.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                    0.235     7.316
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                            1.338     8.654
data arrival time                                                                                                                       8.654

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.654
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.654


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32172.in[0] (.names)                                                                                                         1.338     3.910
n32172.out[0] (.names)                                                                                                        0.261     4.171
n32171.in[3] (.names)                                                                                                         1.338     5.508
n32171.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~63.in[0] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                    0.235     7.316
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                            1.338     8.654
data arrival time                                                                                                                       8.654

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.654
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.654


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_26.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31698.in[0] (.names)                                                                                                         1.338     3.910
n31698.out[0] (.names)                                                                                                        0.261     4.171
n31697.in[3] (.names)                                                                                                         1.338     5.508
n31697.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~31.in[0] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                    0.235     7.316
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                            1.338     8.654
data arrival time                                                                                                                       8.654

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.654
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.654


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n32102.in[0] (.names)                                                                                                         1.338     3.910
n32102.out[0] (.names)                                                                                                        0.261     4.171
n32101.in[3] (.names)                                                                                                         1.338     5.508
n32101.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~58.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                    0.235     7.316
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                            1.338     8.654
data arrival time                                                                                                                       8.654

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.654
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.654


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_27.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n31403.in[0] (.names)                                                                                                         1.338     3.910
n31403.out[0] (.names)                                                                                                        0.261     4.171
n31402.in[3] (.names)                                                                                                         1.338     5.508
n31402.out[0] (.names)                                                                                                        0.235     5.743
matrix_multiplication^data_from_out_mat~11.in[2] (.names)                                                                     1.338     7.081
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                    0.235     7.316
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                            1.338     8.654
data arrival time                                                                                                                       8.654

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -8.654
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -8.654


#Path 65
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_46_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19911.in[1] (.names)                                                                                                                                                           1.338     2.896
n19911.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_46_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_46_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 66
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_46_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19901.in[1] (.names)                                                                                                                                                           1.338     2.896
n19901.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_46_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_46_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 67
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_46_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19891.in[1] (.names)                                                                                                                                                           1.338     2.896
n19891.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_46_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_46_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 68
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_46_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19881.in[1] (.names)                                                                                                                                                           1.338     2.896
n19881.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_46_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_46_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 69
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_36_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n20011.in[1] (.names)                                                                                                                                                           1.338     2.896
n20011.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_36_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_36_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 70
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_36_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n20001.in[1] (.names)                                                                                                                                                           1.338     2.896
n20001.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_36_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_36_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 71
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_36_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19991.in[1] (.names)                                                                                                                                                           1.338     2.896
n19991.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_36_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_36_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 72
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_36_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19981.in[1] (.names)                                                                                                                                                           1.338     2.896
n19981.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_36_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_36_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 73
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_36_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19971.in[1] (.names)                                                                                                                                                           1.338     2.896
n19971.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_36_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_36_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 74
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_36_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19961.in[1] (.names)                                                                                                                                                           1.338     2.896
n19961.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_36_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_36_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 75
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_36_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_36^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19951.in[1] (.names)                                                                                                                                                           1.338     2.896
n19951.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_36_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_36_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 76
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_26_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n20081.in[1] (.names)                                                                                                                                                           1.338     2.896
n20081.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_26_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_26_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 77
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_26_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n20071.in[1] (.names)                                                                                                                                                           1.338     2.896
n20071.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_26_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_26_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 78
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_26_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n20061.in[1] (.names)                                                                                                                                                           1.338     2.896
n20061.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_26_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_26_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 79
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_26_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n20051.in[1] (.names)                                                                                                                                                           1.338     2.896
n20051.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_26_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_26_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 80
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_26_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n20041.in[1] (.names)                                                                                                                                                           1.338     2.896
n20041.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_26_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_26_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 81
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_26_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_26^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n20031.in[1] (.names)                                                                                                                                                           1.338     2.896
n20031.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_26_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_26_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 82
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_56_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19871.in[1] (.names)                                                                                                                                                           1.338     2.896
n19871.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_56_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_56_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 83
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_66_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19801.in[1] (.names)                                                                                                                                                           1.338     2.896
n19801.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_66_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_66_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 84
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_47^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_47_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_47^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_47^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19251.in[1] (.names)                                                                                                                                                           1.338     2.896
n19251.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_47_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_47_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 85
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_66_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19791.in[1] (.names)                                                                                                                                                           1.338     2.896
n19791.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_66_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_66_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 86
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_66_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19781.in[1] (.names)                                                                                                                                                           1.338     2.896
n19781.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_66_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_66_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 87
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_66_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19771.in[1] (.names)                                                                                                                                                           1.338     2.896
n19771.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_66_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_66_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 88
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_66_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19761.in[1] (.names)                                                                                                                                                           1.338     2.896
n19761.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_66_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_66_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 89
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_66_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19751.in[1] (.names)                                                                                                                                                           1.338     2.896
n19751.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_66_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_66_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 90
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_66_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_66^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19741.in[1] (.names)                                                                                                                                                           1.338     2.896
n19741.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_66_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_66_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 91
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_46_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19921.in[1] (.names)                                                                                                                                                           1.338     2.896
n19921.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_46_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_46_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 92
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_56_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19861.in[1] (.names)                                                                                                                                                           1.338     2.896
n19861.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_56_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_56_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 93
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_56_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19851.in[1] (.names)                                                                                                                                                           1.338     2.896
n19851.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_56_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_56_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 94
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_56_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19841.in[1] (.names)                                                                                                                                                           1.338     2.896
n19841.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_56_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_56_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 95
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_56_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19831.in[1] (.names)                                                                                                                                                           1.338     2.896
n19831.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_56_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_56_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 96
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_56_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19821.in[1] (.names)                                                                                                                                                           1.338     2.896
n19821.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_56_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_56_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 97
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_56_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_56^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19811.in[1] (.names)                                                                                                                                                           1.338     2.896
n19811.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_56_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_56_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 98
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_46_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19941.in[1] (.names)                                                                                                                                                           1.338     2.896
n19941.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_46_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_46_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 99
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_46_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_46^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19931.in[1] (.names)                                                                                                                                                           1.338     2.896
n19931.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_46_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_46_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#Path 100
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_57^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_57_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_57^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_57^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n19191.in[1] (.names)                                                                                                                                                           1.338     2.896
n19191.out[0] (.names)                                                                                                                                                          0.235     3.131
matrix_multiplication^c_addr_57_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                         4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                     0.000     0.000
matrix_multiplication^c_addr_57_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                               0.000     1.338
cell setup time                                                                                                                                                                -0.066     1.272
data required time                                                                                                                                                                        1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        1.272
data arrival time                                                                                                                                                                        -4.468
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -3.197


#End of timing report
