./obj_dir/Vcache_bank_tb
Trying a WRITE - MISS
Sending in MSHR Entry
Completed START, should begin BLOCK_PULL now
  ram_mem_complete: 1, ram_mem_addr: 000000f0, ram_mem_store: 00000000, ram_mem_WEN: 0, ram_mem_REN: 1, tb_cache_bank_busy: 1
  ram_mem_complete: 1, ram_mem_addr: 000000f4, ram_mem_store: 00000000, ram_mem_WEN: 0, ram_mem_REN: 1, tb_cache_bank_busy: 1
  ram_mem_complete: 1, ram_mem_addr: 000000f8, ram_mem_store: 00000000, ram_mem_WEN: 0, ram_mem_REN: 1, tb_cache_bank_busy: 1
  ram_mem_complete: 1, ram_mem_addr: 000000fc, ram_mem_store: 00000000, ram_mem_WEN: 0, ram_mem_REN: 1, tb_cache_bank_busy: 1
Completed BLOCK_PULL, should begin VICTIM_EJECT now
  ram_mem_complete: 1, ram_mem_addr: 000000f0, ram_mem_store: 00000000, ram_mem_WEN: 1, ram_mem_REN: 0, tb_cache_bank_busy: 1
  ram_mem_complete: 1, ram_mem_addr: 000000f4, ram_mem_store: 00000000, ram_mem_WEN: 1, ram_mem_REN: 0, tb_cache_bank_busy: 1
  ram_mem_complete: 1, ram_mem_addr: 000000f8, ram_mem_store: 00000000, ram_mem_WEN: 1, ram_mem_REN: 0, tb_cache_bank_busy: 1
  ram_mem_complete: 1, ram_mem_addr: 000000fc, ram_mem_store: 00000000, ram_mem_WEN: 1, ram_mem_REN: 0, tb_cache_bank_busy: 1
Completed VICTIM_EJECT, should begin FINISH now
  tb_scheduler_uuid_out: 9, ram_mem_complete: 0, ram_mem_addr: 00000000, ram_mem_store: 00000000, ram_mem_WEN: 0, ram_mem_REN: 0, tb_cache_bank_busy: 1
Trying a READ - HIT
  tb_scheduler_data_out:       2048, tb_scheduler_uuid_out: 0, tb_scheduler_hit: 1
- src/testbench/cache_bank_tb.sv:196: Verilog $finish