ibrary ieee;
use ieee.std_logic_1164.all;

Entity OddParity is
Generic ( N : natural := 8 );
Port ( X : in std_logic_vector( N-1 downto 0 );
IsOdd : out std_logic );
End Entity OddParity;