Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jun 15 13:15:30 2024
| Host         : LA-1497 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           16 |
| No           | No                    | Yes                    |              64 |           28 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |              27 |           13 |
| Yes          | Yes                   | No                     |             391 |          117 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                           Enable Signal                           |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_RX |                                                                   |                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/i                                    | design_1_i/kalkulator_0/inst/p_0_in                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/keys_int[10]_i_1_n_0                  | design_1_i/pmod_keypad_0/U0/row_debounce[0].debounce_keys/reset_n_0             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/keys_int[2]_i_1_n_0                   | design_1_i/pmod_keypad_0/U0/row_debounce[0].debounce_keys/reset_n_0             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/keys_int[0]_i_1_n_0                   | design_1_i/pmod_keypad_0/U0/row_debounce[0].debounce_keys/reset_n_0             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/keys_int[3]_i_1_n_0                   | design_1_i/pmod_keypad_0/U0/row_debounce[0].debounce_keys/reset_n_0             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/data1__1                             | design_1_i/kalkulator_0/inst/p_0_in                                             |                2 |              4 |         2.00 |
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_TX |                                                                   |                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/data2__0                             | design_1_i/kalkulator_0/inst/p_0_in                                             |                2 |              4 |         2.00 |
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_TX | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/cnt[3]_i_2_n_0           | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/cnt[3]_i_1_n_0                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | RST_IBUF                                                          |                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    |                                                                   | design_1_i/kalkulator_0/inst/p_0_in                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/send_lcd                             | design_1_i/SERIAL_TX_FIFO_0/inst/clear                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/SERIAL_TX_FIFO_0/inst/rd_cnt                           | design_1_i/SERIAL_TX_FIFO_0/inst/rd_cnt[3]_i_1_n_0                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/number                               | design_1_i/kalkulator_0/inst/p_0_in                                             |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/set                                  | design_1_i/kalkulator_0/inst/p_0_in                                             |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/bin2bcd_0/inst/data_bcd[11]_i_1_n_0                    |                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/data_to_bcd[7]_i_1_n_0               | design_1_i/kalkulator_0/inst/p_0_in                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/data2[7]_i_1_n_0                     | design_1_i/kalkulator_0/inst/p_0_in                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/data1[7]_i_1_n_0                     | design_1_i/kalkulator_0/inst/p_0_in                                             |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/data_lcd[7]_i_2_n_0                  | design_1_i/kalkulator_0/inst/p_0_in                                             |                4 |              8 |         2.00 |
|  design_1_i/SERIAL_CLOCK_0/inst/CLK_TX | design_1_i/SERIAL_TX_FIFO_0/inst/uart_tx/tx_data                  |                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/FSM_onehot_columns[10]_i_1_n_0        | design_1_i/pmod_keypad_0/U0/row_debounce[0].debounce_keys/reset_n_0             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/kalkulator_0/inst/send_lcd                             |                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/keys_stored[0]_i_2_n_0                | design_1_i/pmod_keypad_0/U0/keys_stored[0]_i_1_n_0                              |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[9].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[9].debounce_keys/count[0]_i_1__8_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[0].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[0].debounce_keys/count[0]_i_1_n_0      |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count0 | design_1_i/pmod_keypad_0/U0/row_debounce[11].debounce_keys/count[0]_i_1__10_n_0 |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[7].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[7].debounce_keys/count[0]_i_1__6_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[6].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[6].debounce_keys/count[0]_i_1__5_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[12].debounce_keys/count0 | design_1_i/pmod_keypad_0/U0/row_debounce[12].debounce_keys/count[0]_i_1__11_n_0 |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[13].debounce_keys/count0 | design_1_i/pmod_keypad_0/U0/row_debounce[13].debounce_keys/count[0]_i_1__12_n_0 |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[1].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[1].debounce_keys/count[0]_i_1__0_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[15].debounce_keys/count0 | design_1_i/pmod_keypad_0/U0/row_debounce[15].debounce_keys/count[0]_i_1__14_n_0 |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[5].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[5].debounce_keys/count[0]_i_1__4_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[4].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[4].debounce_keys/count[0]_i_1__3_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[3].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[3].debounce_keys/count[0]_i_1__2_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/count0 | design_1_i/pmod_keypad_0/U0/row_debounce[14].debounce_keys/count[0]_i_1__13_n_0 |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[2].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[2].debounce_keys/count[0]_i_1__1_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/count0  | design_1_i/pmod_keypad_0/U0/row_debounce[8].debounce_keys/count[0]_i_1__7_n_0   |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    | design_1_i/pmod_keypad_0/U0/row_debounce[10].debounce_keys/count0 | design_1_i/pmod_keypad_0/U0/row_debounce[10].debounce_keys/count[0]_i_1__9_n_0  |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1    |                                                                   |                                                                                 |               14 |             42 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1    |                                                                   | design_1_i/pmod_keypad_0/U0/row_debounce[0].debounce_keys/reset_n_0             |               28 |             64 |         2.29 |
+----------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+


