
timer_IC_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a58  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08006c28  08006c28  00016c28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007044  08007044  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08007044  08007044  00017044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800704c  0800704c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800704c  0800704c  0001704c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007050  08007050  00017050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007054  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  200001e0  08007234  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  08007234  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e21c  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d00  00000000  00000000  0002e42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c80  00000000  00000000  00030130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc8  00000000  00000000  00030db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002288f  00000000  00000000  00031978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ed13  00000000  00000000  00054207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1e80  00000000  00000000  00062f1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00134d9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004668  00000000  00000000  00134dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006c10 	.word	0x08006c10

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08006c10 	.word	0x08006c10

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <SysTick_Handler>:

extern TIM_HandleTypeDef htimer2;
extern TIM_HandleTypeDef htimer6;

void SysTick_Handler (void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000ef0:	f000 fc56 	bl	80017a0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000ef4:	f000 fda2 	bl	8001a3c <HAL_SYSTICK_IRQHandler>
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}

08000efc <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htimer2);
 8000f00:	4802      	ldr	r0, [pc, #8]	; (8000f0c <TIM2_IRQHandler+0x10>)
 8000f02:	f001 ffdf 	bl	8002ec4 <HAL_TIM_IRQHandler>
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200001fc 	.word	0x200001fc

08000f10 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000f14:	2120      	movs	r1, #32
 8000f16:	4804      	ldr	r0, [pc, #16]	; (8000f28 <TIM6_DAC_IRQHandler+0x18>)
 8000f18:	f000 ff32 	bl	8001d80 <HAL_GPIO_TogglePin>
	HAL_TIM_IRQHandler(&htimer6);
 8000f1c:	4803      	ldr	r0, [pc, #12]	; (8000f2c <TIM6_DAC_IRQHandler+0x1c>)
 8000f1e:	f001 ffd1 	bl	8002ec4 <HAL_TIM_IRQHandler>
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40020000 	.word	0x40020000
 8000f2c:	20000244 	.word	0x20000244

08000f30 <main>:
uint32_t input_captures[2] = {0};
uint8_t count=1;
volatile uint8_t is_capture_done = FALSE;

int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b0a4      	sub	sp, #144	; 0x90
 8000f34:	af00      	add	r7, sp, #0
	uint32_t capture_difference =0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	double timer2_cnt_freq=0;
 8000f3c:	f04f 0200 	mov.w	r2, #0
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	double timer2_cnt_res=0;
 8000f48:	f04f 0200 	mov.w	r2, #0
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	double user_signal_time_period =0;
 8000f54:	f04f 0200 	mov.w	r2, #0
 8000f58:	f04f 0300 	mov.w	r3, #0
 8000f5c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	double user_signal_freq=0;
 8000f60:	f04f 0200 	mov.w	r2, #0
 8000f64:	f04f 0300 	mov.w	r3, #0
 8000f68:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	char usr_msg[100];
	HAL_Init();
 8000f6c:	f000 fbc6 	bl	80016fc <HAL_Init>

	//SystemClockConfig(SYS_CLOCK_FREQ_50_MHZ);

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 8000f70:	2032      	movs	r0, #50	; 0x32
 8000f72:	f000 f885 	bl	8001080 <SystemClock_Config_HSE>

	GPIO_Init();
 8000f76:	f000 f921 	bl	80011bc <GPIO_Init>

	UART2_Init();
 8000f7a:	f000 f95d 	bl	8001238 <UART2_Init>

	TIMER6_Init();
 8000f7e:	f000 f941 	bl	8001204 <TIMER6_Init>

	TIMER2_Init();
 8000f82:	f000 f97f 	bl	8001284 <TIMER2_Init>

	LSE_Configuration();
 8000f86:	f000 f9af 	bl	80012e8 <LSE_Configuration>

    HAL_TIM_Base_Start_IT(&htimer6);
 8000f8a:	4836      	ldr	r0, [pc, #216]	; (8001064 <main+0x134>)
 8000f8c:	f001 fdb2 	bl	8002af4 <HAL_TIM_Base_Start_IT>

	HAL_TIM_IC_Start_IT(&htimer2,TIM_CHANNEL_1);
 8000f90:	2100      	movs	r1, #0
 8000f92:	4835      	ldr	r0, [pc, #212]	; (8001068 <main+0x138>)
 8000f94:	f001 fe6e 	bl	8002c74 <HAL_TIM_IC_Start_IT>

	while(1)
	{
		if(is_capture_done)
 8000f98:	4b34      	ldr	r3, [pc, #208]	; (800106c <main+0x13c>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d0fa      	beq.n	8000f98 <main+0x68>
		{
			if(input_captures[1] > input_captures[0])
 8000fa2:	4b33      	ldr	r3, [pc, #204]	; (8001070 <main+0x140>)
 8000fa4:	685a      	ldr	r2, [r3, #4]
 8000fa6:	4b32      	ldr	r3, [pc, #200]	; (8001070 <main+0x140>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d907      	bls.n	8000fbe <main+0x8e>
				capture_difference = input_captures[1] - input_captures[0];
 8000fae:	4b30      	ldr	r3, [pc, #192]	; (8001070 <main+0x140>)
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	4b2f      	ldr	r3, [pc, #188]	; (8001070 <main+0x140>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000fbc:	e007      	b.n	8000fce <main+0x9e>
			else
				capture_difference = (0XFFFFFFFF -input_captures[0]) + input_captures[1];
 8000fbe:	4b2c      	ldr	r3, [pc, #176]	; (8001070 <main+0x140>)
 8000fc0:	685a      	ldr	r2, [r3, #4]
 8000fc2:	4b2b      	ldr	r3, [pc, #172]	; (8001070 <main+0x140>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c


		timer2_cnt_freq = (HAL_RCC_GetPCLK1Freq() * 2 ) / (htimer2.Init.Prescaler + 1);
 8000fce:	f001 f84b 	bl	8002068 <HAL_RCC_GetPCLK1Freq>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	005a      	lsls	r2, r3, #1
 8000fd6:	4b24      	ldr	r3, [pc, #144]	; (8001068 <main+0x138>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff faaf 	bl	8000544 <__aeabi_ui2d>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	460b      	mov	r3, r1
 8000fea:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
		timer2_cnt_res = 1/ timer2_cnt_freq;
 8000fee:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8000ff2:	f04f 0000 	mov.w	r0, #0
 8000ff6:	491f      	ldr	r1, [pc, #124]	; (8001074 <main+0x144>)
 8000ff8:	f7ff fc48 	bl	800088c <__aeabi_ddiv>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		user_signal_time_period = capture_difference * timer2_cnt_res;
 8001004:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001008:	f7ff fa9c 	bl	8000544 <__aeabi_ui2d>
 800100c:	4602      	mov	r2, r0
 800100e:	460b      	mov	r3, r1
 8001010:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001014:	f7ff fb10 	bl	8000638 <__aeabi_dmul>
 8001018:	4602      	mov	r2, r0
 800101a:	460b      	mov	r3, r1
 800101c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
		user_signal_freq = 1/user_signal_time_period ;
 8001020:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001024:	f04f 0000 	mov.w	r0, #0
 8001028:	4912      	ldr	r1, [pc, #72]	; (8001074 <main+0x144>)
 800102a:	f7ff fc2f 	bl	800088c <__aeabi_ddiv>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68

		sprintf(usr_msg,"Frequency of the signal applied = %.2f Hz\r\n",user_signal_freq ); // @suppress("Float formatting support")
 8001036:	1d38      	adds	r0, r7, #4
 8001038:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800103c:	490e      	ldr	r1, [pc, #56]	; (8001078 <main+0x148>)
 800103e:	f003 fb6d 	bl	800471c <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)usr_msg,strlen(usr_msg),HAL_MAX_DELAY);
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff f8e3 	bl	8000210 <strlen>
 800104a:	4603      	mov	r3, r0
 800104c:	b29a      	uxth	r2, r3
 800104e:	1d39      	adds	r1, r7, #4
 8001050:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001054:	4809      	ldr	r0, [pc, #36]	; (800107c <main+0x14c>)
 8001056:	f002 fb51 	bl	80036fc <HAL_UART_Transmit>

		is_capture_done = FALSE;
 800105a:	4b04      	ldr	r3, [pc, #16]	; (800106c <main+0x13c>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
		if(is_capture_done)
 8001060:	e79a      	b.n	8000f98 <main+0x68>
 8001062:	bf00      	nop
 8001064:	20000244 	.word	0x20000244
 8001068:	200001fc 	.word	0x200001fc
 800106c:	200002d8 	.word	0x200002d8
 8001070:	200002d0 	.word	0x200002d0
 8001074:	3ff00000 	.word	0x3ff00000
 8001078:	08006c28 	.word	0x08006c28
 800107c:	2000028c 	.word	0x2000028c

08001080 <SystemClock_Config_HSE>:
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);

}

void SystemClock_Config_HSE(uint8_t clock_freq)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b096      	sub	sp, #88	; 0x58
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef Osc_Init;
	RCC_ClkInitTypeDef Clock_Init;
    uint8_t flash_latency=0;
 800108a:	2300      	movs	r3, #0
 800108c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_HSI ;
 8001090:	2307      	movs	r3, #7
 8001092:	61fb      	str	r3, [r7, #28]
	Osc_Init.HSEState = RCC_HSE_ON;
 8001094:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001098:	623b      	str	r3, [r7, #32]
	Osc_Init.LSEState = RCC_LSE_ON;
 800109a:	2301      	movs	r3, #1
 800109c:	627b      	str	r3, [r7, #36]	; 0x24
	Osc_Init.HSIState = RCC_HSI_ON;
 800109e:	2301      	movs	r3, #1
 80010a0:	62bb      	str	r3, [r7, #40]	; 0x28
	Osc_Init.PLL.PLLState = RCC_PLL_ON;
 80010a2:	2302      	movs	r3, #2
 80010a4:	637b      	str	r3, [r7, #52]	; 0x34
	Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010aa:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clock_freq)
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	2b78      	cmp	r3, #120	; 0x78
 80010b0:	d038      	beq.n	8001124 <SystemClock_Config_HSE+0xa4>
 80010b2:	2b78      	cmp	r3, #120	; 0x78
 80010b4:	dc7c      	bgt.n	80011b0 <SystemClock_Config_HSE+0x130>
 80010b6:	2b32      	cmp	r3, #50	; 0x32
 80010b8:	d002      	beq.n	80010c0 <SystemClock_Config_HSE+0x40>
 80010ba:	2b54      	cmp	r3, #84	; 0x54
 80010bc:	d019      	beq.n	80010f2 <SystemClock_Config_HSE+0x72>
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
          flash_latency = 3;
	     break;

	  default:
	   return ;
 80010be:	e077      	b.n	80011b0 <SystemClock_Config_HSE+0x130>
		  Osc_Init.PLL.PLLM = 4;
 80010c0:	2304      	movs	r3, #4
 80010c2:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 50;
 80010c4:	2332      	movs	r3, #50	; 0x32
 80010c6:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80010c8:	2302      	movs	r3, #2
 80010ca:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80010cc:	2302      	movs	r3, #2
 80010ce:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 80010d0:	2302      	movs	r3, #2
 80010d2:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d4:	230f      	movs	r3, #15
 80010d6:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d8:	2302      	movs	r3, #2
 80010da:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010dc:	2300      	movs	r3, #0
 80010de:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 80010e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010e4:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
          flash_latency = 1;
 80010ea:	2301      	movs	r3, #1
 80010ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 80010f0:	e032      	b.n	8001158 <SystemClock_Config_HSE+0xd8>
		  Osc_Init.PLL.PLLM = 4;
 80010f2:	2304      	movs	r3, #4
 80010f4:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 84;
 80010f6:	2354      	movs	r3, #84	; 0x54
 80010f8:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80010fa:	2302      	movs	r3, #2
 80010fc:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80010fe:	2302      	movs	r3, #2
 8001100:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 8001102:	2302      	movs	r3, #2
 8001104:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001106:	230f      	movs	r3, #15
 8001108:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800110a:	2302      	movs	r3, #2
 800110c:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 8001112:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001116:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8001118:	2300      	movs	r3, #0
 800111a:	61bb      	str	r3, [r7, #24]
          flash_latency = 2;
 800111c:	2302      	movs	r3, #2
 800111e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 8001122:	e019      	b.n	8001158 <SystemClock_Config_HSE+0xd8>
		  Osc_Init.PLL.PLLM = 4;
 8001124:	2304      	movs	r3, #4
 8001126:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 120;
 8001128:	2378      	movs	r3, #120	; 0x78
 800112a:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 800112c:	2302      	movs	r3, #2
 800112e:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 8001130:	2302      	movs	r3, #2
 8001132:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 8001134:	2302      	movs	r3, #2
 8001136:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001138:	230f      	movs	r3, #15
 800113a:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113c:	2302      	movs	r3, #2
 800113e:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 8001144:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001148:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 800114a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800114e:	61bb      	str	r3, [r7, #24]
          flash_latency = 3;
 8001150:	2303      	movs	r3, #3
 8001152:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 8001156:	bf00      	nop
	 }

		if (HAL_RCC_OscConfig(&Osc_Init) != HAL_OK)
 8001158:	f107 031c 	add.w	r3, r7, #28
 800115c:	4618      	mov	r0, r3
 800115e:	f001 f9db 	bl	8002518 <HAL_RCC_OscConfig>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <SystemClock_Config_HSE+0xec>
	{
			Error_handler();
 8001168:	f000 f8fc 	bl	8001364 <Error_handler>
	}



	if (HAL_RCC_ClockConfig(&Clock_Init, flash_latency) != HAL_OK)
 800116c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	4611      	mov	r1, r2
 8001176:	4618      	mov	r0, r3
 8001178:	f000 fe1c 	bl	8001db4 <HAL_RCC_ClockConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <SystemClock_Config_HSE+0x106>
	{
		Error_handler();
 8001182:	f000 f8ef 	bl	8001364 <Error_handler>
	}


	/*Configure the systick timer interrupt frequency (for every 1 ms) */
	uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 8001186:	f000 ff63 	bl	8002050 <HAL_RCC_GetHCLKFreq>
 800118a:	6538      	str	r0, [r7, #80]	; 0x50
	HAL_SYSTICK_Config(hclk_freq/1000);
 800118c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800118e:	4a0a      	ldr	r2, [pc, #40]	; (80011b8 <SystemClock_Config_HSE+0x138>)
 8001190:	fba2 2303 	umull	r2, r3, r2, r3
 8001194:	099b      	lsrs	r3, r3, #6
 8001196:	4618      	mov	r0, r3
 8001198:	f000 fc27 	bl	80019ea <HAL_SYSTICK_Config>

	/**Configure the Systick
	*/
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800119c:	2004      	movs	r0, #4
 800119e:	f000 fc31 	bl	8001a04 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2100      	movs	r1, #0
 80011a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80011aa:	f000 fbf4 	bl	8001996 <HAL_NVIC_SetPriority>
 80011ae:	e000      	b.n	80011b2 <SystemClock_Config_HSE+0x132>
	   return ;
 80011b0:	bf00      	nop

}
 80011b2:	3758      	adds	r7, #88	; 0x58
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	10624dd3 	.word	0x10624dd3

080011bc <GPIO_Init>:

void GPIO_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <GPIO_Init+0x40>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	4a0c      	ldr	r2, [pc, #48]	; (80011fc <GPIO_Init+0x40>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6313      	str	r3, [r2, #48]	; 0x30
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <GPIO_Init+0x40>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	603b      	str	r3, [r7, #0]
 80011dc:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_5;
 80011de:	2320      	movs	r3, #32
 80011e0:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 80011e2:	2301      	movs	r3, #1
 80011e4:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4619      	mov	r1, r3
 80011ee:	4804      	ldr	r0, [pc, #16]	; (8001200 <GPIO_Init+0x44>)
 80011f0:	f000 fc32 	bl	8001a58 <HAL_GPIO_Init>
}
 80011f4:	bf00      	nop
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40023800 	.word	0x40023800
 8001200:	40020000 	.word	0x40020000

08001204 <TIMER6_Init>:

void TIMER6_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	htimer6.Instance = TIM6;
 8001208:	4b09      	ldr	r3, [pc, #36]	; (8001230 <TIMER6_Init+0x2c>)
 800120a:	4a0a      	ldr	r2, [pc, #40]	; (8001234 <TIMER6_Init+0x30>)
 800120c:	601a      	str	r2, [r3, #0]
	htimer6.Init.Prescaler = 9;
 800120e:	4b08      	ldr	r3, [pc, #32]	; (8001230 <TIMER6_Init+0x2c>)
 8001210:	2209      	movs	r2, #9
 8001212:	605a      	str	r2, [r3, #4]
	htimer6.Init.Period = 50-1;
 8001214:	4b06      	ldr	r3, [pc, #24]	; (8001230 <TIMER6_Init+0x2c>)
 8001216:	2231      	movs	r2, #49	; 0x31
 8001218:	60da      	str	r2, [r3, #12]
	if( HAL_TIM_Base_Init(&htimer6) != HAL_OK )
 800121a:	4805      	ldr	r0, [pc, #20]	; (8001230 <TIMER6_Init+0x2c>)
 800121c:	f001 fc1a 	bl	8002a54 <HAL_TIM_Base_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <TIMER6_Init+0x26>
	{
		Error_handler();
 8001226:	f000 f89d 	bl	8001364 <Error_handler>
	}

}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20000244 	.word	0x20000244
 8001234:	40001000 	.word	0x40001000

08001238 <UART2_Init>:

void UART2_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 800123c:	4b0f      	ldr	r3, [pc, #60]	; (800127c <UART2_Init+0x44>)
 800123e:	4a10      	ldr	r2, [pc, #64]	; (8001280 <UART2_Init+0x48>)
 8001240:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <UART2_Init+0x44>)
 8001244:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001248:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800124a:	4b0c      	ldr	r3, [pc, #48]	; (800127c <UART2_Init+0x44>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <UART2_Init+0x44>)
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001256:	4b09      	ldr	r3, [pc, #36]	; (800127c <UART2_Init+0x44>)
 8001258:	2200      	movs	r2, #0
 800125a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <UART2_Init+0x44>)
 800125e:	2200      	movs	r2, #0
 8001260:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001262:	4b06      	ldr	r3, [pc, #24]	; (800127c <UART2_Init+0x44>)
 8001264:	220c      	movs	r2, #12
 8001266:	615a      	str	r2, [r3, #20]
	if ( HAL_UART_Init(&huart2) != HAL_OK )
 8001268:	4804      	ldr	r0, [pc, #16]	; (800127c <UART2_Init+0x44>)
 800126a:	f002 f9fa 	bl	8003662 <HAL_UART_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <UART2_Init+0x40>
	{
		//There is a problem
		Error_handler();
 8001274:	f000 f876 	bl	8001364 <Error_handler>
	}


}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	2000028c 	.word	0x2000028c
 8001280:	40004400 	.word	0x40004400

08001284 <TIMER2_Init>:

void TIMER2_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
	 TIM_IC_InitTypeDef timer2IC_Config;

	 htimer2.Instance = TIM2;
 800128a:	4b16      	ldr	r3, [pc, #88]	; (80012e4 <TIMER2_Init+0x60>)
 800128c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001290:	601a      	str	r2, [r3, #0]
	 htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001292:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <TIMER2_Init+0x60>)
 8001294:	2200      	movs	r2, #0
 8001296:	609a      	str	r2, [r3, #8]
	 htimer2.Init.Period = 0xFFFFFFFF;
 8001298:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <TIMER2_Init+0x60>)
 800129a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800129e:	60da      	str	r2, [r3, #12]
	 htimer2.Init.Prescaler = 1;
 80012a0:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <TIMER2_Init+0x60>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	605a      	str	r2, [r3, #4]
	 if ( HAL_TIM_IC_Init(&htimer2) != HAL_OK)
 80012a6:	480f      	ldr	r0, [pc, #60]	; (80012e4 <TIMER2_Init+0x60>)
 80012a8:	f001 fc94 	bl	8002bd4 <HAL_TIM_IC_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <TIMER2_Init+0x32>
	 {
		 Error_handler();
 80012b2:	f000 f857 	bl	8001364 <Error_handler>
	 }

	 timer2IC_Config.ICFilter = 0 ;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
	 timer2IC_Config.ICPolarity = TIM_ICPOLARITY_RISING;
 80012ba:	2300      	movs	r3, #0
 80012bc:	603b      	str	r3, [r7, #0]
	 timer2IC_Config.ICPrescaler = TIM_ICPSC_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	60bb      	str	r3, [r7, #8]
	 timer2IC_Config.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012c2:	2301      	movs	r3, #1
 80012c4:	607b      	str	r3, [r7, #4]
	 if ( HAL_TIM_IC_ConfigChannel(&htimer2, &timer2IC_Config, TIM_CHANNEL_1) != HAL_OK)
 80012c6:	463b      	mov	r3, r7
 80012c8:	2200      	movs	r2, #0
 80012ca:	4619      	mov	r1, r3
 80012cc:	4805      	ldr	r0, [pc, #20]	; (80012e4 <TIMER2_Init+0x60>)
 80012ce:	f001 ff01 	bl	80030d4 <HAL_TIM_IC_ConfigChannel>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <TIMER2_Init+0x58>
	 {
		 Error_handler();
 80012d8:	f000 f844 	bl	8001364 <Error_handler>
	 }
}
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	200001fc 	.word	0x200001fc

080012e8 <LSE_Configuration>:

void LSE_Configuration(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	{
		Error_handler();
	}
#endif

	HAL_RCC_MCOConfig(RCC_MCO1,RCC_MCO1SOURCE_HSI,RCC_MCODIV_4);
 80012ec:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80012f0:	2100      	movs	r1, #0
 80012f2:	2000      	movs	r0, #0
 80012f4:	f000 fe44 	bl	8001f80 <HAL_RCC_MCOConfig>

}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}

080012fc <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
#if 1
	if(! is_capture_done)
 8001304:	4b14      	ldr	r3, [pc, #80]	; (8001358 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	2b00      	cmp	r3, #0
 800130c:	d11e      	bne.n	800134c <HAL_TIM_IC_CaptureCallback+0x50>
	{
		 if(count == 1)
 800130e:	4b13      	ldr	r3, [pc, #76]	; (800135c <HAL_TIM_IC_CaptureCallback+0x60>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d10b      	bne.n	800132e <HAL_TIM_IC_CaptureCallback+0x32>
		 {
			 input_captures[0] = __HAL_TIM_GET_COMPARE(htim, TIM_CHANNEL_1);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800131c:	4a10      	ldr	r2, [pc, #64]	; (8001360 <HAL_TIM_IC_CaptureCallback+0x64>)
 800131e:	6013      	str	r3, [r2, #0]
			 count++;
 8001320:	4b0e      	ldr	r3, [pc, #56]	; (800135c <HAL_TIM_IC_CaptureCallback+0x60>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	3301      	adds	r3, #1
 8001326:	b2da      	uxtb	r2, r3
 8001328:	4b0c      	ldr	r3, [pc, #48]	; (800135c <HAL_TIM_IC_CaptureCallback+0x60>)
 800132a:	701a      	strb	r2, [r3, #0]
		 }

	}
#endif

}
 800132c:	e00e      	b.n	800134c <HAL_TIM_IC_CaptureCallback+0x50>
		 else if (count == 2)
 800132e:	4b0b      	ldr	r3, [pc, #44]	; (800135c <HAL_TIM_IC_CaptureCallback+0x60>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b02      	cmp	r3, #2
 8001334:	d10a      	bne.n	800134c <HAL_TIM_IC_CaptureCallback+0x50>
			 input_captures[1] = __HAL_TIM_GET_COMPARE(htim, TIM_CHANNEL_1);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800133c:	4a08      	ldr	r2, [pc, #32]	; (8001360 <HAL_TIM_IC_CaptureCallback+0x64>)
 800133e:	6053      	str	r3, [r2, #4]
			 count =1;
 8001340:	4b06      	ldr	r3, [pc, #24]	; (800135c <HAL_TIM_IC_CaptureCallback+0x60>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
			 is_capture_done = TRUE;
 8001346:	4b04      	ldr	r3, [pc, #16]	; (8001358 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001348:	2201      	movs	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	200002d8 	.word	0x200002d8
 800135c:	20000000 	.word	0x20000000
 8001360:	200002d0 	.word	0x200002d0

08001364 <Error_handler>:

void Error_handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
	while(1);
 8001368:	e7fe      	b.n	8001368 <Error_handler+0x4>
	...

0800136c <HAL_MspInit>:
 */

#include "main_app.h"

void HAL_MspInit(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001370:	2003      	movs	r0, #3
 8001372:	f000 fb05 	bl	8001980 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 8001376:	4b0d      	ldr	r3, [pc, #52]	; (80013ac <HAL_MspInit+0x40>)
 8001378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137a:	4a0c      	ldr	r2, [pc, #48]	; (80013ac <HAL_MspInit+0x40>)
 800137c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8001380:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 8001382:	2200      	movs	r2, #0
 8001384:	2100      	movs	r1, #0
 8001386:	f06f 000b 	mvn.w	r0, #11
 800138a:	f000 fb04 	bl	8001996 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 800138e:	2200      	movs	r2, #0
 8001390:	2100      	movs	r1, #0
 8001392:	f06f 000a 	mvn.w	r0, #10
 8001396:	f000 fafe 	bl	8001996 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 800139a:	2200      	movs	r2, #0
 800139c:	2100      	movs	r1, #0
 800139e:	f06f 0009 	mvn.w	r0, #9
 80013a2:	f000 faf8 	bl	8001996 <HAL_NVIC_SetPriority>
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08a      	sub	sp, #40	; 0x28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef tim2ch1_gpio;
	 //1. enable the peripheral clock for the timer2 peripheral
	 __HAL_RCC_TIM2_CLK_ENABLE();
 80013b8:	2300      	movs	r3, #0
 80013ba:	613b      	str	r3, [r7, #16]
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <HAL_TIM_IC_MspInit+0x70>)
 80013be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c0:	4a17      	ldr	r2, [pc, #92]	; (8001420 <HAL_TIM_IC_MspInit+0x70>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	6413      	str	r3, [r2, #64]	; 0x40
 80013c8:	4b15      	ldr	r3, [pc, #84]	; (8001420 <HAL_TIM_IC_MspInit+0x70>)
 80013ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	4b11      	ldr	r3, [pc, #68]	; (8001420 <HAL_TIM_IC_MspInit+0x70>)
 80013da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013dc:	4a10      	ldr	r2, [pc, #64]	; (8001420 <HAL_TIM_IC_MspInit+0x70>)
 80013de:	f043 0301 	orr.w	r3, r3, #1
 80013e2:	6313      	str	r3, [r2, #48]	; 0x30
 80013e4:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <HAL_TIM_IC_MspInit+0x70>)
 80013e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]

	 //2. Configure a gpio to behave as timer2 channel 1
	 tim2ch1_gpio.Pin = GPIO_PIN_0;
 80013f0:	2301      	movs	r3, #1
 80013f2:	617b      	str	r3, [r7, #20]
	 tim2ch1_gpio.Mode = GPIO_MODE_AF_PP;
 80013f4:	2302      	movs	r3, #2
 80013f6:	61bb      	str	r3, [r7, #24]
	 tim2ch1_gpio.Alternate = GPIO_AF1_TIM2;
 80013f8:	2301      	movs	r3, #1
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&tim2ch1_gpio);
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	4619      	mov	r1, r3
 8001402:	4808      	ldr	r0, [pc, #32]	; (8001424 <HAL_TIM_IC_MspInit+0x74>)
 8001404:	f000 fb28 	bl	8001a58 <HAL_GPIO_Init>

	 //3. nvic settings
	 HAL_NVIC_SetPriority(TIM2_IRQn,15,0);
 8001408:	2200      	movs	r2, #0
 800140a:	210f      	movs	r1, #15
 800140c:	201c      	movs	r0, #28
 800140e:	f000 fac2 	bl	8001996 <HAL_NVIC_SetPriority>
	 HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001412:	201c      	movs	r0, #28
 8001414:	f000 fadb 	bl	80019ce <HAL_NVIC_EnableIRQ>


}
 8001418:	bf00      	nop
 800141a:	3728      	adds	r7, #40	; 0x28
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40023800 	.word	0x40023800
 8001424:	40020000 	.word	0x40020000

08001428 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htimer)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]

	//1. enable the clock for the TIM6 peripheral
	__HAL_RCC_TIM6_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	4b0b      	ldr	r3, [pc, #44]	; (8001464 <HAL_TIM_Base_MspInit+0x3c>)
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	4a0a      	ldr	r2, [pc, #40]	; (8001464 <HAL_TIM_Base_MspInit+0x3c>)
 800143a:	f043 0310 	orr.w	r3, r3, #16
 800143e:	6413      	str	r3, [r2, #64]	; 0x40
 8001440:	4b08      	ldr	r3, [pc, #32]	; (8001464 <HAL_TIM_Base_MspInit+0x3c>)
 8001442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001444:	f003 0310 	and.w	r3, r3, #16
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	68fb      	ldr	r3, [r7, #12]

	//2. Enable the IRQ of TIM6
	HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800144c:	2036      	movs	r0, #54	; 0x36
 800144e:	f000 fabe 	bl	80019ce <HAL_NVIC_EnableIRQ>

	//3. setup the priority for TIM6_DAC_IRQn
	HAL_NVIC_SetPriority(TIM6_DAC_IRQn,15,0);
 8001452:	2200      	movs	r2, #0
 8001454:	210f      	movs	r1, #15
 8001456:	2036      	movs	r0, #54	; 0x36
 8001458:	f000 fa9d 	bl	8001996 <HAL_NVIC_SetPriority>

}
 800145c:	bf00      	nop
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40023800 	.word	0x40023800

08001468 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b08a      	sub	sp, #40	; 0x28
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef gpio_uart;
	 //here we are going to do the low level inits. of the USART2 peripheral

	 //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	 __HAL_RCC_USART2_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	4b1e      	ldr	r3, [pc, #120]	; (80014f0 <HAL_UART_MspInit+0x88>)
 8001476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001478:	4a1d      	ldr	r2, [pc, #116]	; (80014f0 <HAL_UART_MspInit+0x88>)
 800147a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800147e:	6413      	str	r3, [r2, #64]	; 0x40
 8001480:	4b1b      	ldr	r3, [pc, #108]	; (80014f0 <HAL_UART_MspInit+0x88>)
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	4b17      	ldr	r3, [pc, #92]	; (80014f0 <HAL_UART_MspInit+0x88>)
 8001492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001494:	4a16      	ldr	r2, [pc, #88]	; (80014f0 <HAL_UART_MspInit+0x88>)
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	6313      	str	r3, [r2, #48]	; 0x30
 800149c:	4b14      	ldr	r3, [pc, #80]	; (80014f0 <HAL_UART_MspInit+0x88>)
 800149e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	68fb      	ldr	r3, [r7, #12]

	 //2 . Do the pin muxing configurations
	 gpio_uart.Pin = GPIO_PIN_2;
 80014a8:	2304      	movs	r3, #4
 80014aa:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode =GPIO_MODE_AF_PP;
 80014ac:	2302      	movs	r3, #2
 80014ae:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80014b4:	2300      	movs	r3, #0
 80014b6:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 80014b8:	2307      	movs	r3, #7
 80014ba:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	480c      	ldr	r0, [pc, #48]	; (80014f4 <HAL_UART_MspInit+0x8c>)
 80014c4:	f000 fac8 	bl	8001a58 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 80014c8:	2308      	movs	r3, #8
 80014ca:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	4619      	mov	r1, r3
 80014d2:	4808      	ldr	r0, [pc, #32]	; (80014f4 <HAL_UART_MspInit+0x8c>)
 80014d4:	f000 fac0 	bl	8001a58 <HAL_GPIO_Init>
	 //3 . Enable the IRQ and set up the priority (NVIC settings )
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014d8:	2026      	movs	r0, #38	; 0x26
 80014da:	f000 fa78 	bl	80019ce <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 80014de:	2200      	movs	r2, #0
 80014e0:	210f      	movs	r1, #15
 80014e2:	2026      	movs	r0, #38	; 0x26
 80014e4:	f000 fa57 	bl	8001996 <HAL_NVIC_SetPriority>

}
 80014e8:	bf00      	nop
 80014ea:	3728      	adds	r7, #40	; 0x28
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020000 	.word	0x40020000

080014f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
	return 1;
 80014fc:	2301      	movs	r3, #1
}
 80014fe:	4618      	mov	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <_kill>:

int _kill(int pid, int sig)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001512:	f002 fc67 	bl	8003de4 <__errno>
 8001516:	4603      	mov	r3, r0
 8001518:	2216      	movs	r2, #22
 800151a:	601a      	str	r2, [r3, #0]
	return -1;
 800151c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001520:	4618      	mov	r0, r3
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <_exit>:

void _exit (int status)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001530:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff ffe7 	bl	8001508 <_kill>
	while (1) {}		/* Make sure we hang here */
 800153a:	e7fe      	b.n	800153a <_exit+0x12>

0800153c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
 800154c:	e00a      	b.n	8001564 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800154e:	f3af 8000 	nop.w
 8001552:	4601      	mov	r1, r0
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	1c5a      	adds	r2, r3, #1
 8001558:	60ba      	str	r2, [r7, #8]
 800155a:	b2ca      	uxtb	r2, r1
 800155c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	3301      	adds	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	429a      	cmp	r2, r3
 800156a:	dbf0      	blt.n	800154e <_read+0x12>
	}

return len;
 800156c:	687b      	ldr	r3, [r7, #4]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b086      	sub	sp, #24
 800157a:	af00      	add	r7, sp, #0
 800157c:	60f8      	str	r0, [r7, #12]
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001582:	2300      	movs	r3, #0
 8001584:	617b      	str	r3, [r7, #20]
 8001586:	e009      	b.n	800159c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	1c5a      	adds	r2, r3, #1
 800158c:	60ba      	str	r2, [r7, #8]
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	3301      	adds	r3, #1
 800159a:	617b      	str	r3, [r7, #20]
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	dbf1      	blt.n	8001588 <_write+0x12>
	}
	return len;
 80015a4:	687b      	ldr	r3, [r7, #4]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <_close>:

int _close(int file)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
	return -1;
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015d6:	605a      	str	r2, [r3, #4]
	return 0;
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <_isatty>:

int _isatty(int file)
{
 80015e6:	b480      	push	{r7}
 80015e8:	b083      	sub	sp, #12
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
	return 1;
 80015ee:	2301      	movs	r3, #1
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
	return 0;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	3714      	adds	r7, #20
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001620:	4a14      	ldr	r2, [pc, #80]	; (8001674 <_sbrk+0x5c>)
 8001622:	4b15      	ldr	r3, [pc, #84]	; (8001678 <_sbrk+0x60>)
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800162c:	4b13      	ldr	r3, [pc, #76]	; (800167c <_sbrk+0x64>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d102      	bne.n	800163a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001634:	4b11      	ldr	r3, [pc, #68]	; (800167c <_sbrk+0x64>)
 8001636:	4a12      	ldr	r2, [pc, #72]	; (8001680 <_sbrk+0x68>)
 8001638:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800163a:	4b10      	ldr	r3, [pc, #64]	; (800167c <_sbrk+0x64>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4413      	add	r3, r2
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	429a      	cmp	r2, r3
 8001646:	d207      	bcs.n	8001658 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001648:	f002 fbcc 	bl	8003de4 <__errno>
 800164c:	4603      	mov	r3, r0
 800164e:	220c      	movs	r2, #12
 8001650:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001652:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001656:	e009      	b.n	800166c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001658:	4b08      	ldr	r3, [pc, #32]	; (800167c <_sbrk+0x64>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800165e:	4b07      	ldr	r3, [pc, #28]	; (800167c <_sbrk+0x64>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4413      	add	r3, r2
 8001666:	4a05      	ldr	r2, [pc, #20]	; (800167c <_sbrk+0x64>)
 8001668:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800166a:	68fb      	ldr	r3, [r7, #12]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3718      	adds	r7, #24
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20020000 	.word	0x20020000
 8001678:	00000400 	.word	0x00000400
 800167c:	200002dc 	.word	0x200002dc
 8001680:	200002f8 	.word	0x200002f8

08001684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <SystemInit+0x20>)
 800168a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800168e:	4a05      	ldr	r2, [pc, #20]	; (80016a4 <SystemInit+0x20>)
 8001690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	e000ed00 	.word	0xe000ed00

080016a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016ac:	480d      	ldr	r0, [pc, #52]	; (80016e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80016ae:	490e      	ldr	r1, [pc, #56]	; (80016e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80016b0:	4a0e      	ldr	r2, [pc, #56]	; (80016ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b4:	e002      	b.n	80016bc <LoopCopyDataInit>

080016b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ba:	3304      	adds	r3, #4

080016bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c0:	d3f9      	bcc.n	80016b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016c2:	4a0b      	ldr	r2, [pc, #44]	; (80016f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80016c4:	4c0b      	ldr	r4, [pc, #44]	; (80016f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80016c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016c8:	e001      	b.n	80016ce <LoopFillZerobss>

080016ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016cc:	3204      	adds	r2, #4

080016ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d0:	d3fb      	bcc.n	80016ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016d2:	f7ff ffd7 	bl	8001684 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016d6:	f002 fb8b 	bl	8003df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016da:	f7ff fc29 	bl	8000f30 <main>
  bx  lr    
 80016de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016e8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80016ec:	08007054 	.word	0x08007054
  ldr r2, =_sbss
 80016f0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80016f4:	200002f4 	.word	0x200002f4

080016f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016f8:	e7fe      	b.n	80016f8 <ADC_IRQHandler>
	...

080016fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001700:	4b0e      	ldr	r3, [pc, #56]	; (800173c <HAL_Init+0x40>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a0d      	ldr	r2, [pc, #52]	; (800173c <HAL_Init+0x40>)
 8001706:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800170a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800170c:	4b0b      	ldr	r3, [pc, #44]	; (800173c <HAL_Init+0x40>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a0a      	ldr	r2, [pc, #40]	; (800173c <HAL_Init+0x40>)
 8001712:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001716:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001718:	4b08      	ldr	r3, [pc, #32]	; (800173c <HAL_Init+0x40>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a07      	ldr	r2, [pc, #28]	; (800173c <HAL_Init+0x40>)
 800171e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001722:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001724:	2003      	movs	r0, #3
 8001726:	f000 f92b 	bl	8001980 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800172a:	2000      	movs	r0, #0
 800172c:	f000 f808 	bl	8001740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001730:	f7ff fe1c 	bl	800136c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023c00 	.word	0x40023c00

08001740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001748:	4b12      	ldr	r3, [pc, #72]	; (8001794 <HAL_InitTick+0x54>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <HAL_InitTick+0x58>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	4619      	mov	r1, r3
 8001752:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001756:	fbb3 f3f1 	udiv	r3, r3, r1
 800175a:	fbb2 f3f3 	udiv	r3, r2, r3
 800175e:	4618      	mov	r0, r3
 8001760:	f000 f943 	bl	80019ea <HAL_SYSTICK_Config>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e00e      	b.n	800178c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2b0f      	cmp	r3, #15
 8001772:	d80a      	bhi.n	800178a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001774:	2200      	movs	r2, #0
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800177c:	f000 f90b 	bl	8001996 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001780:	4a06      	ldr	r2, [pc, #24]	; (800179c <HAL_InitTick+0x5c>)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001786:	2300      	movs	r3, #0
 8001788:	e000      	b.n	800178c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
}
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000004 	.word	0x20000004
 8001798:	2000000c 	.word	0x2000000c
 800179c:	20000008 	.word	0x20000008

080017a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a4:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <HAL_IncTick+0x20>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_IncTick+0x24>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <HAL_IncTick+0x24>)
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	2000000c 	.word	0x2000000c
 80017c4:	200002e0 	.word	0x200002e0

080017c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b03      	ldr	r3, [pc, #12]	; (80017dc <HAL_GetTick+0x14>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	200002e0 	.word	0x200002e0

080017e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017f0:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <__NVIC_SetPriorityGrouping+0x44>)
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017fc:	4013      	ands	r3, r2
 80017fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001808:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800180c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001812:	4a04      	ldr	r2, [pc, #16]	; (8001824 <__NVIC_SetPriorityGrouping+0x44>)
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	60d3      	str	r3, [r2, #12]
}
 8001818:	bf00      	nop
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800182c:	4b04      	ldr	r3, [pc, #16]	; (8001840 <__NVIC_GetPriorityGrouping+0x18>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	f003 0307 	and.w	r3, r3, #7
}
 8001836:	4618      	mov	r0, r3
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	2b00      	cmp	r3, #0
 8001854:	db0b      	blt.n	800186e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	f003 021f 	and.w	r2, r3, #31
 800185c:	4907      	ldr	r1, [pc, #28]	; (800187c <__NVIC_EnableIRQ+0x38>)
 800185e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001862:	095b      	lsrs	r3, r3, #5
 8001864:	2001      	movs	r0, #1
 8001866:	fa00 f202 	lsl.w	r2, r0, r2
 800186a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000e100 	.word	0xe000e100

08001880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	6039      	str	r1, [r7, #0]
 800188a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001890:	2b00      	cmp	r3, #0
 8001892:	db0a      	blt.n	80018aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	b2da      	uxtb	r2, r3
 8001898:	490c      	ldr	r1, [pc, #48]	; (80018cc <__NVIC_SetPriority+0x4c>)
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189e:	0112      	lsls	r2, r2, #4
 80018a0:	b2d2      	uxtb	r2, r2
 80018a2:	440b      	add	r3, r1
 80018a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a8:	e00a      	b.n	80018c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	4908      	ldr	r1, [pc, #32]	; (80018d0 <__NVIC_SetPriority+0x50>)
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	f003 030f 	and.w	r3, r3, #15
 80018b6:	3b04      	subs	r3, #4
 80018b8:	0112      	lsls	r2, r2, #4
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	440b      	add	r3, r1
 80018be:	761a      	strb	r2, [r3, #24]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	e000e100 	.word	0xe000e100
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b089      	sub	sp, #36	; 0x24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f1c3 0307 	rsb	r3, r3, #7
 80018ee:	2b04      	cmp	r3, #4
 80018f0:	bf28      	it	cs
 80018f2:	2304      	movcs	r3, #4
 80018f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	3304      	adds	r3, #4
 80018fa:	2b06      	cmp	r3, #6
 80018fc:	d902      	bls.n	8001904 <NVIC_EncodePriority+0x30>
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	3b03      	subs	r3, #3
 8001902:	e000      	b.n	8001906 <NVIC_EncodePriority+0x32>
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001908:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43da      	mvns	r2, r3
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	401a      	ands	r2, r3
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800191c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	fa01 f303 	lsl.w	r3, r1, r3
 8001926:	43d9      	mvns	r1, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800192c:	4313      	orrs	r3, r2
         );
}
 800192e:	4618      	mov	r0, r3
 8001930:	3724      	adds	r7, #36	; 0x24
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
	...

0800193c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3b01      	subs	r3, #1
 8001948:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800194c:	d301      	bcc.n	8001952 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800194e:	2301      	movs	r3, #1
 8001950:	e00f      	b.n	8001972 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001952:	4a0a      	ldr	r2, [pc, #40]	; (800197c <SysTick_Config+0x40>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
 8001958:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800195a:	210f      	movs	r1, #15
 800195c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001960:	f7ff ff8e 	bl	8001880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001964:	4b05      	ldr	r3, [pc, #20]	; (800197c <SysTick_Config+0x40>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800196a:	4b04      	ldr	r3, [pc, #16]	; (800197c <SysTick_Config+0x40>)
 800196c:	2207      	movs	r2, #7
 800196e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	e000e010 	.word	0xe000e010

08001980 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff29 	bl	80017e0 <__NVIC_SetPriorityGrouping>
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001996:	b580      	push	{r7, lr}
 8001998:	b086      	sub	sp, #24
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	60b9      	str	r1, [r7, #8]
 80019a0:	607a      	str	r2, [r7, #4]
 80019a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019a8:	f7ff ff3e 	bl	8001828 <__NVIC_GetPriorityGrouping>
 80019ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	68b9      	ldr	r1, [r7, #8]
 80019b2:	6978      	ldr	r0, [r7, #20]
 80019b4:	f7ff ff8e 	bl	80018d4 <NVIC_EncodePriority>
 80019b8:	4602      	mov	r2, r0
 80019ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff ff5d 	bl	8001880 <__NVIC_SetPriority>
}
 80019c6:	bf00      	nop
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	4603      	mov	r3, r0
 80019d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ff31 	bl	8001844 <__NVIC_EnableIRQ>
}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b082      	sub	sp, #8
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff ffa2 	bl	800193c <SysTick_Config>
 80019f8:	4603      	mov	r3, r0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b04      	cmp	r3, #4
 8001a10:	d106      	bne.n	8001a20 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a08      	ldr	r2, [pc, #32]	; (8001a38 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001a18:	f043 0304 	orr.w	r3, r3, #4
 8001a1c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001a1e:	e005      	b.n	8001a2c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001a20:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a04      	ldr	r2, [pc, #16]	; (8001a38 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001a26:	f023 0304 	bic.w	r3, r3, #4
 8001a2a:	6013      	str	r3, [r2, #0]
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	e000e010 	.word	0xe000e010

08001a3c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001a40:	f000 f802 	bl	8001a48 <HAL_SYSTICK_Callback>
}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b089      	sub	sp, #36	; 0x24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a62:	2300      	movs	r3, #0
 8001a64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61fb      	str	r3, [r7, #28]
 8001a72:	e165      	b.n	8001d40 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a74:	2201      	movs	r2, #1
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	697a      	ldr	r2, [r7, #20]
 8001a84:	4013      	ands	r3, r2
 8001a86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	f040 8154 	bne.w	8001d3a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f003 0303 	and.w	r3, r3, #3
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d005      	beq.n	8001aaa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d130      	bne.n	8001b0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	2203      	movs	r2, #3
 8001ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aba:	43db      	mvns	r3, r3
 8001abc:	69ba      	ldr	r2, [r7, #24]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	68da      	ldr	r2, [r3, #12]
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	4013      	ands	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	091b      	lsrs	r3, r3, #4
 8001af6:	f003 0201 	and.w	r2, r3, #1
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f003 0303 	and.w	r3, r3, #3
 8001b14:	2b03      	cmp	r3, #3
 8001b16:	d017      	beq.n	8001b48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	2203      	movs	r2, #3
 8001b24:	fa02 f303 	lsl.w	r3, r2, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f003 0303 	and.w	r3, r3, #3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d123      	bne.n	8001b9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	08da      	lsrs	r2, r3, #3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	3208      	adds	r2, #8
 8001b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	f003 0307 	and.w	r3, r3, #7
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	220f      	movs	r2, #15
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4013      	ands	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	691a      	ldr	r2, [r3, #16]
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f003 0307 	and.w	r3, r3, #7
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	08da      	lsrs	r2, r3, #3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	3208      	adds	r2, #8
 8001b96:	69b9      	ldr	r1, [r7, #24]
 8001b98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	2203      	movs	r2, #3
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 0203 	and.w	r2, r3, #3
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	f000 80ae 	beq.w	8001d3a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b5d      	ldr	r3, [pc, #372]	; (8001d58 <HAL_GPIO_Init+0x300>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be6:	4a5c      	ldr	r2, [pc, #368]	; (8001d58 <HAL_GPIO_Init+0x300>)
 8001be8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bec:	6453      	str	r3, [r2, #68]	; 0x44
 8001bee:	4b5a      	ldr	r3, [pc, #360]	; (8001d58 <HAL_GPIO_Init+0x300>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001bfa:	4a58      	ldr	r2, [pc, #352]	; (8001d5c <HAL_GPIO_Init+0x304>)
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	089b      	lsrs	r3, r3, #2
 8001c00:	3302      	adds	r3, #2
 8001c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	220f      	movs	r2, #15
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43db      	mvns	r3, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a4f      	ldr	r2, [pc, #316]	; (8001d60 <HAL_GPIO_Init+0x308>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d025      	beq.n	8001c72 <HAL_GPIO_Init+0x21a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a4e      	ldr	r2, [pc, #312]	; (8001d64 <HAL_GPIO_Init+0x30c>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d01f      	beq.n	8001c6e <HAL_GPIO_Init+0x216>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a4d      	ldr	r2, [pc, #308]	; (8001d68 <HAL_GPIO_Init+0x310>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d019      	beq.n	8001c6a <HAL_GPIO_Init+0x212>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a4c      	ldr	r2, [pc, #304]	; (8001d6c <HAL_GPIO_Init+0x314>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d013      	beq.n	8001c66 <HAL_GPIO_Init+0x20e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a4b      	ldr	r2, [pc, #300]	; (8001d70 <HAL_GPIO_Init+0x318>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d00d      	beq.n	8001c62 <HAL_GPIO_Init+0x20a>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a4a      	ldr	r2, [pc, #296]	; (8001d74 <HAL_GPIO_Init+0x31c>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d007      	beq.n	8001c5e <HAL_GPIO_Init+0x206>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a49      	ldr	r2, [pc, #292]	; (8001d78 <HAL_GPIO_Init+0x320>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d101      	bne.n	8001c5a <HAL_GPIO_Init+0x202>
 8001c56:	2306      	movs	r3, #6
 8001c58:	e00c      	b.n	8001c74 <HAL_GPIO_Init+0x21c>
 8001c5a:	2307      	movs	r3, #7
 8001c5c:	e00a      	b.n	8001c74 <HAL_GPIO_Init+0x21c>
 8001c5e:	2305      	movs	r3, #5
 8001c60:	e008      	b.n	8001c74 <HAL_GPIO_Init+0x21c>
 8001c62:	2304      	movs	r3, #4
 8001c64:	e006      	b.n	8001c74 <HAL_GPIO_Init+0x21c>
 8001c66:	2303      	movs	r3, #3
 8001c68:	e004      	b.n	8001c74 <HAL_GPIO_Init+0x21c>
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	e002      	b.n	8001c74 <HAL_GPIO_Init+0x21c>
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e000      	b.n	8001c74 <HAL_GPIO_Init+0x21c>
 8001c72:	2300      	movs	r3, #0
 8001c74:	69fa      	ldr	r2, [r7, #28]
 8001c76:	f002 0203 	and.w	r2, r2, #3
 8001c7a:	0092      	lsls	r2, r2, #2
 8001c7c:	4093      	lsls	r3, r2
 8001c7e:	69ba      	ldr	r2, [r7, #24]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c84:	4935      	ldr	r1, [pc, #212]	; (8001d5c <HAL_GPIO_Init+0x304>)
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	089b      	lsrs	r3, r3, #2
 8001c8a:	3302      	adds	r3, #2
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c92:	4b3a      	ldr	r3, [pc, #232]	; (8001d7c <HAL_GPIO_Init+0x324>)
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	43db      	mvns	r3, r3
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cb6:	4a31      	ldr	r2, [pc, #196]	; (8001d7c <HAL_GPIO_Init+0x324>)
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cbc:	4b2f      	ldr	r3, [pc, #188]	; (8001d7c <HAL_GPIO_Init+0x324>)
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d003      	beq.n	8001ce0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ce0:	4a26      	ldr	r2, [pc, #152]	; (8001d7c <HAL_GPIO_Init+0x324>)
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ce6:	4b25      	ldr	r3, [pc, #148]	; (8001d7c <HAL_GPIO_Init+0x324>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d003      	beq.n	8001d0a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d0a:	4a1c      	ldr	r2, [pc, #112]	; (8001d7c <HAL_GPIO_Init+0x324>)
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d10:	4b1a      	ldr	r3, [pc, #104]	; (8001d7c <HAL_GPIO_Init+0x324>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d34:	4a11      	ldr	r2, [pc, #68]	; (8001d7c <HAL_GPIO_Init+0x324>)
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	61fb      	str	r3, [r7, #28]
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	2b0f      	cmp	r3, #15
 8001d44:	f67f ae96 	bls.w	8001a74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	3724      	adds	r7, #36	; 0x24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40013800 	.word	0x40013800
 8001d60:	40020000 	.word	0x40020000
 8001d64:	40020400 	.word	0x40020400
 8001d68:	40020800 	.word	0x40020800
 8001d6c:	40020c00 	.word	0x40020c00
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40021400 	.word	0x40021400
 8001d78:	40021800 	.word	0x40021800
 8001d7c:	40013c00 	.word	0x40013c00

08001d80 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b085      	sub	sp, #20
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	695b      	ldr	r3, [r3, #20]
 8001d90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d92:	887a      	ldrh	r2, [r7, #2]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	4013      	ands	r3, r2
 8001d98:	041a      	lsls	r2, r3, #16
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	43d9      	mvns	r1, r3
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	400b      	ands	r3, r1
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	619a      	str	r2, [r3, #24]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e0cc      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001dc8:	4b68      	ldr	r3, [pc, #416]	; (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 030f 	and.w	r3, r3, #15
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d90c      	bls.n	8001df0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dd6:	4b65      	ldr	r3, [pc, #404]	; (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dde:	4b63      	ldr	r3, [pc, #396]	; (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	683a      	ldr	r2, [r7, #0]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d001      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e0b8      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d020      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d005      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e08:	4b59      	ldr	r3, [pc, #356]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	4a58      	ldr	r2, [pc, #352]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d005      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e20:	4b53      	ldr	r3, [pc, #332]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	4a52      	ldr	r2, [pc, #328]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e2c:	4b50      	ldr	r3, [pc, #320]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	494d      	ldr	r1, [pc, #308]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d044      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d107      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e52:	4b47      	ldr	r3, [pc, #284]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d119      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e07f      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d003      	beq.n	8001e72 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d107      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e72:	4b3f      	ldr	r3, [pc, #252]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d109      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e06f      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e82:	4b3b      	ldr	r3, [pc, #236]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d101      	bne.n	8001e92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e067      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e92:	4b37      	ldr	r3, [pc, #220]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f023 0203 	bic.w	r2, r3, #3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	4934      	ldr	r1, [pc, #208]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ea4:	f7ff fc90 	bl	80017c8 <HAL_GetTick>
 8001ea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eaa:	e00a      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eac:	f7ff fc8c 	bl	80017c8 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e04f      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ec2:	4b2b      	ldr	r3, [pc, #172]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f003 020c 	and.w	r2, r3, #12
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d1eb      	bne.n	8001eac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ed4:	4b25      	ldr	r3, [pc, #148]	; (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 030f 	and.w	r3, r3, #15
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d20c      	bcs.n	8001efc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ee2:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eea:	4b20      	ldr	r3, [pc, #128]	; (8001f6c <HAL_RCC_ClockConfig+0x1b8>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 030f 	and.w	r3, r3, #15
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d001      	beq.n	8001efc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e032      	b.n	8001f62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0304 	and.w	r3, r3, #4
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d008      	beq.n	8001f1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f08:	4b19      	ldr	r3, [pc, #100]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	4916      	ldr	r1, [pc, #88]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f16:	4313      	orrs	r3, r2
 8001f18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0308 	and.w	r3, r3, #8
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d009      	beq.n	8001f3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f26:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	490e      	ldr	r1, [pc, #56]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f3a:	f000 f8bd 	bl	80020b8 <HAL_RCC_GetSysClockFreq>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <HAL_RCC_ClockConfig+0x1bc>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	091b      	lsrs	r3, r3, #4
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	490a      	ldr	r1, [pc, #40]	; (8001f74 <HAL_RCC_ClockConfig+0x1c0>)
 8001f4c:	5ccb      	ldrb	r3, [r1, r3]
 8001f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f52:	4a09      	ldr	r2, [pc, #36]	; (8001f78 <HAL_RCC_ClockConfig+0x1c4>)
 8001f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f56:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <HAL_RCC_ClockConfig+0x1c8>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff fbf0 	bl	8001740 <HAL_InitTick>

  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40023c00 	.word	0x40023c00
 8001f70:	40023800 	.word	0x40023800
 8001f74:	08006c54 	.word	0x08006c54
 8001f78:	20000004 	.word	0x20000004
 8001f7c:	20000008 	.word	0x20000008

08001f80 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08c      	sub	sp, #48	; 0x30
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	60b9      	str	r1, [r7, #8]
 8001f8a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d129      	bne.n	8001fe6 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	61bb      	str	r3, [r7, #24]
 8001f96:	4b2b      	ldr	r3, [pc, #172]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a2a      	ldr	r2, [pc, #168]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8001f9c:	f043 0301 	orr.w	r3, r3, #1
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b28      	ldr	r3, [pc, #160]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	61bb      	str	r3, [r7, #24]
 8001fac:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8001fae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8001fc4:	f107 031c 	add.w	r3, r7, #28
 8001fc8:	4619      	mov	r1, r3
 8001fca:	481f      	ldr	r0, [pc, #124]	; (8002048 <HAL_RCC_MCOConfig+0xc8>)
 8001fcc:	f7ff fd44 	bl	8001a58 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8001fd0:	4b1c      	ldr	r3, [pc, #112]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8001fd8:	68b9      	ldr	r1, [r7, #8]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	430b      	orrs	r3, r1
 8001fde:	4919      	ldr	r1, [pc, #100]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8001fe4:	e029      	b.n	800203a <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	617b      	str	r3, [r7, #20]
 8001fea:	4b16      	ldr	r3, [pc, #88]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	4a15      	ldr	r2, [pc, #84]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8001ff0:	f043 0304 	orr.w	r3, r3, #4
 8001ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff6:	4b13      	ldr	r3, [pc, #76]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	f003 0304 	and.w	r3, r3, #4
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8002002:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200c:	2303      	movs	r3, #3
 800200e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002014:	2300      	movs	r3, #0
 8002016:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8002018:	f107 031c 	add.w	r3, r7, #28
 800201c:	4619      	mov	r1, r3
 800201e:	480b      	ldr	r0, [pc, #44]	; (800204c <HAL_RCC_MCOConfig+0xcc>)
 8002020:	f7ff fd1a 	bl	8001a58 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8002024:	4b07      	ldr	r3, [pc, #28]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	00d9      	lsls	r1, r3, #3
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	430b      	orrs	r3, r1
 8002034:	4903      	ldr	r1, [pc, #12]	; (8002044 <HAL_RCC_MCOConfig+0xc4>)
 8002036:	4313      	orrs	r3, r2
 8002038:	608b      	str	r3, [r1, #8]
}
 800203a:	bf00      	nop
 800203c:	3730      	adds	r7, #48	; 0x30
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	40023800 	.word	0x40023800
 8002048:	40020000 	.word	0x40020000
 800204c:	40020800 	.word	0x40020800

08002050 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002054:	4b03      	ldr	r3, [pc, #12]	; (8002064 <HAL_RCC_GetHCLKFreq+0x14>)
 8002056:	681b      	ldr	r3, [r3, #0]
}
 8002058:	4618      	mov	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	20000004 	.word	0x20000004

08002068 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800206c:	f7ff fff0 	bl	8002050 <HAL_RCC_GetHCLKFreq>
 8002070:	4602      	mov	r2, r0
 8002072:	4b05      	ldr	r3, [pc, #20]	; (8002088 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	0a9b      	lsrs	r3, r3, #10
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	4903      	ldr	r1, [pc, #12]	; (800208c <HAL_RCC_GetPCLK1Freq+0x24>)
 800207e:	5ccb      	ldrb	r3, [r1, r3]
 8002080:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002084:	4618      	mov	r0, r3
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40023800 	.word	0x40023800
 800208c:	08006c64 	.word	0x08006c64

08002090 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002094:	f7ff ffdc 	bl	8002050 <HAL_RCC_GetHCLKFreq>
 8002098:	4602      	mov	r2, r0
 800209a:	4b05      	ldr	r3, [pc, #20]	; (80020b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	0b5b      	lsrs	r3, r3, #13
 80020a0:	f003 0307 	and.w	r3, r3, #7
 80020a4:	4903      	ldr	r1, [pc, #12]	; (80020b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020a6:	5ccb      	ldrb	r3, [r1, r3]
 80020a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40023800 	.word	0x40023800
 80020b4:	08006c64 	.word	0x08006c64

080020b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020bc:	b0ae      	sub	sp, #184	; 0xb8
 80020be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80020c6:	2300      	movs	r3, #0
 80020c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80020cc:	2300      	movs	r3, #0
 80020ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80020d8:	2300      	movs	r3, #0
 80020da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020de:	4bcb      	ldr	r3, [pc, #812]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 030c 	and.w	r3, r3, #12
 80020e6:	2b0c      	cmp	r3, #12
 80020e8:	f200 8206 	bhi.w	80024f8 <HAL_RCC_GetSysClockFreq+0x440>
 80020ec:	a201      	add	r2, pc, #4	; (adr r2, 80020f4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80020ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f2:	bf00      	nop
 80020f4:	08002129 	.word	0x08002129
 80020f8:	080024f9 	.word	0x080024f9
 80020fc:	080024f9 	.word	0x080024f9
 8002100:	080024f9 	.word	0x080024f9
 8002104:	08002131 	.word	0x08002131
 8002108:	080024f9 	.word	0x080024f9
 800210c:	080024f9 	.word	0x080024f9
 8002110:	080024f9 	.word	0x080024f9
 8002114:	08002139 	.word	0x08002139
 8002118:	080024f9 	.word	0x080024f9
 800211c:	080024f9 	.word	0x080024f9
 8002120:	080024f9 	.word	0x080024f9
 8002124:	08002329 	.word	0x08002329
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002128:	4bb9      	ldr	r3, [pc, #740]	; (8002410 <HAL_RCC_GetSysClockFreq+0x358>)
 800212a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800212e:	e1e7      	b.n	8002500 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002130:	4bb8      	ldr	r3, [pc, #736]	; (8002414 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002132:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002136:	e1e3      	b.n	8002500 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002138:	4bb4      	ldr	r3, [pc, #720]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002140:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002144:	4bb1      	ldr	r3, [pc, #708]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d071      	beq.n	8002234 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002150:	4bae      	ldr	r3, [pc, #696]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	099b      	lsrs	r3, r3, #6
 8002156:	2200      	movs	r2, #0
 8002158:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800215c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002160:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002168:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800216c:	2300      	movs	r3, #0
 800216e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002172:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002176:	4622      	mov	r2, r4
 8002178:	462b      	mov	r3, r5
 800217a:	f04f 0000 	mov.w	r0, #0
 800217e:	f04f 0100 	mov.w	r1, #0
 8002182:	0159      	lsls	r1, r3, #5
 8002184:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002188:	0150      	lsls	r0, r2, #5
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4621      	mov	r1, r4
 8002190:	1a51      	subs	r1, r2, r1
 8002192:	6439      	str	r1, [r7, #64]	; 0x40
 8002194:	4629      	mov	r1, r5
 8002196:	eb63 0301 	sbc.w	r3, r3, r1
 800219a:	647b      	str	r3, [r7, #68]	; 0x44
 800219c:	f04f 0200 	mov.w	r2, #0
 80021a0:	f04f 0300 	mov.w	r3, #0
 80021a4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80021a8:	4649      	mov	r1, r9
 80021aa:	018b      	lsls	r3, r1, #6
 80021ac:	4641      	mov	r1, r8
 80021ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021b2:	4641      	mov	r1, r8
 80021b4:	018a      	lsls	r2, r1, #6
 80021b6:	4641      	mov	r1, r8
 80021b8:	1a51      	subs	r1, r2, r1
 80021ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80021bc:	4649      	mov	r1, r9
 80021be:	eb63 0301 	sbc.w	r3, r3, r1
 80021c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021c4:	f04f 0200 	mov.w	r2, #0
 80021c8:	f04f 0300 	mov.w	r3, #0
 80021cc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80021d0:	4649      	mov	r1, r9
 80021d2:	00cb      	lsls	r3, r1, #3
 80021d4:	4641      	mov	r1, r8
 80021d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021da:	4641      	mov	r1, r8
 80021dc:	00ca      	lsls	r2, r1, #3
 80021de:	4610      	mov	r0, r2
 80021e0:	4619      	mov	r1, r3
 80021e2:	4603      	mov	r3, r0
 80021e4:	4622      	mov	r2, r4
 80021e6:	189b      	adds	r3, r3, r2
 80021e8:	633b      	str	r3, [r7, #48]	; 0x30
 80021ea:	462b      	mov	r3, r5
 80021ec:	460a      	mov	r2, r1
 80021ee:	eb42 0303 	adc.w	r3, r2, r3
 80021f2:	637b      	str	r3, [r7, #52]	; 0x34
 80021f4:	f04f 0200 	mov.w	r2, #0
 80021f8:	f04f 0300 	mov.w	r3, #0
 80021fc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002200:	4629      	mov	r1, r5
 8002202:	024b      	lsls	r3, r1, #9
 8002204:	4621      	mov	r1, r4
 8002206:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800220a:	4621      	mov	r1, r4
 800220c:	024a      	lsls	r2, r1, #9
 800220e:	4610      	mov	r0, r2
 8002210:	4619      	mov	r1, r3
 8002212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002216:	2200      	movs	r2, #0
 8002218:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800221c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002220:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002224:	f7fe fce0 	bl	8000be8 <__aeabi_uldivmod>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4613      	mov	r3, r2
 800222e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002232:	e067      	b.n	8002304 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002234:	4b75      	ldr	r3, [pc, #468]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	099b      	lsrs	r3, r3, #6
 800223a:	2200      	movs	r2, #0
 800223c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002240:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002244:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002248:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800224c:	67bb      	str	r3, [r7, #120]	; 0x78
 800224e:	2300      	movs	r3, #0
 8002250:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002252:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002256:	4622      	mov	r2, r4
 8002258:	462b      	mov	r3, r5
 800225a:	f04f 0000 	mov.w	r0, #0
 800225e:	f04f 0100 	mov.w	r1, #0
 8002262:	0159      	lsls	r1, r3, #5
 8002264:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002268:	0150      	lsls	r0, r2, #5
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	4621      	mov	r1, r4
 8002270:	1a51      	subs	r1, r2, r1
 8002272:	62b9      	str	r1, [r7, #40]	; 0x28
 8002274:	4629      	mov	r1, r5
 8002276:	eb63 0301 	sbc.w	r3, r3, r1
 800227a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002288:	4649      	mov	r1, r9
 800228a:	018b      	lsls	r3, r1, #6
 800228c:	4641      	mov	r1, r8
 800228e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002292:	4641      	mov	r1, r8
 8002294:	018a      	lsls	r2, r1, #6
 8002296:	4641      	mov	r1, r8
 8002298:	ebb2 0a01 	subs.w	sl, r2, r1
 800229c:	4649      	mov	r1, r9
 800229e:	eb63 0b01 	sbc.w	fp, r3, r1
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80022ae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80022b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022b6:	4692      	mov	sl, r2
 80022b8:	469b      	mov	fp, r3
 80022ba:	4623      	mov	r3, r4
 80022bc:	eb1a 0303 	adds.w	r3, sl, r3
 80022c0:	623b      	str	r3, [r7, #32]
 80022c2:	462b      	mov	r3, r5
 80022c4:	eb4b 0303 	adc.w	r3, fp, r3
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80022d6:	4629      	mov	r1, r5
 80022d8:	028b      	lsls	r3, r1, #10
 80022da:	4621      	mov	r1, r4
 80022dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022e0:	4621      	mov	r1, r4
 80022e2:	028a      	lsls	r2, r1, #10
 80022e4:	4610      	mov	r0, r2
 80022e6:	4619      	mov	r1, r3
 80022e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80022ec:	2200      	movs	r2, #0
 80022ee:	673b      	str	r3, [r7, #112]	; 0x70
 80022f0:	677a      	str	r2, [r7, #116]	; 0x74
 80022f2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80022f6:	f7fe fc77 	bl	8000be8 <__aeabi_uldivmod>
 80022fa:	4602      	mov	r2, r0
 80022fc:	460b      	mov	r3, r1
 80022fe:	4613      	mov	r3, r2
 8002300:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002304:	4b41      	ldr	r3, [pc, #260]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	0c1b      	lsrs	r3, r3, #16
 800230a:	f003 0303 	and.w	r3, r3, #3
 800230e:	3301      	adds	r3, #1
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002316:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800231a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800231e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002322:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002326:	e0eb      	b.n	8002500 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002328:	4b38      	ldr	r3, [pc, #224]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002330:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002334:	4b35      	ldr	r3, [pc, #212]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d06b      	beq.n	8002418 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002340:	4b32      	ldr	r3, [pc, #200]	; (800240c <HAL_RCC_GetSysClockFreq+0x354>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	099b      	lsrs	r3, r3, #6
 8002346:	2200      	movs	r2, #0
 8002348:	66bb      	str	r3, [r7, #104]	; 0x68
 800234a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800234c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800234e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002352:	663b      	str	r3, [r7, #96]	; 0x60
 8002354:	2300      	movs	r3, #0
 8002356:	667b      	str	r3, [r7, #100]	; 0x64
 8002358:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800235c:	4622      	mov	r2, r4
 800235e:	462b      	mov	r3, r5
 8002360:	f04f 0000 	mov.w	r0, #0
 8002364:	f04f 0100 	mov.w	r1, #0
 8002368:	0159      	lsls	r1, r3, #5
 800236a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800236e:	0150      	lsls	r0, r2, #5
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	4621      	mov	r1, r4
 8002376:	1a51      	subs	r1, r2, r1
 8002378:	61b9      	str	r1, [r7, #24]
 800237a:	4629      	mov	r1, r5
 800237c:	eb63 0301 	sbc.w	r3, r3, r1
 8002380:	61fb      	str	r3, [r7, #28]
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	f04f 0300 	mov.w	r3, #0
 800238a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800238e:	4659      	mov	r1, fp
 8002390:	018b      	lsls	r3, r1, #6
 8002392:	4651      	mov	r1, sl
 8002394:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002398:	4651      	mov	r1, sl
 800239a:	018a      	lsls	r2, r1, #6
 800239c:	4651      	mov	r1, sl
 800239e:	ebb2 0801 	subs.w	r8, r2, r1
 80023a2:	4659      	mov	r1, fp
 80023a4:	eb63 0901 	sbc.w	r9, r3, r1
 80023a8:	f04f 0200 	mov.w	r2, #0
 80023ac:	f04f 0300 	mov.w	r3, #0
 80023b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023bc:	4690      	mov	r8, r2
 80023be:	4699      	mov	r9, r3
 80023c0:	4623      	mov	r3, r4
 80023c2:	eb18 0303 	adds.w	r3, r8, r3
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	462b      	mov	r3, r5
 80023ca:	eb49 0303 	adc.w	r3, r9, r3
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	f04f 0200 	mov.w	r2, #0
 80023d4:	f04f 0300 	mov.w	r3, #0
 80023d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80023dc:	4629      	mov	r1, r5
 80023de:	024b      	lsls	r3, r1, #9
 80023e0:	4621      	mov	r1, r4
 80023e2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023e6:	4621      	mov	r1, r4
 80023e8:	024a      	lsls	r2, r1, #9
 80023ea:	4610      	mov	r0, r2
 80023ec:	4619      	mov	r1, r3
 80023ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80023f2:	2200      	movs	r2, #0
 80023f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80023f6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80023f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80023fc:	f7fe fbf4 	bl	8000be8 <__aeabi_uldivmod>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4613      	mov	r3, r2
 8002406:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800240a:	e065      	b.n	80024d8 <HAL_RCC_GetSysClockFreq+0x420>
 800240c:	40023800 	.word	0x40023800
 8002410:	00f42400 	.word	0x00f42400
 8002414:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002418:	4b3d      	ldr	r3, [pc, #244]	; (8002510 <HAL_RCC_GetSysClockFreq+0x458>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	099b      	lsrs	r3, r3, #6
 800241e:	2200      	movs	r2, #0
 8002420:	4618      	mov	r0, r3
 8002422:	4611      	mov	r1, r2
 8002424:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002428:	653b      	str	r3, [r7, #80]	; 0x50
 800242a:	2300      	movs	r3, #0
 800242c:	657b      	str	r3, [r7, #84]	; 0x54
 800242e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002432:	4642      	mov	r2, r8
 8002434:	464b      	mov	r3, r9
 8002436:	f04f 0000 	mov.w	r0, #0
 800243a:	f04f 0100 	mov.w	r1, #0
 800243e:	0159      	lsls	r1, r3, #5
 8002440:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002444:	0150      	lsls	r0, r2, #5
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	4641      	mov	r1, r8
 800244c:	1a51      	subs	r1, r2, r1
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	4649      	mov	r1, r9
 8002452:	eb63 0301 	sbc.w	r3, r3, r1
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	f04f 0300 	mov.w	r3, #0
 8002460:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002464:	4659      	mov	r1, fp
 8002466:	018b      	lsls	r3, r1, #6
 8002468:	4651      	mov	r1, sl
 800246a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800246e:	4651      	mov	r1, sl
 8002470:	018a      	lsls	r2, r1, #6
 8002472:	4651      	mov	r1, sl
 8002474:	1a54      	subs	r4, r2, r1
 8002476:	4659      	mov	r1, fp
 8002478:	eb63 0501 	sbc.w	r5, r3, r1
 800247c:	f04f 0200 	mov.w	r2, #0
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	00eb      	lsls	r3, r5, #3
 8002486:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800248a:	00e2      	lsls	r2, r4, #3
 800248c:	4614      	mov	r4, r2
 800248e:	461d      	mov	r5, r3
 8002490:	4643      	mov	r3, r8
 8002492:	18e3      	adds	r3, r4, r3
 8002494:	603b      	str	r3, [r7, #0]
 8002496:	464b      	mov	r3, r9
 8002498:	eb45 0303 	adc.w	r3, r5, r3
 800249c:	607b      	str	r3, [r7, #4]
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	f04f 0300 	mov.w	r3, #0
 80024a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024aa:	4629      	mov	r1, r5
 80024ac:	028b      	lsls	r3, r1, #10
 80024ae:	4621      	mov	r1, r4
 80024b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024b4:	4621      	mov	r1, r4
 80024b6:	028a      	lsls	r2, r1, #10
 80024b8:	4610      	mov	r0, r2
 80024ba:	4619      	mov	r1, r3
 80024bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024c0:	2200      	movs	r2, #0
 80024c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80024c4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80024c6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80024ca:	f7fe fb8d 	bl	8000be8 <__aeabi_uldivmod>
 80024ce:	4602      	mov	r2, r0
 80024d0:	460b      	mov	r3, r1
 80024d2:	4613      	mov	r3, r2
 80024d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80024d8:	4b0d      	ldr	r3, [pc, #52]	; (8002510 <HAL_RCC_GetSysClockFreq+0x458>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	0f1b      	lsrs	r3, r3, #28
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80024e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80024ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80024ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80024f6:	e003      	b.n	8002500 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024f8:	4b06      	ldr	r3, [pc, #24]	; (8002514 <HAL_RCC_GetSysClockFreq+0x45c>)
 80024fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80024fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002500:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002504:	4618      	mov	r0, r3
 8002506:	37b8      	adds	r7, #184	; 0xb8
 8002508:	46bd      	mov	sp, r7
 800250a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800250e:	bf00      	nop
 8002510:	40023800 	.word	0x40023800
 8002514:	00f42400 	.word	0x00f42400

08002518 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e28d      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b00      	cmp	r3, #0
 8002534:	f000 8083 	beq.w	800263e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002538:	4b94      	ldr	r3, [pc, #592]	; (800278c <HAL_RCC_OscConfig+0x274>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 030c 	and.w	r3, r3, #12
 8002540:	2b04      	cmp	r3, #4
 8002542:	d019      	beq.n	8002578 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002544:	4b91      	ldr	r3, [pc, #580]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800254c:	2b08      	cmp	r3, #8
 800254e:	d106      	bne.n	800255e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002550:	4b8e      	ldr	r3, [pc, #568]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002558:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800255c:	d00c      	beq.n	8002578 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800255e:	4b8b      	ldr	r3, [pc, #556]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002566:	2b0c      	cmp	r3, #12
 8002568:	d112      	bne.n	8002590 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800256a:	4b88      	ldr	r3, [pc, #544]	; (800278c <HAL_RCC_OscConfig+0x274>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002572:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002576:	d10b      	bne.n	8002590 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	4b84      	ldr	r3, [pc, #528]	; (800278c <HAL_RCC_OscConfig+0x274>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d05b      	beq.n	800263c <HAL_RCC_OscConfig+0x124>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d157      	bne.n	800263c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e25a      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002598:	d106      	bne.n	80025a8 <HAL_RCC_OscConfig+0x90>
 800259a:	4b7c      	ldr	r3, [pc, #496]	; (800278c <HAL_RCC_OscConfig+0x274>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a7b      	ldr	r2, [pc, #492]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	e01d      	b.n	80025e4 <HAL_RCC_OscConfig+0xcc>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025b0:	d10c      	bne.n	80025cc <HAL_RCC_OscConfig+0xb4>
 80025b2:	4b76      	ldr	r3, [pc, #472]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a75      	ldr	r2, [pc, #468]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	4b73      	ldr	r3, [pc, #460]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a72      	ldr	r2, [pc, #456]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	e00b      	b.n	80025e4 <HAL_RCC_OscConfig+0xcc>
 80025cc:	4b6f      	ldr	r3, [pc, #444]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a6e      	ldr	r2, [pc, #440]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d6:	6013      	str	r3, [r2, #0]
 80025d8:	4b6c      	ldr	r3, [pc, #432]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a6b      	ldr	r2, [pc, #428]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80025de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d013      	beq.n	8002614 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ec:	f7ff f8ec 	bl	80017c8 <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025f4:	f7ff f8e8 	bl	80017c8 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b64      	cmp	r3, #100	; 0x64
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e21f      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002606:	4b61      	ldr	r3, [pc, #388]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0f0      	beq.n	80025f4 <HAL_RCC_OscConfig+0xdc>
 8002612:	e014      	b.n	800263e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002614:	f7ff f8d8 	bl	80017c8 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800261c:	f7ff f8d4 	bl	80017c8 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b64      	cmp	r3, #100	; 0x64
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e20b      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262e:	4b57      	ldr	r3, [pc, #348]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x104>
 800263a:	e000      	b.n	800263e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800263c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d06f      	beq.n	800272a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800264a:	4b50      	ldr	r3, [pc, #320]	; (800278c <HAL_RCC_OscConfig+0x274>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f003 030c 	and.w	r3, r3, #12
 8002652:	2b00      	cmp	r3, #0
 8002654:	d017      	beq.n	8002686 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002656:	4b4d      	ldr	r3, [pc, #308]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800265e:	2b08      	cmp	r3, #8
 8002660:	d105      	bne.n	800266e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002662:	4b4a      	ldr	r3, [pc, #296]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00b      	beq.n	8002686 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800266e:	4b47      	ldr	r3, [pc, #284]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002676:	2b0c      	cmp	r3, #12
 8002678:	d11c      	bne.n	80026b4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800267a:	4b44      	ldr	r3, [pc, #272]	; (800278c <HAL_RCC_OscConfig+0x274>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d116      	bne.n	80026b4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002686:	4b41      	ldr	r3, [pc, #260]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	2b00      	cmp	r3, #0
 8002690:	d005      	beq.n	800269e <HAL_RCC_OscConfig+0x186>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d001      	beq.n	800269e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e1d3      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800269e:	4b3b      	ldr	r3, [pc, #236]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	4937      	ldr	r1, [pc, #220]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026b2:	e03a      	b.n	800272a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d020      	beq.n	80026fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026bc:	4b34      	ldr	r3, [pc, #208]	; (8002790 <HAL_RCC_OscConfig+0x278>)
 80026be:	2201      	movs	r2, #1
 80026c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c2:	f7ff f881 	bl	80017c8 <HAL_GetTick>
 80026c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c8:	e008      	b.n	80026dc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026ca:	f7ff f87d 	bl	80017c8 <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d901      	bls.n	80026dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80026d8:	2303      	movs	r3, #3
 80026da:	e1b4      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026dc:	4b2b      	ldr	r3, [pc, #172]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0302 	and.w	r3, r3, #2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d0f0      	beq.n	80026ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e8:	4b28      	ldr	r3, [pc, #160]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	4925      	ldr	r1, [pc, #148]	; (800278c <HAL_RCC_OscConfig+0x274>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	600b      	str	r3, [r1, #0]
 80026fc:	e015      	b.n	800272a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026fe:	4b24      	ldr	r3, [pc, #144]	; (8002790 <HAL_RCC_OscConfig+0x278>)
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002704:	f7ff f860 	bl	80017c8 <HAL_GetTick>
 8002708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800270a:	e008      	b.n	800271e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800270c:	f7ff f85c 	bl	80017c8 <HAL_GetTick>
 8002710:	4602      	mov	r2, r0
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d901      	bls.n	800271e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800271a:	2303      	movs	r3, #3
 800271c:	e193      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800271e:	4b1b      	ldr	r3, [pc, #108]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1f0      	bne.n	800270c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d036      	beq.n	80027a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d016      	beq.n	800276c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800273e:	4b15      	ldr	r3, [pc, #84]	; (8002794 <HAL_RCC_OscConfig+0x27c>)
 8002740:	2201      	movs	r2, #1
 8002742:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002744:	f7ff f840 	bl	80017c8 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800274c:	f7ff f83c 	bl	80017c8 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e173      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800275e:	4b0b      	ldr	r3, [pc, #44]	; (800278c <HAL_RCC_OscConfig+0x274>)
 8002760:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0f0      	beq.n	800274c <HAL_RCC_OscConfig+0x234>
 800276a:	e01b      	b.n	80027a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800276c:	4b09      	ldr	r3, [pc, #36]	; (8002794 <HAL_RCC_OscConfig+0x27c>)
 800276e:	2200      	movs	r2, #0
 8002770:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002772:	f7ff f829 	bl	80017c8 <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002778:	e00e      	b.n	8002798 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800277a:	f7ff f825 	bl	80017c8 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d907      	bls.n	8002798 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e15c      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
 800278c:	40023800 	.word	0x40023800
 8002790:	42470000 	.word	0x42470000
 8002794:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002798:	4b8a      	ldr	r3, [pc, #552]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 800279a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1ea      	bne.n	800277a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 8097 	beq.w	80028e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027b2:	2300      	movs	r3, #0
 80027b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b6:	4b83      	ldr	r3, [pc, #524]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d10f      	bne.n	80027e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	60bb      	str	r3, [r7, #8]
 80027c6:	4b7f      	ldr	r3, [pc, #508]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	4a7e      	ldr	r2, [pc, #504]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d0:	6413      	str	r3, [r2, #64]	; 0x40
 80027d2:	4b7c      	ldr	r3, [pc, #496]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027da:	60bb      	str	r3, [r7, #8]
 80027dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027de:	2301      	movs	r3, #1
 80027e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e2:	4b79      	ldr	r3, [pc, #484]	; (80029c8 <HAL_RCC_OscConfig+0x4b0>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d118      	bne.n	8002820 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ee:	4b76      	ldr	r3, [pc, #472]	; (80029c8 <HAL_RCC_OscConfig+0x4b0>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a75      	ldr	r2, [pc, #468]	; (80029c8 <HAL_RCC_OscConfig+0x4b0>)
 80027f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027fa:	f7fe ffe5 	bl	80017c8 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002802:	f7fe ffe1 	bl	80017c8 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e118      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002814:	4b6c      	ldr	r3, [pc, #432]	; (80029c8 <HAL_RCC_OscConfig+0x4b0>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0f0      	beq.n	8002802 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d106      	bne.n	8002836 <HAL_RCC_OscConfig+0x31e>
 8002828:	4b66      	ldr	r3, [pc, #408]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 800282a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800282c:	4a65      	ldr	r2, [pc, #404]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 800282e:	f043 0301 	orr.w	r3, r3, #1
 8002832:	6713      	str	r3, [r2, #112]	; 0x70
 8002834:	e01c      	b.n	8002870 <HAL_RCC_OscConfig+0x358>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	2b05      	cmp	r3, #5
 800283c:	d10c      	bne.n	8002858 <HAL_RCC_OscConfig+0x340>
 800283e:	4b61      	ldr	r3, [pc, #388]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 8002840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002842:	4a60      	ldr	r2, [pc, #384]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	6713      	str	r3, [r2, #112]	; 0x70
 800284a:	4b5e      	ldr	r3, [pc, #376]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 800284c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800284e:	4a5d      	ldr	r2, [pc, #372]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	6713      	str	r3, [r2, #112]	; 0x70
 8002856:	e00b      	b.n	8002870 <HAL_RCC_OscConfig+0x358>
 8002858:	4b5a      	ldr	r3, [pc, #360]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 800285a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800285c:	4a59      	ldr	r2, [pc, #356]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 800285e:	f023 0301 	bic.w	r3, r3, #1
 8002862:	6713      	str	r3, [r2, #112]	; 0x70
 8002864:	4b57      	ldr	r3, [pc, #348]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 8002866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002868:	4a56      	ldr	r2, [pc, #344]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 800286a:	f023 0304 	bic.w	r3, r3, #4
 800286e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d015      	beq.n	80028a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002878:	f7fe ffa6 	bl	80017c8 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800287e:	e00a      	b.n	8002896 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002880:	f7fe ffa2 	bl	80017c8 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	f241 3288 	movw	r2, #5000	; 0x1388
 800288e:	4293      	cmp	r3, r2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e0d7      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002896:	4b4b      	ldr	r3, [pc, #300]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 8002898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d0ee      	beq.n	8002880 <HAL_RCC_OscConfig+0x368>
 80028a2:	e014      	b.n	80028ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a4:	f7fe ff90 	bl	80017c8 <HAL_GetTick>
 80028a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028aa:	e00a      	b.n	80028c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ac:	f7fe ff8c 	bl	80017c8 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e0c1      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028c2:	4b40      	ldr	r3, [pc, #256]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80028c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1ee      	bne.n	80028ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d105      	bne.n	80028e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028d4:	4b3b      	ldr	r3, [pc, #236]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	4a3a      	ldr	r2, [pc, #232]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80028da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 80ad 	beq.w	8002a44 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028ea:	4b36      	ldr	r3, [pc, #216]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b08      	cmp	r3, #8
 80028f4:	d060      	beq.n	80029b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	699b      	ldr	r3, [r3, #24]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d145      	bne.n	800298a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fe:	4b33      	ldr	r3, [pc, #204]	; (80029cc <HAL_RCC_OscConfig+0x4b4>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002904:	f7fe ff60 	bl	80017c8 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800290a:	e008      	b.n	800291e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800290c:	f7fe ff5c 	bl	80017c8 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	2b02      	cmp	r3, #2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e093      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800291e:	4b29      	ldr	r3, [pc, #164]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1f0      	bne.n	800290c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69da      	ldr	r2, [r3, #28]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002938:	019b      	lsls	r3, r3, #6
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002940:	085b      	lsrs	r3, r3, #1
 8002942:	3b01      	subs	r3, #1
 8002944:	041b      	lsls	r3, r3, #16
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800294c:	061b      	lsls	r3, r3, #24
 800294e:	431a      	orrs	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002954:	071b      	lsls	r3, r3, #28
 8002956:	491b      	ldr	r1, [pc, #108]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 8002958:	4313      	orrs	r3, r2
 800295a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800295c:	4b1b      	ldr	r3, [pc, #108]	; (80029cc <HAL_RCC_OscConfig+0x4b4>)
 800295e:	2201      	movs	r2, #1
 8002960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002962:	f7fe ff31 	bl	80017c8 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800296a:	f7fe ff2d 	bl	80017c8 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e064      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800297c:	4b11      	ldr	r3, [pc, #68]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x452>
 8002988:	e05c      	b.n	8002a44 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298a:	4b10      	ldr	r3, [pc, #64]	; (80029cc <HAL_RCC_OscConfig+0x4b4>)
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002990:	f7fe ff1a 	bl	80017c8 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002998:	f7fe ff16 	bl	80017c8 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e04d      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029aa:	4b06      	ldr	r3, [pc, #24]	; (80029c4 <HAL_RCC_OscConfig+0x4ac>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x480>
 80029b6:	e045      	b.n	8002a44 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d107      	bne.n	80029d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e040      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
 80029c4:	40023800 	.word	0x40023800
 80029c8:	40007000 	.word	0x40007000
 80029cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029d0:	4b1f      	ldr	r3, [pc, #124]	; (8002a50 <HAL_RCC_OscConfig+0x538>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d030      	beq.n	8002a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d129      	bne.n	8002a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d122      	bne.n	8002a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a00:	4013      	ands	r3, r2
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d119      	bne.n	8002a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a16:	085b      	lsrs	r3, r3, #1
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d10f      	bne.n	8002a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d107      	bne.n	8002a40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d001      	beq.n	8002a44 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e000      	b.n	8002a46 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3718      	adds	r7, #24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	40023800 	.word	0x40023800

08002a54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e041      	b.n	8002aea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe fcd4 	bl	8001428 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3304      	adds	r3, #4
 8002a90:	4619      	mov	r1, r3
 8002a92:	4610      	mov	r0, r2
 8002a94:	f000 fbe2 	bl	800325c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d001      	beq.n	8002b0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e04e      	b.n	8002baa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2202      	movs	r2, #2
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0201 	orr.w	r2, r2, #1
 8002b22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a23      	ldr	r2, [pc, #140]	; (8002bb8 <HAL_TIM_Base_Start_IT+0xc4>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d022      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x80>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b36:	d01d      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x80>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a1f      	ldr	r2, [pc, #124]	; (8002bbc <HAL_TIM_Base_Start_IT+0xc8>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d018      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x80>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a1e      	ldr	r2, [pc, #120]	; (8002bc0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d013      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x80>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a1c      	ldr	r2, [pc, #112]	; (8002bc4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d00e      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x80>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a1b      	ldr	r2, [pc, #108]	; (8002bc8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d009      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x80>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a19      	ldr	r2, [pc, #100]	; (8002bcc <HAL_TIM_Base_Start_IT+0xd8>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d004      	beq.n	8002b74 <HAL_TIM_Base_Start_IT+0x80>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a18      	ldr	r2, [pc, #96]	; (8002bd0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d111      	bne.n	8002b98 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b06      	cmp	r3, #6
 8002b84:	d010      	beq.n	8002ba8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f042 0201 	orr.w	r2, r2, #1
 8002b94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b96:	e007      	b.n	8002ba8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	40010000 	.word	0x40010000
 8002bbc:	40000400 	.word	0x40000400
 8002bc0:	40000800 	.word	0x40000800
 8002bc4:	40000c00 	.word	0x40000c00
 8002bc8:	40010400 	.word	0x40010400
 8002bcc:	40014000 	.word	0x40014000
 8002bd0:	40001800 	.word	0x40001800

08002bd4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e041      	b.n	8002c6a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d106      	bne.n	8002c00 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7fe fbd8 	bl	80013b0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2202      	movs	r2, #2
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3304      	adds	r3, #4
 8002c10:	4619      	mov	r1, r3
 8002c12:	4610      	mov	r0, r2
 8002c14:	f000 fb22 	bl	800325c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d104      	bne.n	8002c92 <HAL_TIM_IC_Start_IT+0x1e>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	e013      	b.n	8002cba <HAL_TIM_IC_Start_IT+0x46>
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	2b04      	cmp	r3, #4
 8002c96:	d104      	bne.n	8002ca2 <HAL_TIM_IC_Start_IT+0x2e>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	e00b      	b.n	8002cba <HAL_TIM_IC_Start_IT+0x46>
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d104      	bne.n	8002cb2 <HAL_TIM_IC_Start_IT+0x3e>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	e003      	b.n	8002cba <HAL_TIM_IC_Start_IT+0x46>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d104      	bne.n	8002ccc <HAL_TIM_IC_Start_IT+0x58>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	e013      	b.n	8002cf4 <HAL_TIM_IC_Start_IT+0x80>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	2b04      	cmp	r3, #4
 8002cd0:	d104      	bne.n	8002cdc <HAL_TIM_IC_Start_IT+0x68>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	e00b      	b.n	8002cf4 <HAL_TIM_IC_Start_IT+0x80>
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	2b08      	cmp	r3, #8
 8002ce0:	d104      	bne.n	8002cec <HAL_TIM_IC_Start_IT+0x78>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	e003      	b.n	8002cf4 <HAL_TIM_IC_Start_IT+0x80>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002cf6:	7bbb      	ldrb	r3, [r7, #14]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d102      	bne.n	8002d02 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002cfc:	7b7b      	ldrb	r3, [r7, #13]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d001      	beq.n	8002d06 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e0cc      	b.n	8002ea0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d104      	bne.n	8002d16 <HAL_TIM_IC_Start_IT+0xa2>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d14:	e013      	b.n	8002d3e <HAL_TIM_IC_Start_IT+0xca>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d104      	bne.n	8002d26 <HAL_TIM_IC_Start_IT+0xb2>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d24:	e00b      	b.n	8002d3e <HAL_TIM_IC_Start_IT+0xca>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	2b08      	cmp	r3, #8
 8002d2a:	d104      	bne.n	8002d36 <HAL_TIM_IC_Start_IT+0xc2>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2202      	movs	r2, #2
 8002d30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d34:	e003      	b.n	8002d3e <HAL_TIM_IC_Start_IT+0xca>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d104      	bne.n	8002d4e <HAL_TIM_IC_Start_IT+0xda>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2202      	movs	r2, #2
 8002d48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d4c:	e013      	b.n	8002d76 <HAL_TIM_IC_Start_IT+0x102>
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d104      	bne.n	8002d5e <HAL_TIM_IC_Start_IT+0xea>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2202      	movs	r2, #2
 8002d58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d5c:	e00b      	b.n	8002d76 <HAL_TIM_IC_Start_IT+0x102>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	d104      	bne.n	8002d6e <HAL_TIM_IC_Start_IT+0xfa>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2202      	movs	r2, #2
 8002d68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d6c:	e003      	b.n	8002d76 <HAL_TIM_IC_Start_IT+0x102>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2202      	movs	r2, #2
 8002d72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	2b0c      	cmp	r3, #12
 8002d7a:	d841      	bhi.n	8002e00 <HAL_TIM_IC_Start_IT+0x18c>
 8002d7c:	a201      	add	r2, pc, #4	; (adr r2, 8002d84 <HAL_TIM_IC_Start_IT+0x110>)
 8002d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d82:	bf00      	nop
 8002d84:	08002db9 	.word	0x08002db9
 8002d88:	08002e01 	.word	0x08002e01
 8002d8c:	08002e01 	.word	0x08002e01
 8002d90:	08002e01 	.word	0x08002e01
 8002d94:	08002dcb 	.word	0x08002dcb
 8002d98:	08002e01 	.word	0x08002e01
 8002d9c:	08002e01 	.word	0x08002e01
 8002da0:	08002e01 	.word	0x08002e01
 8002da4:	08002ddd 	.word	0x08002ddd
 8002da8:	08002e01 	.word	0x08002e01
 8002dac:	08002e01 	.word	0x08002e01
 8002db0:	08002e01 	.word	0x08002e01
 8002db4:	08002def 	.word	0x08002def
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68da      	ldr	r2, [r3, #12]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f042 0202 	orr.w	r2, r2, #2
 8002dc6:	60da      	str	r2, [r3, #12]
      break;
 8002dc8:	e01d      	b.n	8002e06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68da      	ldr	r2, [r3, #12]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f042 0204 	orr.w	r2, r2, #4
 8002dd8:	60da      	str	r2, [r3, #12]
      break;
 8002dda:	e014      	b.n	8002e06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f042 0208 	orr.w	r2, r2, #8
 8002dea:	60da      	str	r2, [r3, #12]
      break;
 8002dec:	e00b      	b.n	8002e06 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f042 0210 	orr.w	r2, r2, #16
 8002dfc:	60da      	str	r2, [r3, #12]
      break;
 8002dfe:	e002      	b.n	8002e06 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	73fb      	strb	r3, [r7, #15]
      break;
 8002e04:	bf00      	nop
  }

  if (status == HAL_OK)
 8002e06:	7bfb      	ldrb	r3, [r7, #15]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d148      	bne.n	8002e9e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2201      	movs	r2, #1
 8002e12:	6839      	ldr	r1, [r7, #0]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f000 fbeb 	bl	80035f0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a22      	ldr	r2, [pc, #136]	; (8002ea8 <HAL_TIM_IC_Start_IT+0x234>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d022      	beq.n	8002e6a <HAL_TIM_IC_Start_IT+0x1f6>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e2c:	d01d      	beq.n	8002e6a <HAL_TIM_IC_Start_IT+0x1f6>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a1e      	ldr	r2, [pc, #120]	; (8002eac <HAL_TIM_IC_Start_IT+0x238>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d018      	beq.n	8002e6a <HAL_TIM_IC_Start_IT+0x1f6>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a1c      	ldr	r2, [pc, #112]	; (8002eb0 <HAL_TIM_IC_Start_IT+0x23c>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d013      	beq.n	8002e6a <HAL_TIM_IC_Start_IT+0x1f6>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a1b      	ldr	r2, [pc, #108]	; (8002eb4 <HAL_TIM_IC_Start_IT+0x240>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d00e      	beq.n	8002e6a <HAL_TIM_IC_Start_IT+0x1f6>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a19      	ldr	r2, [pc, #100]	; (8002eb8 <HAL_TIM_IC_Start_IT+0x244>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d009      	beq.n	8002e6a <HAL_TIM_IC_Start_IT+0x1f6>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a18      	ldr	r2, [pc, #96]	; (8002ebc <HAL_TIM_IC_Start_IT+0x248>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d004      	beq.n	8002e6a <HAL_TIM_IC_Start_IT+0x1f6>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a16      	ldr	r2, [pc, #88]	; (8002ec0 <HAL_TIM_IC_Start_IT+0x24c>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d111      	bne.n	8002e8e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	f003 0307 	and.w	r3, r3, #7
 8002e74:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b06      	cmp	r3, #6
 8002e7a:	d010      	beq.n	8002e9e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f042 0201 	orr.w	r2, r2, #1
 8002e8a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e8c:	e007      	b.n	8002e9e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f042 0201 	orr.w	r2, r2, #1
 8002e9c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40010000 	.word	0x40010000
 8002eac:	40000400 	.word	0x40000400
 8002eb0:	40000800 	.word	0x40000800
 8002eb4:	40000c00 	.word	0x40000c00
 8002eb8:	40010400 	.word	0x40010400
 8002ebc:	40014000 	.word	0x40014000
 8002ec0:	40001800 	.word	0x40001800

08002ec4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d122      	bne.n	8002f20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	f003 0302 	and.w	r3, r3, #2
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d11b      	bne.n	8002f20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f06f 0202 	mvn.w	r2, #2
 8002ef0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	f003 0303 	and.w	r3, r3, #3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d003      	beq.n	8002f0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f7fe f9f8 	bl	80012fc <HAL_TIM_IC_CaptureCallback>
 8002f0c:	e005      	b.n	8002f1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f986 	bl	8003220 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 f98d 	bl	8003234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	f003 0304 	and.w	r3, r3, #4
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d122      	bne.n	8002f74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d11b      	bne.n	8002f74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f06f 0204 	mvn.w	r2, #4
 8002f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2202      	movs	r2, #2
 8002f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d003      	beq.n	8002f62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7fe f9ce 	bl	80012fc <HAL_TIM_IC_CaptureCallback>
 8002f60:	e005      	b.n	8002f6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f95c 	bl	8003220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f963 	bl	8003234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	2b08      	cmp	r3, #8
 8002f80:	d122      	bne.n	8002fc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	f003 0308 	and.w	r3, r3, #8
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d11b      	bne.n	8002fc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f06f 0208 	mvn.w	r2, #8
 8002f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2204      	movs	r2, #4
 8002f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	f003 0303 	and.w	r3, r3, #3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d003      	beq.n	8002fb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7fe f9a4 	bl	80012fc <HAL_TIM_IC_CaptureCallback>
 8002fb4:	e005      	b.n	8002fc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f932 	bl	8003220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f000 f939 	bl	8003234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	f003 0310 	and.w	r3, r3, #16
 8002fd2:	2b10      	cmp	r3, #16
 8002fd4:	d122      	bne.n	800301c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	f003 0310 	and.w	r3, r3, #16
 8002fe0:	2b10      	cmp	r3, #16
 8002fe2:	d11b      	bne.n	800301c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f06f 0210 	mvn.w	r2, #16
 8002fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2208      	movs	r2, #8
 8002ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7fe f97a 	bl	80012fc <HAL_TIM_IC_CaptureCallback>
 8003008:	e005      	b.n	8003016 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 f908 	bl	8003220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 f90f 	bl	8003234 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b01      	cmp	r3, #1
 8003028:	d10e      	bne.n	8003048 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b01      	cmp	r3, #1
 8003036:	d107      	bne.n	8003048 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f06f 0201 	mvn.w	r2, #1
 8003040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f8e2 	bl	800320c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003052:	2b80      	cmp	r3, #128	; 0x80
 8003054:	d10e      	bne.n	8003074 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003060:	2b80      	cmp	r3, #128	; 0x80
 8003062:	d107      	bne.n	8003074 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800306c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 faed 	bl	800364e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307e:	2b40      	cmp	r3, #64	; 0x40
 8003080:	d10e      	bne.n	80030a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800308c:	2b40      	cmp	r3, #64	; 0x40
 800308e:	d107      	bne.n	80030a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f8d4 	bl	8003248 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	f003 0320 	and.w	r3, r3, #32
 80030aa:	2b20      	cmp	r3, #32
 80030ac:	d10e      	bne.n	80030cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f003 0320 	and.w	r3, r3, #32
 80030b8:	2b20      	cmp	r3, #32
 80030ba:	d107      	bne.n	80030cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f06f 0220 	mvn.w	r2, #32
 80030c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 fab7 	bl	800363a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030cc:	bf00      	nop
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d101      	bne.n	80030f2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e088      	b.n	8003204 <HAL_TIM_IC_ConfigChannel+0x130>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d11b      	bne.n	8003138 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6818      	ldr	r0, [r3, #0]
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	6819      	ldr	r1, [r3, #0]
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f000 f944 	bl	800339c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	699a      	ldr	r2, [r3, #24]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 020c 	bic.w	r2, r2, #12
 8003122:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6999      	ldr	r1, [r3, #24]
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	619a      	str	r2, [r3, #24]
 8003136:	e060      	b.n	80031fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b04      	cmp	r3, #4
 800313c:	d11c      	bne.n	8003178 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6818      	ldr	r0, [r3, #0]
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	6819      	ldr	r1, [r3, #0]
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f000 f999 	bl	8003484 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	699a      	ldr	r2, [r3, #24]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003160:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6999      	ldr	r1, [r3, #24]
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	021a      	lsls	r2, r3, #8
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	619a      	str	r2, [r3, #24]
 8003176:	e040      	b.n	80031fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b08      	cmp	r3, #8
 800317c:	d11b      	bne.n	80031b6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6818      	ldr	r0, [r3, #0]
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	6819      	ldr	r1, [r3, #0]
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	f000 f9b6 	bl	80034fe <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	69da      	ldr	r2, [r3, #28]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 020c 	bic.w	r2, r2, #12
 80031a0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	69d9      	ldr	r1, [r3, #28]
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	61da      	str	r2, [r3, #28]
 80031b4:	e021      	b.n	80031fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b0c      	cmp	r3, #12
 80031ba:	d11c      	bne.n	80031f6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6818      	ldr	r0, [r3, #0]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	6819      	ldr	r1, [r3, #0]
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	f000 f9d3 	bl	8003576 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	69da      	ldr	r2, [r3, #28]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80031de:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	69d9      	ldr	r1, [r3, #28]
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	021a      	lsls	r2, r3, #8
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	61da      	str	r2, [r3, #28]
 80031f4:	e001      	b.n	80031fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003202:	7dfb      	ldrb	r3, [r7, #23]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a40      	ldr	r2, [pc, #256]	; (8003370 <TIM_Base_SetConfig+0x114>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d013      	beq.n	800329c <TIM_Base_SetConfig+0x40>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800327a:	d00f      	beq.n	800329c <TIM_Base_SetConfig+0x40>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4a3d      	ldr	r2, [pc, #244]	; (8003374 <TIM_Base_SetConfig+0x118>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d00b      	beq.n	800329c <TIM_Base_SetConfig+0x40>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a3c      	ldr	r2, [pc, #240]	; (8003378 <TIM_Base_SetConfig+0x11c>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d007      	beq.n	800329c <TIM_Base_SetConfig+0x40>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a3b      	ldr	r2, [pc, #236]	; (800337c <TIM_Base_SetConfig+0x120>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d003      	beq.n	800329c <TIM_Base_SetConfig+0x40>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a3a      	ldr	r2, [pc, #232]	; (8003380 <TIM_Base_SetConfig+0x124>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d108      	bne.n	80032ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a2f      	ldr	r2, [pc, #188]	; (8003370 <TIM_Base_SetConfig+0x114>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d02b      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032bc:	d027      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a2c      	ldr	r2, [pc, #176]	; (8003374 <TIM_Base_SetConfig+0x118>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d023      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a2b      	ldr	r2, [pc, #172]	; (8003378 <TIM_Base_SetConfig+0x11c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d01f      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a2a      	ldr	r2, [pc, #168]	; (800337c <TIM_Base_SetConfig+0x120>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d01b      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a29      	ldr	r2, [pc, #164]	; (8003380 <TIM_Base_SetConfig+0x124>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d017      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a28      	ldr	r2, [pc, #160]	; (8003384 <TIM_Base_SetConfig+0x128>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d013      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a27      	ldr	r2, [pc, #156]	; (8003388 <TIM_Base_SetConfig+0x12c>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d00f      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a26      	ldr	r2, [pc, #152]	; (800338c <TIM_Base_SetConfig+0x130>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d00b      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a25      	ldr	r2, [pc, #148]	; (8003390 <TIM_Base_SetConfig+0x134>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d007      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a24      	ldr	r2, [pc, #144]	; (8003394 <TIM_Base_SetConfig+0x138>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d003      	beq.n	800330e <TIM_Base_SetConfig+0xb2>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a23      	ldr	r2, [pc, #140]	; (8003398 <TIM_Base_SetConfig+0x13c>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d108      	bne.n	8003320 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	4313      	orrs	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	4313      	orrs	r3, r2
 800332c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a0a      	ldr	r2, [pc, #40]	; (8003370 <TIM_Base_SetConfig+0x114>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d003      	beq.n	8003354 <TIM_Base_SetConfig+0xf8>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a0c      	ldr	r2, [pc, #48]	; (8003380 <TIM_Base_SetConfig+0x124>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d103      	bne.n	800335c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	691a      	ldr	r2, [r3, #16]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	615a      	str	r2, [r3, #20]
}
 8003362:	bf00      	nop
 8003364:	3714      	adds	r7, #20
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40010000 	.word	0x40010000
 8003374:	40000400 	.word	0x40000400
 8003378:	40000800 	.word	0x40000800
 800337c:	40000c00 	.word	0x40000c00
 8003380:	40010400 	.word	0x40010400
 8003384:	40014000 	.word	0x40014000
 8003388:	40014400 	.word	0x40014400
 800338c:	40014800 	.word	0x40014800
 8003390:	40001800 	.word	0x40001800
 8003394:	40001c00 	.word	0x40001c00
 8003398:	40002000 	.word	0x40002000

0800339c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800339c:	b480      	push	{r7}
 800339e:	b087      	sub	sp, #28
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
 80033a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	f023 0201 	bic.w	r2, r3, #1
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6a1b      	ldr	r3, [r3, #32]
 80033c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4a28      	ldr	r2, [pc, #160]	; (8003468 <TIM_TI1_SetConfig+0xcc>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d01b      	beq.n	8003402 <TIM_TI1_SetConfig+0x66>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033d0:	d017      	beq.n	8003402 <TIM_TI1_SetConfig+0x66>
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	4a25      	ldr	r2, [pc, #148]	; (800346c <TIM_TI1_SetConfig+0xd0>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d013      	beq.n	8003402 <TIM_TI1_SetConfig+0x66>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	4a24      	ldr	r2, [pc, #144]	; (8003470 <TIM_TI1_SetConfig+0xd4>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d00f      	beq.n	8003402 <TIM_TI1_SetConfig+0x66>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	4a23      	ldr	r2, [pc, #140]	; (8003474 <TIM_TI1_SetConfig+0xd8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00b      	beq.n	8003402 <TIM_TI1_SetConfig+0x66>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	4a22      	ldr	r2, [pc, #136]	; (8003478 <TIM_TI1_SetConfig+0xdc>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d007      	beq.n	8003402 <TIM_TI1_SetConfig+0x66>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	4a21      	ldr	r2, [pc, #132]	; (800347c <TIM_TI1_SetConfig+0xe0>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d003      	beq.n	8003402 <TIM_TI1_SetConfig+0x66>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	4a20      	ldr	r2, [pc, #128]	; (8003480 <TIM_TI1_SetConfig+0xe4>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d101      	bne.n	8003406 <TIM_TI1_SetConfig+0x6a>
 8003402:	2301      	movs	r3, #1
 8003404:	e000      	b.n	8003408 <TIM_TI1_SetConfig+0x6c>
 8003406:	2300      	movs	r3, #0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d008      	beq.n	800341e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f023 0303 	bic.w	r3, r3, #3
 8003412:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003414:	697a      	ldr	r2, [r7, #20]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4313      	orrs	r3, r2
 800341a:	617b      	str	r3, [r7, #20]
 800341c:	e003      	b.n	8003426 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f043 0301 	orr.w	r3, r3, #1
 8003424:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800342c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	011b      	lsls	r3, r3, #4
 8003432:	b2db      	uxtb	r3, r3
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	4313      	orrs	r3, r2
 8003438:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	f023 030a 	bic.w	r3, r3, #10
 8003440:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	f003 030a 	and.w	r3, r3, #10
 8003448:	693a      	ldr	r2, [r7, #16]
 800344a:	4313      	orrs	r3, r2
 800344c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	621a      	str	r2, [r3, #32]
}
 800345a:	bf00      	nop
 800345c:	371c      	adds	r7, #28
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	40010000 	.word	0x40010000
 800346c:	40000400 	.word	0x40000400
 8003470:	40000800 	.word	0x40000800
 8003474:	40000c00 	.word	0x40000c00
 8003478:	40010400 	.word	0x40010400
 800347c:	40014000 	.word	0x40014000
 8003480:	40001800 	.word	0x40001800

08003484 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003484:	b480      	push	{r7}
 8003486:	b087      	sub	sp, #28
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
 8003490:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	f023 0210 	bic.w	r2, r3, #16
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	021b      	lsls	r3, r3, #8
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80034c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	031b      	lsls	r3, r3, #12
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	697a      	ldr	r2, [r7, #20]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80034d6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	011b      	lsls	r3, r3, #4
 80034dc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	693a      	ldr	r2, [r7, #16]
 80034f0:	621a      	str	r2, [r3, #32]
}
 80034f2:	bf00      	nop
 80034f4:	371c      	adds	r7, #28
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80034fe:	b480      	push	{r7}
 8003500:	b087      	sub	sp, #28
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
 8003506:	60b9      	str	r1, [r7, #8]
 8003508:	607a      	str	r2, [r7, #4]
 800350a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	69db      	ldr	r3, [r3, #28]
 800351c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f023 0303 	bic.w	r3, r3, #3
 800352a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4313      	orrs	r3, r2
 8003532:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800353a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	b2db      	uxtb	r3, r3
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	4313      	orrs	r3, r2
 8003546:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800354e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	021b      	lsls	r3, r3, #8
 8003554:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	621a      	str	r2, [r3, #32]
}
 800356a:	bf00      	nop
 800356c:	371c      	adds	r7, #28
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003576:	b480      	push	{r7}
 8003578:	b087      	sub	sp, #28
 800357a:	af00      	add	r7, sp, #0
 800357c:	60f8      	str	r0, [r7, #12]
 800357e:	60b9      	str	r1, [r7, #8]
 8003580:	607a      	str	r2, [r7, #4]
 8003582:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6a1b      	ldr	r3, [r3, #32]
 8003588:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	69db      	ldr	r3, [r3, #28]
 8003594:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	021b      	lsls	r3, r3, #8
 80035a8:	697a      	ldr	r2, [r7, #20]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	031b      	lsls	r3, r3, #12
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	697a      	ldr	r2, [r7, #20]
 80035be:	4313      	orrs	r3, r2
 80035c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80035c8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	031b      	lsls	r3, r3, #12
 80035ce:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	621a      	str	r2, [r3, #32]
}
 80035e4:	bf00      	nop
 80035e6:	371c      	adds	r7, #28
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b087      	sub	sp, #28
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f003 031f 	and.w	r3, r3, #31
 8003602:	2201      	movs	r2, #1
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a1a      	ldr	r2, [r3, #32]
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	43db      	mvns	r3, r3
 8003612:	401a      	ands	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a1a      	ldr	r2, [r3, #32]
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f003 031f 	and.w	r3, r3, #31
 8003622:	6879      	ldr	r1, [r7, #4]
 8003624:	fa01 f303 	lsl.w	r3, r1, r3
 8003628:	431a      	orrs	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	621a      	str	r2, [r3, #32]
}
 800362e:	bf00      	nop
 8003630:	371c      	adds	r7, #28
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr

0800363a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800363a:	b480      	push	{r7}
 800363c:	b083      	sub	sp, #12
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003642:	bf00      	nop
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr

0800364e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003656:	bf00      	nop
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e03f      	b.n	80036f4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	d106      	bne.n	800368e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7fd feed 	bl	8001468 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2224      	movs	r2, #36	; 0x24
 8003692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68da      	ldr	r2, [r3, #12]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036a4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f928 	bl	80038fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	691a      	ldr	r2, [r3, #16]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036ba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	695a      	ldr	r2, [r3, #20]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036ca:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68da      	ldr	r2, [r3, #12]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036da:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2220      	movs	r2, #32
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2220      	movs	r2, #32
 80036ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08a      	sub	sp, #40	; 0x28
 8003700:	af02      	add	r7, sp, #8
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	603b      	str	r3, [r7, #0]
 8003708:	4613      	mov	r3, r2
 800370a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b20      	cmp	r3, #32
 800371a:	d17c      	bne.n	8003816 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d002      	beq.n	8003728 <HAL_UART_Transmit+0x2c>
 8003722:	88fb      	ldrh	r3, [r7, #6]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e075      	b.n	8003818 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003732:	2b01      	cmp	r3, #1
 8003734:	d101      	bne.n	800373a <HAL_UART_Transmit+0x3e>
 8003736:	2302      	movs	r3, #2
 8003738:	e06e      	b.n	8003818 <HAL_UART_Transmit+0x11c>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2221      	movs	r2, #33	; 0x21
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003750:	f7fe f83a 	bl	80017c8 <HAL_GetTick>
 8003754:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	88fa      	ldrh	r2, [r7, #6]
 800375a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	88fa      	ldrh	r2, [r7, #6]
 8003760:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800376a:	d108      	bne.n	800377e <HAL_UART_Transmit+0x82>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d104      	bne.n	800377e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003774:	2300      	movs	r3, #0
 8003776:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	61bb      	str	r3, [r7, #24]
 800377c:	e003      	b.n	8003786 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003782:	2300      	movs	r3, #0
 8003784:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800378e:	e02a      	b.n	80037e6 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	2200      	movs	r2, #0
 8003798:	2180      	movs	r1, #128	; 0x80
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 f840 	bl	8003820 <UART_WaitOnFlagUntilTimeout>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e036      	b.n	8003818 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10b      	bne.n	80037c8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	881b      	ldrh	r3, [r3, #0]
 80037b4:	461a      	mov	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037be:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	3302      	adds	r3, #2
 80037c4:	61bb      	str	r3, [r7, #24]
 80037c6:	e007      	b.n	80037d8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	781a      	ldrb	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	3301      	adds	r3, #1
 80037d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037dc:	b29b      	uxth	r3, r3
 80037de:	3b01      	subs	r3, #1
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1cf      	bne.n	8003790 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	2200      	movs	r2, #0
 80037f8:	2140      	movs	r1, #64	; 0x40
 80037fa:	68f8      	ldr	r0, [r7, #12]
 80037fc:	f000 f810 	bl	8003820 <UART_WaitOnFlagUntilTimeout>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e006      	b.n	8003818 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	e000      	b.n	8003818 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003816:	2302      	movs	r3, #2
  }
}
 8003818:	4618      	mov	r0, r3
 800381a:	3720      	adds	r7, #32
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b090      	sub	sp, #64	; 0x40
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	603b      	str	r3, [r7, #0]
 800382c:	4613      	mov	r3, r2
 800382e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003830:	e050      	b.n	80038d4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003832:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003834:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003838:	d04c      	beq.n	80038d4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800383a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800383c:	2b00      	cmp	r3, #0
 800383e:	d007      	beq.n	8003850 <UART_WaitOnFlagUntilTimeout+0x30>
 8003840:	f7fd ffc2 	bl	80017c8 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800384c:	429a      	cmp	r2, r3
 800384e:	d241      	bcs.n	80038d4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	330c      	adds	r3, #12
 8003856:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800385a:	e853 3f00 	ldrex	r3, [r3]
 800385e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003862:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003866:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	330c      	adds	r3, #12
 800386e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003870:	637a      	str	r2, [r7, #52]	; 0x34
 8003872:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003874:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003876:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003878:	e841 2300 	strex	r3, r2, [r1]
 800387c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800387e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1e5      	bne.n	8003850 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	3314      	adds	r3, #20
 800388a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	e853 3f00 	ldrex	r3, [r3]
 8003892:	613b      	str	r3, [r7, #16]
   return(result);
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	f023 0301 	bic.w	r3, r3, #1
 800389a:	63bb      	str	r3, [r7, #56]	; 0x38
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	3314      	adds	r3, #20
 80038a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038a4:	623a      	str	r2, [r7, #32]
 80038a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a8:	69f9      	ldr	r1, [r7, #28]
 80038aa:	6a3a      	ldr	r2, [r7, #32]
 80038ac:	e841 2300 	strex	r3, r2, [r1]
 80038b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1e5      	bne.n	8003884 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2220      	movs	r2, #32
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e00f      	b.n	80038f4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	4013      	ands	r3, r2
 80038de:	68ba      	ldr	r2, [r7, #8]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	bf0c      	ite	eq
 80038e4:	2301      	moveq	r3, #1
 80038e6:	2300      	movne	r3, #0
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	461a      	mov	r2, r3
 80038ec:	79fb      	ldrb	r3, [r7, #7]
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d09f      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3740      	adds	r7, #64	; 0x40
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003900:	b0c0      	sub	sp, #256	; 0x100
 8003902:	af00      	add	r7, sp, #0
 8003904:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003918:	68d9      	ldr	r1, [r3, #12]
 800391a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	ea40 0301 	orr.w	r3, r0, r1
 8003924:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800392a:	689a      	ldr	r2, [r3, #8]
 800392c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	431a      	orrs	r2, r3
 8003934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	431a      	orrs	r2, r3
 800393c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	4313      	orrs	r3, r2
 8003944:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003954:	f021 010c 	bic.w	r1, r1, #12
 8003958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003962:	430b      	orrs	r3, r1
 8003964:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003976:	6999      	ldr	r1, [r3, #24]
 8003978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	ea40 0301 	orr.w	r3, r0, r1
 8003982:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	4b8f      	ldr	r3, [pc, #572]	; (8003bc8 <UART_SetConfig+0x2cc>)
 800398c:	429a      	cmp	r2, r3
 800398e:	d005      	beq.n	800399c <UART_SetConfig+0xa0>
 8003990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	4b8d      	ldr	r3, [pc, #564]	; (8003bcc <UART_SetConfig+0x2d0>)
 8003998:	429a      	cmp	r2, r3
 800399a:	d104      	bne.n	80039a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800399c:	f7fe fb78 	bl	8002090 <HAL_RCC_GetPCLK2Freq>
 80039a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80039a4:	e003      	b.n	80039ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80039a6:	f7fe fb5f 	bl	8002068 <HAL_RCC_GetPCLK1Freq>
 80039aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039b2:	69db      	ldr	r3, [r3, #28]
 80039b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039b8:	f040 810c 	bne.w	8003bd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80039bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039c0:	2200      	movs	r2, #0
 80039c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80039c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80039ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80039ce:	4622      	mov	r2, r4
 80039d0:	462b      	mov	r3, r5
 80039d2:	1891      	adds	r1, r2, r2
 80039d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80039d6:	415b      	adcs	r3, r3
 80039d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80039de:	4621      	mov	r1, r4
 80039e0:	eb12 0801 	adds.w	r8, r2, r1
 80039e4:	4629      	mov	r1, r5
 80039e6:	eb43 0901 	adc.w	r9, r3, r1
 80039ea:	f04f 0200 	mov.w	r2, #0
 80039ee:	f04f 0300 	mov.w	r3, #0
 80039f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80039f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80039fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80039fe:	4690      	mov	r8, r2
 8003a00:	4699      	mov	r9, r3
 8003a02:	4623      	mov	r3, r4
 8003a04:	eb18 0303 	adds.w	r3, r8, r3
 8003a08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003a0c:	462b      	mov	r3, r5
 8003a0e:	eb49 0303 	adc.w	r3, r9, r3
 8003a12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003a22:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003a26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	18db      	adds	r3, r3, r3
 8003a2e:	653b      	str	r3, [r7, #80]	; 0x50
 8003a30:	4613      	mov	r3, r2
 8003a32:	eb42 0303 	adc.w	r3, r2, r3
 8003a36:	657b      	str	r3, [r7, #84]	; 0x54
 8003a38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003a3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003a40:	f7fd f8d2 	bl	8000be8 <__aeabi_uldivmod>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4b61      	ldr	r3, [pc, #388]	; (8003bd0 <UART_SetConfig+0x2d4>)
 8003a4a:	fba3 2302 	umull	r2, r3, r3, r2
 8003a4e:	095b      	lsrs	r3, r3, #5
 8003a50:	011c      	lsls	r4, r3, #4
 8003a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a56:	2200      	movs	r2, #0
 8003a58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003a5c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003a60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003a64:	4642      	mov	r2, r8
 8003a66:	464b      	mov	r3, r9
 8003a68:	1891      	adds	r1, r2, r2
 8003a6a:	64b9      	str	r1, [r7, #72]	; 0x48
 8003a6c:	415b      	adcs	r3, r3
 8003a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a74:	4641      	mov	r1, r8
 8003a76:	eb12 0a01 	adds.w	sl, r2, r1
 8003a7a:	4649      	mov	r1, r9
 8003a7c:	eb43 0b01 	adc.w	fp, r3, r1
 8003a80:	f04f 0200 	mov.w	r2, #0
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a94:	4692      	mov	sl, r2
 8003a96:	469b      	mov	fp, r3
 8003a98:	4643      	mov	r3, r8
 8003a9a:	eb1a 0303 	adds.w	r3, sl, r3
 8003a9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003aa2:	464b      	mov	r3, r9
 8003aa4:	eb4b 0303 	adc.w	r3, fp, r3
 8003aa8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003ab8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003abc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	18db      	adds	r3, r3, r3
 8003ac4:	643b      	str	r3, [r7, #64]	; 0x40
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	eb42 0303 	adc.w	r3, r2, r3
 8003acc:	647b      	str	r3, [r7, #68]	; 0x44
 8003ace:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ad2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003ad6:	f7fd f887 	bl	8000be8 <__aeabi_uldivmod>
 8003ada:	4602      	mov	r2, r0
 8003adc:	460b      	mov	r3, r1
 8003ade:	4611      	mov	r1, r2
 8003ae0:	4b3b      	ldr	r3, [pc, #236]	; (8003bd0 <UART_SetConfig+0x2d4>)
 8003ae2:	fba3 2301 	umull	r2, r3, r3, r1
 8003ae6:	095b      	lsrs	r3, r3, #5
 8003ae8:	2264      	movs	r2, #100	; 0x64
 8003aea:	fb02 f303 	mul.w	r3, r2, r3
 8003aee:	1acb      	subs	r3, r1, r3
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003af6:	4b36      	ldr	r3, [pc, #216]	; (8003bd0 <UART_SetConfig+0x2d4>)
 8003af8:	fba3 2302 	umull	r2, r3, r3, r2
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003b04:	441c      	add	r4, r3
 8003b06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003b10:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003b14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003b18:	4642      	mov	r2, r8
 8003b1a:	464b      	mov	r3, r9
 8003b1c:	1891      	adds	r1, r2, r2
 8003b1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003b20:	415b      	adcs	r3, r3
 8003b22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003b28:	4641      	mov	r1, r8
 8003b2a:	1851      	adds	r1, r2, r1
 8003b2c:	6339      	str	r1, [r7, #48]	; 0x30
 8003b2e:	4649      	mov	r1, r9
 8003b30:	414b      	adcs	r3, r1
 8003b32:	637b      	str	r3, [r7, #52]	; 0x34
 8003b34:	f04f 0200 	mov.w	r2, #0
 8003b38:	f04f 0300 	mov.w	r3, #0
 8003b3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003b40:	4659      	mov	r1, fp
 8003b42:	00cb      	lsls	r3, r1, #3
 8003b44:	4651      	mov	r1, sl
 8003b46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b4a:	4651      	mov	r1, sl
 8003b4c:	00ca      	lsls	r2, r1, #3
 8003b4e:	4610      	mov	r0, r2
 8003b50:	4619      	mov	r1, r3
 8003b52:	4603      	mov	r3, r0
 8003b54:	4642      	mov	r2, r8
 8003b56:	189b      	adds	r3, r3, r2
 8003b58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003b5c:	464b      	mov	r3, r9
 8003b5e:	460a      	mov	r2, r1
 8003b60:	eb42 0303 	adc.w	r3, r2, r3
 8003b64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003b74:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003b78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	18db      	adds	r3, r3, r3
 8003b80:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b82:	4613      	mov	r3, r2
 8003b84:	eb42 0303 	adc.w	r3, r2, r3
 8003b88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003b92:	f7fd f829 	bl	8000be8 <__aeabi_uldivmod>
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	4b0d      	ldr	r3, [pc, #52]	; (8003bd0 <UART_SetConfig+0x2d4>)
 8003b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8003ba0:	095b      	lsrs	r3, r3, #5
 8003ba2:	2164      	movs	r1, #100	; 0x64
 8003ba4:	fb01 f303 	mul.w	r3, r1, r3
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	3332      	adds	r3, #50	; 0x32
 8003bae:	4a08      	ldr	r2, [pc, #32]	; (8003bd0 <UART_SetConfig+0x2d4>)
 8003bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb4:	095b      	lsrs	r3, r3, #5
 8003bb6:	f003 0207 	and.w	r2, r3, #7
 8003bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4422      	add	r2, r4
 8003bc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003bc4:	e105      	b.n	8003dd2 <UART_SetConfig+0x4d6>
 8003bc6:	bf00      	nop
 8003bc8:	40011000 	.word	0x40011000
 8003bcc:	40011400 	.word	0x40011400
 8003bd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003bde:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003be2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003be6:	4642      	mov	r2, r8
 8003be8:	464b      	mov	r3, r9
 8003bea:	1891      	adds	r1, r2, r2
 8003bec:	6239      	str	r1, [r7, #32]
 8003bee:	415b      	adcs	r3, r3
 8003bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8003bf2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003bf6:	4641      	mov	r1, r8
 8003bf8:	1854      	adds	r4, r2, r1
 8003bfa:	4649      	mov	r1, r9
 8003bfc:	eb43 0501 	adc.w	r5, r3, r1
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	f04f 0300 	mov.w	r3, #0
 8003c08:	00eb      	lsls	r3, r5, #3
 8003c0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c0e:	00e2      	lsls	r2, r4, #3
 8003c10:	4614      	mov	r4, r2
 8003c12:	461d      	mov	r5, r3
 8003c14:	4643      	mov	r3, r8
 8003c16:	18e3      	adds	r3, r4, r3
 8003c18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003c1c:	464b      	mov	r3, r9
 8003c1e:	eb45 0303 	adc.w	r3, r5, r3
 8003c22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003c32:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003c36:	f04f 0200 	mov.w	r2, #0
 8003c3a:	f04f 0300 	mov.w	r3, #0
 8003c3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003c42:	4629      	mov	r1, r5
 8003c44:	008b      	lsls	r3, r1, #2
 8003c46:	4621      	mov	r1, r4
 8003c48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c4c:	4621      	mov	r1, r4
 8003c4e:	008a      	lsls	r2, r1, #2
 8003c50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003c54:	f7fc ffc8 	bl	8000be8 <__aeabi_uldivmod>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4b60      	ldr	r3, [pc, #384]	; (8003de0 <UART_SetConfig+0x4e4>)
 8003c5e:	fba3 2302 	umull	r2, r3, r3, r2
 8003c62:	095b      	lsrs	r3, r3, #5
 8003c64:	011c      	lsls	r4, r3, #4
 8003c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c70:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003c74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003c78:	4642      	mov	r2, r8
 8003c7a:	464b      	mov	r3, r9
 8003c7c:	1891      	adds	r1, r2, r2
 8003c7e:	61b9      	str	r1, [r7, #24]
 8003c80:	415b      	adcs	r3, r3
 8003c82:	61fb      	str	r3, [r7, #28]
 8003c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c88:	4641      	mov	r1, r8
 8003c8a:	1851      	adds	r1, r2, r1
 8003c8c:	6139      	str	r1, [r7, #16]
 8003c8e:	4649      	mov	r1, r9
 8003c90:	414b      	adcs	r3, r1
 8003c92:	617b      	str	r3, [r7, #20]
 8003c94:	f04f 0200 	mov.w	r2, #0
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ca0:	4659      	mov	r1, fp
 8003ca2:	00cb      	lsls	r3, r1, #3
 8003ca4:	4651      	mov	r1, sl
 8003ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003caa:	4651      	mov	r1, sl
 8003cac:	00ca      	lsls	r2, r1, #3
 8003cae:	4610      	mov	r0, r2
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	4642      	mov	r2, r8
 8003cb6:	189b      	adds	r3, r3, r2
 8003cb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003cbc:	464b      	mov	r3, r9
 8003cbe:	460a      	mov	r2, r1
 8003cc0:	eb42 0303 	adc.w	r3, r2, r3
 8003cc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	67bb      	str	r3, [r7, #120]	; 0x78
 8003cd2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003cd4:	f04f 0200 	mov.w	r2, #0
 8003cd8:	f04f 0300 	mov.w	r3, #0
 8003cdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003ce0:	4649      	mov	r1, r9
 8003ce2:	008b      	lsls	r3, r1, #2
 8003ce4:	4641      	mov	r1, r8
 8003ce6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003cea:	4641      	mov	r1, r8
 8003cec:	008a      	lsls	r2, r1, #2
 8003cee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003cf2:	f7fc ff79 	bl	8000be8 <__aeabi_uldivmod>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	4b39      	ldr	r3, [pc, #228]	; (8003de0 <UART_SetConfig+0x4e4>)
 8003cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8003d00:	095b      	lsrs	r3, r3, #5
 8003d02:	2164      	movs	r1, #100	; 0x64
 8003d04:	fb01 f303 	mul.w	r3, r1, r3
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	011b      	lsls	r3, r3, #4
 8003d0c:	3332      	adds	r3, #50	; 0x32
 8003d0e:	4a34      	ldr	r2, [pc, #208]	; (8003de0 <UART_SetConfig+0x4e4>)
 8003d10:	fba2 2303 	umull	r2, r3, r2, r3
 8003d14:	095b      	lsrs	r3, r3, #5
 8003d16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d1a:	441c      	add	r4, r3
 8003d1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d20:	2200      	movs	r2, #0
 8003d22:	673b      	str	r3, [r7, #112]	; 0x70
 8003d24:	677a      	str	r2, [r7, #116]	; 0x74
 8003d26:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003d2a:	4642      	mov	r2, r8
 8003d2c:	464b      	mov	r3, r9
 8003d2e:	1891      	adds	r1, r2, r2
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	415b      	adcs	r3, r3
 8003d34:	60fb      	str	r3, [r7, #12]
 8003d36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d3a:	4641      	mov	r1, r8
 8003d3c:	1851      	adds	r1, r2, r1
 8003d3e:	6039      	str	r1, [r7, #0]
 8003d40:	4649      	mov	r1, r9
 8003d42:	414b      	adcs	r3, r1
 8003d44:	607b      	str	r3, [r7, #4]
 8003d46:	f04f 0200 	mov.w	r2, #0
 8003d4a:	f04f 0300 	mov.w	r3, #0
 8003d4e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003d52:	4659      	mov	r1, fp
 8003d54:	00cb      	lsls	r3, r1, #3
 8003d56:	4651      	mov	r1, sl
 8003d58:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d5c:	4651      	mov	r1, sl
 8003d5e:	00ca      	lsls	r2, r1, #3
 8003d60:	4610      	mov	r0, r2
 8003d62:	4619      	mov	r1, r3
 8003d64:	4603      	mov	r3, r0
 8003d66:	4642      	mov	r2, r8
 8003d68:	189b      	adds	r3, r3, r2
 8003d6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d6c:	464b      	mov	r3, r9
 8003d6e:	460a      	mov	r2, r1
 8003d70:	eb42 0303 	adc.w	r3, r2, r3
 8003d74:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	663b      	str	r3, [r7, #96]	; 0x60
 8003d80:	667a      	str	r2, [r7, #100]	; 0x64
 8003d82:	f04f 0200 	mov.w	r2, #0
 8003d86:	f04f 0300 	mov.w	r3, #0
 8003d8a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003d8e:	4649      	mov	r1, r9
 8003d90:	008b      	lsls	r3, r1, #2
 8003d92:	4641      	mov	r1, r8
 8003d94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d98:	4641      	mov	r1, r8
 8003d9a:	008a      	lsls	r2, r1, #2
 8003d9c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003da0:	f7fc ff22 	bl	8000be8 <__aeabi_uldivmod>
 8003da4:	4602      	mov	r2, r0
 8003da6:	460b      	mov	r3, r1
 8003da8:	4b0d      	ldr	r3, [pc, #52]	; (8003de0 <UART_SetConfig+0x4e4>)
 8003daa:	fba3 1302 	umull	r1, r3, r3, r2
 8003dae:	095b      	lsrs	r3, r3, #5
 8003db0:	2164      	movs	r1, #100	; 0x64
 8003db2:	fb01 f303 	mul.w	r3, r1, r3
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	011b      	lsls	r3, r3, #4
 8003dba:	3332      	adds	r3, #50	; 0x32
 8003dbc:	4a08      	ldr	r2, [pc, #32]	; (8003de0 <UART_SetConfig+0x4e4>)
 8003dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc2:	095b      	lsrs	r3, r3, #5
 8003dc4:	f003 020f 	and.w	r2, r3, #15
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4422      	add	r2, r4
 8003dd0:	609a      	str	r2, [r3, #8]
}
 8003dd2:	bf00      	nop
 8003dd4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dde:	bf00      	nop
 8003de0:	51eb851f 	.word	0x51eb851f

08003de4 <__errno>:
 8003de4:	4b01      	ldr	r3, [pc, #4]	; (8003dec <__errno+0x8>)
 8003de6:	6818      	ldr	r0, [r3, #0]
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	20000010 	.word	0x20000010

08003df0 <__libc_init_array>:
 8003df0:	b570      	push	{r4, r5, r6, lr}
 8003df2:	4d0d      	ldr	r5, [pc, #52]	; (8003e28 <__libc_init_array+0x38>)
 8003df4:	4c0d      	ldr	r4, [pc, #52]	; (8003e2c <__libc_init_array+0x3c>)
 8003df6:	1b64      	subs	r4, r4, r5
 8003df8:	10a4      	asrs	r4, r4, #2
 8003dfa:	2600      	movs	r6, #0
 8003dfc:	42a6      	cmp	r6, r4
 8003dfe:	d109      	bne.n	8003e14 <__libc_init_array+0x24>
 8003e00:	4d0b      	ldr	r5, [pc, #44]	; (8003e30 <__libc_init_array+0x40>)
 8003e02:	4c0c      	ldr	r4, [pc, #48]	; (8003e34 <__libc_init_array+0x44>)
 8003e04:	f002 ff04 	bl	8006c10 <_init>
 8003e08:	1b64      	subs	r4, r4, r5
 8003e0a:	10a4      	asrs	r4, r4, #2
 8003e0c:	2600      	movs	r6, #0
 8003e0e:	42a6      	cmp	r6, r4
 8003e10:	d105      	bne.n	8003e1e <__libc_init_array+0x2e>
 8003e12:	bd70      	pop	{r4, r5, r6, pc}
 8003e14:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e18:	4798      	blx	r3
 8003e1a:	3601      	adds	r6, #1
 8003e1c:	e7ee      	b.n	8003dfc <__libc_init_array+0xc>
 8003e1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e22:	4798      	blx	r3
 8003e24:	3601      	adds	r6, #1
 8003e26:	e7f2      	b.n	8003e0e <__libc_init_array+0x1e>
 8003e28:	0800704c 	.word	0x0800704c
 8003e2c:	0800704c 	.word	0x0800704c
 8003e30:	0800704c 	.word	0x0800704c
 8003e34:	08007050 	.word	0x08007050

08003e38 <memset>:
 8003e38:	4402      	add	r2, r0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d100      	bne.n	8003e42 <memset+0xa>
 8003e40:	4770      	bx	lr
 8003e42:	f803 1b01 	strb.w	r1, [r3], #1
 8003e46:	e7f9      	b.n	8003e3c <memset+0x4>

08003e48 <__cvt>:
 8003e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e4c:	ec55 4b10 	vmov	r4, r5, d0
 8003e50:	2d00      	cmp	r5, #0
 8003e52:	460e      	mov	r6, r1
 8003e54:	4619      	mov	r1, r3
 8003e56:	462b      	mov	r3, r5
 8003e58:	bfbb      	ittet	lt
 8003e5a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003e5e:	461d      	movlt	r5, r3
 8003e60:	2300      	movge	r3, #0
 8003e62:	232d      	movlt	r3, #45	; 0x2d
 8003e64:	700b      	strb	r3, [r1, #0]
 8003e66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e68:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003e6c:	4691      	mov	r9, r2
 8003e6e:	f023 0820 	bic.w	r8, r3, #32
 8003e72:	bfbc      	itt	lt
 8003e74:	4622      	movlt	r2, r4
 8003e76:	4614      	movlt	r4, r2
 8003e78:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e7c:	d005      	beq.n	8003e8a <__cvt+0x42>
 8003e7e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003e82:	d100      	bne.n	8003e86 <__cvt+0x3e>
 8003e84:	3601      	adds	r6, #1
 8003e86:	2102      	movs	r1, #2
 8003e88:	e000      	b.n	8003e8c <__cvt+0x44>
 8003e8a:	2103      	movs	r1, #3
 8003e8c:	ab03      	add	r3, sp, #12
 8003e8e:	9301      	str	r3, [sp, #4]
 8003e90:	ab02      	add	r3, sp, #8
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	ec45 4b10 	vmov	d0, r4, r5
 8003e98:	4653      	mov	r3, sl
 8003e9a:	4632      	mov	r2, r6
 8003e9c:	f000 fcec 	bl	8004878 <_dtoa_r>
 8003ea0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003ea4:	4607      	mov	r7, r0
 8003ea6:	d102      	bne.n	8003eae <__cvt+0x66>
 8003ea8:	f019 0f01 	tst.w	r9, #1
 8003eac:	d022      	beq.n	8003ef4 <__cvt+0xac>
 8003eae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003eb2:	eb07 0906 	add.w	r9, r7, r6
 8003eb6:	d110      	bne.n	8003eda <__cvt+0x92>
 8003eb8:	783b      	ldrb	r3, [r7, #0]
 8003eba:	2b30      	cmp	r3, #48	; 0x30
 8003ebc:	d10a      	bne.n	8003ed4 <__cvt+0x8c>
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	4620      	mov	r0, r4
 8003ec4:	4629      	mov	r1, r5
 8003ec6:	f7fc fe1f 	bl	8000b08 <__aeabi_dcmpeq>
 8003eca:	b918      	cbnz	r0, 8003ed4 <__cvt+0x8c>
 8003ecc:	f1c6 0601 	rsb	r6, r6, #1
 8003ed0:	f8ca 6000 	str.w	r6, [sl]
 8003ed4:	f8da 3000 	ldr.w	r3, [sl]
 8003ed8:	4499      	add	r9, r3
 8003eda:	2200      	movs	r2, #0
 8003edc:	2300      	movs	r3, #0
 8003ede:	4620      	mov	r0, r4
 8003ee0:	4629      	mov	r1, r5
 8003ee2:	f7fc fe11 	bl	8000b08 <__aeabi_dcmpeq>
 8003ee6:	b108      	cbz	r0, 8003eec <__cvt+0xa4>
 8003ee8:	f8cd 900c 	str.w	r9, [sp, #12]
 8003eec:	2230      	movs	r2, #48	; 0x30
 8003eee:	9b03      	ldr	r3, [sp, #12]
 8003ef0:	454b      	cmp	r3, r9
 8003ef2:	d307      	bcc.n	8003f04 <__cvt+0xbc>
 8003ef4:	9b03      	ldr	r3, [sp, #12]
 8003ef6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ef8:	1bdb      	subs	r3, r3, r7
 8003efa:	4638      	mov	r0, r7
 8003efc:	6013      	str	r3, [r2, #0]
 8003efe:	b004      	add	sp, #16
 8003f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f04:	1c59      	adds	r1, r3, #1
 8003f06:	9103      	str	r1, [sp, #12]
 8003f08:	701a      	strb	r2, [r3, #0]
 8003f0a:	e7f0      	b.n	8003eee <__cvt+0xa6>

08003f0c <__exponent>:
 8003f0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2900      	cmp	r1, #0
 8003f12:	bfb8      	it	lt
 8003f14:	4249      	neglt	r1, r1
 8003f16:	f803 2b02 	strb.w	r2, [r3], #2
 8003f1a:	bfb4      	ite	lt
 8003f1c:	222d      	movlt	r2, #45	; 0x2d
 8003f1e:	222b      	movge	r2, #43	; 0x2b
 8003f20:	2909      	cmp	r1, #9
 8003f22:	7042      	strb	r2, [r0, #1]
 8003f24:	dd2a      	ble.n	8003f7c <__exponent+0x70>
 8003f26:	f10d 0407 	add.w	r4, sp, #7
 8003f2a:	46a4      	mov	ip, r4
 8003f2c:	270a      	movs	r7, #10
 8003f2e:	46a6      	mov	lr, r4
 8003f30:	460a      	mov	r2, r1
 8003f32:	fb91 f6f7 	sdiv	r6, r1, r7
 8003f36:	fb07 1516 	mls	r5, r7, r6, r1
 8003f3a:	3530      	adds	r5, #48	; 0x30
 8003f3c:	2a63      	cmp	r2, #99	; 0x63
 8003f3e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8003f42:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003f46:	4631      	mov	r1, r6
 8003f48:	dcf1      	bgt.n	8003f2e <__exponent+0x22>
 8003f4a:	3130      	adds	r1, #48	; 0x30
 8003f4c:	f1ae 0502 	sub.w	r5, lr, #2
 8003f50:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003f54:	1c44      	adds	r4, r0, #1
 8003f56:	4629      	mov	r1, r5
 8003f58:	4561      	cmp	r1, ip
 8003f5a:	d30a      	bcc.n	8003f72 <__exponent+0x66>
 8003f5c:	f10d 0209 	add.w	r2, sp, #9
 8003f60:	eba2 020e 	sub.w	r2, r2, lr
 8003f64:	4565      	cmp	r5, ip
 8003f66:	bf88      	it	hi
 8003f68:	2200      	movhi	r2, #0
 8003f6a:	4413      	add	r3, r2
 8003f6c:	1a18      	subs	r0, r3, r0
 8003f6e:	b003      	add	sp, #12
 8003f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f76:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003f7a:	e7ed      	b.n	8003f58 <__exponent+0x4c>
 8003f7c:	2330      	movs	r3, #48	; 0x30
 8003f7e:	3130      	adds	r1, #48	; 0x30
 8003f80:	7083      	strb	r3, [r0, #2]
 8003f82:	70c1      	strb	r1, [r0, #3]
 8003f84:	1d03      	adds	r3, r0, #4
 8003f86:	e7f1      	b.n	8003f6c <__exponent+0x60>

08003f88 <_printf_float>:
 8003f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8c:	ed2d 8b02 	vpush	{d8}
 8003f90:	b08d      	sub	sp, #52	; 0x34
 8003f92:	460c      	mov	r4, r1
 8003f94:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003f98:	4616      	mov	r6, r2
 8003f9a:	461f      	mov	r7, r3
 8003f9c:	4605      	mov	r5, r0
 8003f9e:	f001 fa59 	bl	8005454 <_localeconv_r>
 8003fa2:	f8d0 a000 	ldr.w	sl, [r0]
 8003fa6:	4650      	mov	r0, sl
 8003fa8:	f7fc f932 	bl	8000210 <strlen>
 8003fac:	2300      	movs	r3, #0
 8003fae:	930a      	str	r3, [sp, #40]	; 0x28
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	9305      	str	r3, [sp, #20]
 8003fb4:	f8d8 3000 	ldr.w	r3, [r8]
 8003fb8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003fbc:	3307      	adds	r3, #7
 8003fbe:	f023 0307 	bic.w	r3, r3, #7
 8003fc2:	f103 0208 	add.w	r2, r3, #8
 8003fc6:	f8c8 2000 	str.w	r2, [r8]
 8003fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003fd2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003fd6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003fda:	9307      	str	r3, [sp, #28]
 8003fdc:	f8cd 8018 	str.w	r8, [sp, #24]
 8003fe0:	ee08 0a10 	vmov	s16, r0
 8003fe4:	4b9f      	ldr	r3, [pc, #636]	; (8004264 <_printf_float+0x2dc>)
 8003fe6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fee:	f7fc fdbd 	bl	8000b6c <__aeabi_dcmpun>
 8003ff2:	bb88      	cbnz	r0, 8004058 <_printf_float+0xd0>
 8003ff4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ff8:	4b9a      	ldr	r3, [pc, #616]	; (8004264 <_printf_float+0x2dc>)
 8003ffa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ffe:	f7fc fd97 	bl	8000b30 <__aeabi_dcmple>
 8004002:	bb48      	cbnz	r0, 8004058 <_printf_float+0xd0>
 8004004:	2200      	movs	r2, #0
 8004006:	2300      	movs	r3, #0
 8004008:	4640      	mov	r0, r8
 800400a:	4649      	mov	r1, r9
 800400c:	f7fc fd86 	bl	8000b1c <__aeabi_dcmplt>
 8004010:	b110      	cbz	r0, 8004018 <_printf_float+0x90>
 8004012:	232d      	movs	r3, #45	; 0x2d
 8004014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004018:	4b93      	ldr	r3, [pc, #588]	; (8004268 <_printf_float+0x2e0>)
 800401a:	4894      	ldr	r0, [pc, #592]	; (800426c <_printf_float+0x2e4>)
 800401c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004020:	bf94      	ite	ls
 8004022:	4698      	movls	r8, r3
 8004024:	4680      	movhi	r8, r0
 8004026:	2303      	movs	r3, #3
 8004028:	6123      	str	r3, [r4, #16]
 800402a:	9b05      	ldr	r3, [sp, #20]
 800402c:	f023 0204 	bic.w	r2, r3, #4
 8004030:	6022      	str	r2, [r4, #0]
 8004032:	f04f 0900 	mov.w	r9, #0
 8004036:	9700      	str	r7, [sp, #0]
 8004038:	4633      	mov	r3, r6
 800403a:	aa0b      	add	r2, sp, #44	; 0x2c
 800403c:	4621      	mov	r1, r4
 800403e:	4628      	mov	r0, r5
 8004040:	f000 f9d8 	bl	80043f4 <_printf_common>
 8004044:	3001      	adds	r0, #1
 8004046:	f040 8090 	bne.w	800416a <_printf_float+0x1e2>
 800404a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800404e:	b00d      	add	sp, #52	; 0x34
 8004050:	ecbd 8b02 	vpop	{d8}
 8004054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004058:	4642      	mov	r2, r8
 800405a:	464b      	mov	r3, r9
 800405c:	4640      	mov	r0, r8
 800405e:	4649      	mov	r1, r9
 8004060:	f7fc fd84 	bl	8000b6c <__aeabi_dcmpun>
 8004064:	b140      	cbz	r0, 8004078 <_printf_float+0xf0>
 8004066:	464b      	mov	r3, r9
 8004068:	2b00      	cmp	r3, #0
 800406a:	bfbc      	itt	lt
 800406c:	232d      	movlt	r3, #45	; 0x2d
 800406e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004072:	487f      	ldr	r0, [pc, #508]	; (8004270 <_printf_float+0x2e8>)
 8004074:	4b7f      	ldr	r3, [pc, #508]	; (8004274 <_printf_float+0x2ec>)
 8004076:	e7d1      	b.n	800401c <_printf_float+0x94>
 8004078:	6863      	ldr	r3, [r4, #4]
 800407a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800407e:	9206      	str	r2, [sp, #24]
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	d13f      	bne.n	8004104 <_printf_float+0x17c>
 8004084:	2306      	movs	r3, #6
 8004086:	6063      	str	r3, [r4, #4]
 8004088:	9b05      	ldr	r3, [sp, #20]
 800408a:	6861      	ldr	r1, [r4, #4]
 800408c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004090:	2300      	movs	r3, #0
 8004092:	9303      	str	r3, [sp, #12]
 8004094:	ab0a      	add	r3, sp, #40	; 0x28
 8004096:	e9cd b301 	strd	fp, r3, [sp, #4]
 800409a:	ab09      	add	r3, sp, #36	; 0x24
 800409c:	ec49 8b10 	vmov	d0, r8, r9
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	6022      	str	r2, [r4, #0]
 80040a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80040a8:	4628      	mov	r0, r5
 80040aa:	f7ff fecd 	bl	8003e48 <__cvt>
 80040ae:	9b06      	ldr	r3, [sp, #24]
 80040b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80040b2:	2b47      	cmp	r3, #71	; 0x47
 80040b4:	4680      	mov	r8, r0
 80040b6:	d108      	bne.n	80040ca <_printf_float+0x142>
 80040b8:	1cc8      	adds	r0, r1, #3
 80040ba:	db02      	blt.n	80040c2 <_printf_float+0x13a>
 80040bc:	6863      	ldr	r3, [r4, #4]
 80040be:	4299      	cmp	r1, r3
 80040c0:	dd41      	ble.n	8004146 <_printf_float+0x1be>
 80040c2:	f1ab 0b02 	sub.w	fp, fp, #2
 80040c6:	fa5f fb8b 	uxtb.w	fp, fp
 80040ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80040ce:	d820      	bhi.n	8004112 <_printf_float+0x18a>
 80040d0:	3901      	subs	r1, #1
 80040d2:	465a      	mov	r2, fp
 80040d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040d8:	9109      	str	r1, [sp, #36]	; 0x24
 80040da:	f7ff ff17 	bl	8003f0c <__exponent>
 80040de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040e0:	1813      	adds	r3, r2, r0
 80040e2:	2a01      	cmp	r2, #1
 80040e4:	4681      	mov	r9, r0
 80040e6:	6123      	str	r3, [r4, #16]
 80040e8:	dc02      	bgt.n	80040f0 <_printf_float+0x168>
 80040ea:	6822      	ldr	r2, [r4, #0]
 80040ec:	07d2      	lsls	r2, r2, #31
 80040ee:	d501      	bpl.n	80040f4 <_printf_float+0x16c>
 80040f0:	3301      	adds	r3, #1
 80040f2:	6123      	str	r3, [r4, #16]
 80040f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d09c      	beq.n	8004036 <_printf_float+0xae>
 80040fc:	232d      	movs	r3, #45	; 0x2d
 80040fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004102:	e798      	b.n	8004036 <_printf_float+0xae>
 8004104:	9a06      	ldr	r2, [sp, #24]
 8004106:	2a47      	cmp	r2, #71	; 0x47
 8004108:	d1be      	bne.n	8004088 <_printf_float+0x100>
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1bc      	bne.n	8004088 <_printf_float+0x100>
 800410e:	2301      	movs	r3, #1
 8004110:	e7b9      	b.n	8004086 <_printf_float+0xfe>
 8004112:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004116:	d118      	bne.n	800414a <_printf_float+0x1c2>
 8004118:	2900      	cmp	r1, #0
 800411a:	6863      	ldr	r3, [r4, #4]
 800411c:	dd0b      	ble.n	8004136 <_printf_float+0x1ae>
 800411e:	6121      	str	r1, [r4, #16]
 8004120:	b913      	cbnz	r3, 8004128 <_printf_float+0x1a0>
 8004122:	6822      	ldr	r2, [r4, #0]
 8004124:	07d0      	lsls	r0, r2, #31
 8004126:	d502      	bpl.n	800412e <_printf_float+0x1a6>
 8004128:	3301      	adds	r3, #1
 800412a:	440b      	add	r3, r1
 800412c:	6123      	str	r3, [r4, #16]
 800412e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004130:	f04f 0900 	mov.w	r9, #0
 8004134:	e7de      	b.n	80040f4 <_printf_float+0x16c>
 8004136:	b913      	cbnz	r3, 800413e <_printf_float+0x1b6>
 8004138:	6822      	ldr	r2, [r4, #0]
 800413a:	07d2      	lsls	r2, r2, #31
 800413c:	d501      	bpl.n	8004142 <_printf_float+0x1ba>
 800413e:	3302      	adds	r3, #2
 8004140:	e7f4      	b.n	800412c <_printf_float+0x1a4>
 8004142:	2301      	movs	r3, #1
 8004144:	e7f2      	b.n	800412c <_printf_float+0x1a4>
 8004146:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800414a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800414c:	4299      	cmp	r1, r3
 800414e:	db05      	blt.n	800415c <_printf_float+0x1d4>
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	6121      	str	r1, [r4, #16]
 8004154:	07d8      	lsls	r0, r3, #31
 8004156:	d5ea      	bpl.n	800412e <_printf_float+0x1a6>
 8004158:	1c4b      	adds	r3, r1, #1
 800415a:	e7e7      	b.n	800412c <_printf_float+0x1a4>
 800415c:	2900      	cmp	r1, #0
 800415e:	bfd4      	ite	le
 8004160:	f1c1 0202 	rsble	r2, r1, #2
 8004164:	2201      	movgt	r2, #1
 8004166:	4413      	add	r3, r2
 8004168:	e7e0      	b.n	800412c <_printf_float+0x1a4>
 800416a:	6823      	ldr	r3, [r4, #0]
 800416c:	055a      	lsls	r2, r3, #21
 800416e:	d407      	bmi.n	8004180 <_printf_float+0x1f8>
 8004170:	6923      	ldr	r3, [r4, #16]
 8004172:	4642      	mov	r2, r8
 8004174:	4631      	mov	r1, r6
 8004176:	4628      	mov	r0, r5
 8004178:	47b8      	blx	r7
 800417a:	3001      	adds	r0, #1
 800417c:	d12c      	bne.n	80041d8 <_printf_float+0x250>
 800417e:	e764      	b.n	800404a <_printf_float+0xc2>
 8004180:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004184:	f240 80e0 	bls.w	8004348 <_printf_float+0x3c0>
 8004188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800418c:	2200      	movs	r2, #0
 800418e:	2300      	movs	r3, #0
 8004190:	f7fc fcba 	bl	8000b08 <__aeabi_dcmpeq>
 8004194:	2800      	cmp	r0, #0
 8004196:	d034      	beq.n	8004202 <_printf_float+0x27a>
 8004198:	4a37      	ldr	r2, [pc, #220]	; (8004278 <_printf_float+0x2f0>)
 800419a:	2301      	movs	r3, #1
 800419c:	4631      	mov	r1, r6
 800419e:	4628      	mov	r0, r5
 80041a0:	47b8      	blx	r7
 80041a2:	3001      	adds	r0, #1
 80041a4:	f43f af51 	beq.w	800404a <_printf_float+0xc2>
 80041a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041ac:	429a      	cmp	r2, r3
 80041ae:	db02      	blt.n	80041b6 <_printf_float+0x22e>
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	07d8      	lsls	r0, r3, #31
 80041b4:	d510      	bpl.n	80041d8 <_printf_float+0x250>
 80041b6:	ee18 3a10 	vmov	r3, s16
 80041ba:	4652      	mov	r2, sl
 80041bc:	4631      	mov	r1, r6
 80041be:	4628      	mov	r0, r5
 80041c0:	47b8      	blx	r7
 80041c2:	3001      	adds	r0, #1
 80041c4:	f43f af41 	beq.w	800404a <_printf_float+0xc2>
 80041c8:	f04f 0800 	mov.w	r8, #0
 80041cc:	f104 091a 	add.w	r9, r4, #26
 80041d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041d2:	3b01      	subs	r3, #1
 80041d4:	4543      	cmp	r3, r8
 80041d6:	dc09      	bgt.n	80041ec <_printf_float+0x264>
 80041d8:	6823      	ldr	r3, [r4, #0]
 80041da:	079b      	lsls	r3, r3, #30
 80041dc:	f100 8105 	bmi.w	80043ea <_printf_float+0x462>
 80041e0:	68e0      	ldr	r0, [r4, #12]
 80041e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80041e4:	4298      	cmp	r0, r3
 80041e6:	bfb8      	it	lt
 80041e8:	4618      	movlt	r0, r3
 80041ea:	e730      	b.n	800404e <_printf_float+0xc6>
 80041ec:	2301      	movs	r3, #1
 80041ee:	464a      	mov	r2, r9
 80041f0:	4631      	mov	r1, r6
 80041f2:	4628      	mov	r0, r5
 80041f4:	47b8      	blx	r7
 80041f6:	3001      	adds	r0, #1
 80041f8:	f43f af27 	beq.w	800404a <_printf_float+0xc2>
 80041fc:	f108 0801 	add.w	r8, r8, #1
 8004200:	e7e6      	b.n	80041d0 <_printf_float+0x248>
 8004202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004204:	2b00      	cmp	r3, #0
 8004206:	dc39      	bgt.n	800427c <_printf_float+0x2f4>
 8004208:	4a1b      	ldr	r2, [pc, #108]	; (8004278 <_printf_float+0x2f0>)
 800420a:	2301      	movs	r3, #1
 800420c:	4631      	mov	r1, r6
 800420e:	4628      	mov	r0, r5
 8004210:	47b8      	blx	r7
 8004212:	3001      	adds	r0, #1
 8004214:	f43f af19 	beq.w	800404a <_printf_float+0xc2>
 8004218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800421c:	4313      	orrs	r3, r2
 800421e:	d102      	bne.n	8004226 <_printf_float+0x29e>
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	07d9      	lsls	r1, r3, #31
 8004224:	d5d8      	bpl.n	80041d8 <_printf_float+0x250>
 8004226:	ee18 3a10 	vmov	r3, s16
 800422a:	4652      	mov	r2, sl
 800422c:	4631      	mov	r1, r6
 800422e:	4628      	mov	r0, r5
 8004230:	47b8      	blx	r7
 8004232:	3001      	adds	r0, #1
 8004234:	f43f af09 	beq.w	800404a <_printf_float+0xc2>
 8004238:	f04f 0900 	mov.w	r9, #0
 800423c:	f104 0a1a 	add.w	sl, r4, #26
 8004240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004242:	425b      	negs	r3, r3
 8004244:	454b      	cmp	r3, r9
 8004246:	dc01      	bgt.n	800424c <_printf_float+0x2c4>
 8004248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800424a:	e792      	b.n	8004172 <_printf_float+0x1ea>
 800424c:	2301      	movs	r3, #1
 800424e:	4652      	mov	r2, sl
 8004250:	4631      	mov	r1, r6
 8004252:	4628      	mov	r0, r5
 8004254:	47b8      	blx	r7
 8004256:	3001      	adds	r0, #1
 8004258:	f43f aef7 	beq.w	800404a <_printf_float+0xc2>
 800425c:	f109 0901 	add.w	r9, r9, #1
 8004260:	e7ee      	b.n	8004240 <_printf_float+0x2b8>
 8004262:	bf00      	nop
 8004264:	7fefffff 	.word	0x7fefffff
 8004268:	08006c70 	.word	0x08006c70
 800426c:	08006c74 	.word	0x08006c74
 8004270:	08006c7c 	.word	0x08006c7c
 8004274:	08006c78 	.word	0x08006c78
 8004278:	08006c80 	.word	0x08006c80
 800427c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800427e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004280:	429a      	cmp	r2, r3
 8004282:	bfa8      	it	ge
 8004284:	461a      	movge	r2, r3
 8004286:	2a00      	cmp	r2, #0
 8004288:	4691      	mov	r9, r2
 800428a:	dc37      	bgt.n	80042fc <_printf_float+0x374>
 800428c:	f04f 0b00 	mov.w	fp, #0
 8004290:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004294:	f104 021a 	add.w	r2, r4, #26
 8004298:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800429a:	9305      	str	r3, [sp, #20]
 800429c:	eba3 0309 	sub.w	r3, r3, r9
 80042a0:	455b      	cmp	r3, fp
 80042a2:	dc33      	bgt.n	800430c <_printf_float+0x384>
 80042a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042a8:	429a      	cmp	r2, r3
 80042aa:	db3b      	blt.n	8004324 <_printf_float+0x39c>
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	07da      	lsls	r2, r3, #31
 80042b0:	d438      	bmi.n	8004324 <_printf_float+0x39c>
 80042b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042b4:	9a05      	ldr	r2, [sp, #20]
 80042b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80042b8:	1a9a      	subs	r2, r3, r2
 80042ba:	eba3 0901 	sub.w	r9, r3, r1
 80042be:	4591      	cmp	r9, r2
 80042c0:	bfa8      	it	ge
 80042c2:	4691      	movge	r9, r2
 80042c4:	f1b9 0f00 	cmp.w	r9, #0
 80042c8:	dc35      	bgt.n	8004336 <_printf_float+0x3ae>
 80042ca:	f04f 0800 	mov.w	r8, #0
 80042ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042d2:	f104 0a1a 	add.w	sl, r4, #26
 80042d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042da:	1a9b      	subs	r3, r3, r2
 80042dc:	eba3 0309 	sub.w	r3, r3, r9
 80042e0:	4543      	cmp	r3, r8
 80042e2:	f77f af79 	ble.w	80041d8 <_printf_float+0x250>
 80042e6:	2301      	movs	r3, #1
 80042e8:	4652      	mov	r2, sl
 80042ea:	4631      	mov	r1, r6
 80042ec:	4628      	mov	r0, r5
 80042ee:	47b8      	blx	r7
 80042f0:	3001      	adds	r0, #1
 80042f2:	f43f aeaa 	beq.w	800404a <_printf_float+0xc2>
 80042f6:	f108 0801 	add.w	r8, r8, #1
 80042fa:	e7ec      	b.n	80042d6 <_printf_float+0x34e>
 80042fc:	4613      	mov	r3, r2
 80042fe:	4631      	mov	r1, r6
 8004300:	4642      	mov	r2, r8
 8004302:	4628      	mov	r0, r5
 8004304:	47b8      	blx	r7
 8004306:	3001      	adds	r0, #1
 8004308:	d1c0      	bne.n	800428c <_printf_float+0x304>
 800430a:	e69e      	b.n	800404a <_printf_float+0xc2>
 800430c:	2301      	movs	r3, #1
 800430e:	4631      	mov	r1, r6
 8004310:	4628      	mov	r0, r5
 8004312:	9205      	str	r2, [sp, #20]
 8004314:	47b8      	blx	r7
 8004316:	3001      	adds	r0, #1
 8004318:	f43f ae97 	beq.w	800404a <_printf_float+0xc2>
 800431c:	9a05      	ldr	r2, [sp, #20]
 800431e:	f10b 0b01 	add.w	fp, fp, #1
 8004322:	e7b9      	b.n	8004298 <_printf_float+0x310>
 8004324:	ee18 3a10 	vmov	r3, s16
 8004328:	4652      	mov	r2, sl
 800432a:	4631      	mov	r1, r6
 800432c:	4628      	mov	r0, r5
 800432e:	47b8      	blx	r7
 8004330:	3001      	adds	r0, #1
 8004332:	d1be      	bne.n	80042b2 <_printf_float+0x32a>
 8004334:	e689      	b.n	800404a <_printf_float+0xc2>
 8004336:	9a05      	ldr	r2, [sp, #20]
 8004338:	464b      	mov	r3, r9
 800433a:	4442      	add	r2, r8
 800433c:	4631      	mov	r1, r6
 800433e:	4628      	mov	r0, r5
 8004340:	47b8      	blx	r7
 8004342:	3001      	adds	r0, #1
 8004344:	d1c1      	bne.n	80042ca <_printf_float+0x342>
 8004346:	e680      	b.n	800404a <_printf_float+0xc2>
 8004348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800434a:	2a01      	cmp	r2, #1
 800434c:	dc01      	bgt.n	8004352 <_printf_float+0x3ca>
 800434e:	07db      	lsls	r3, r3, #31
 8004350:	d538      	bpl.n	80043c4 <_printf_float+0x43c>
 8004352:	2301      	movs	r3, #1
 8004354:	4642      	mov	r2, r8
 8004356:	4631      	mov	r1, r6
 8004358:	4628      	mov	r0, r5
 800435a:	47b8      	blx	r7
 800435c:	3001      	adds	r0, #1
 800435e:	f43f ae74 	beq.w	800404a <_printf_float+0xc2>
 8004362:	ee18 3a10 	vmov	r3, s16
 8004366:	4652      	mov	r2, sl
 8004368:	4631      	mov	r1, r6
 800436a:	4628      	mov	r0, r5
 800436c:	47b8      	blx	r7
 800436e:	3001      	adds	r0, #1
 8004370:	f43f ae6b 	beq.w	800404a <_printf_float+0xc2>
 8004374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004378:	2200      	movs	r2, #0
 800437a:	2300      	movs	r3, #0
 800437c:	f7fc fbc4 	bl	8000b08 <__aeabi_dcmpeq>
 8004380:	b9d8      	cbnz	r0, 80043ba <_printf_float+0x432>
 8004382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004384:	f108 0201 	add.w	r2, r8, #1
 8004388:	3b01      	subs	r3, #1
 800438a:	4631      	mov	r1, r6
 800438c:	4628      	mov	r0, r5
 800438e:	47b8      	blx	r7
 8004390:	3001      	adds	r0, #1
 8004392:	d10e      	bne.n	80043b2 <_printf_float+0x42a>
 8004394:	e659      	b.n	800404a <_printf_float+0xc2>
 8004396:	2301      	movs	r3, #1
 8004398:	4652      	mov	r2, sl
 800439a:	4631      	mov	r1, r6
 800439c:	4628      	mov	r0, r5
 800439e:	47b8      	blx	r7
 80043a0:	3001      	adds	r0, #1
 80043a2:	f43f ae52 	beq.w	800404a <_printf_float+0xc2>
 80043a6:	f108 0801 	add.w	r8, r8, #1
 80043aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043ac:	3b01      	subs	r3, #1
 80043ae:	4543      	cmp	r3, r8
 80043b0:	dcf1      	bgt.n	8004396 <_printf_float+0x40e>
 80043b2:	464b      	mov	r3, r9
 80043b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80043b8:	e6dc      	b.n	8004174 <_printf_float+0x1ec>
 80043ba:	f04f 0800 	mov.w	r8, #0
 80043be:	f104 0a1a 	add.w	sl, r4, #26
 80043c2:	e7f2      	b.n	80043aa <_printf_float+0x422>
 80043c4:	2301      	movs	r3, #1
 80043c6:	4642      	mov	r2, r8
 80043c8:	e7df      	b.n	800438a <_printf_float+0x402>
 80043ca:	2301      	movs	r3, #1
 80043cc:	464a      	mov	r2, r9
 80043ce:	4631      	mov	r1, r6
 80043d0:	4628      	mov	r0, r5
 80043d2:	47b8      	blx	r7
 80043d4:	3001      	adds	r0, #1
 80043d6:	f43f ae38 	beq.w	800404a <_printf_float+0xc2>
 80043da:	f108 0801 	add.w	r8, r8, #1
 80043de:	68e3      	ldr	r3, [r4, #12]
 80043e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043e2:	1a5b      	subs	r3, r3, r1
 80043e4:	4543      	cmp	r3, r8
 80043e6:	dcf0      	bgt.n	80043ca <_printf_float+0x442>
 80043e8:	e6fa      	b.n	80041e0 <_printf_float+0x258>
 80043ea:	f04f 0800 	mov.w	r8, #0
 80043ee:	f104 0919 	add.w	r9, r4, #25
 80043f2:	e7f4      	b.n	80043de <_printf_float+0x456>

080043f4 <_printf_common>:
 80043f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043f8:	4616      	mov	r6, r2
 80043fa:	4699      	mov	r9, r3
 80043fc:	688a      	ldr	r2, [r1, #8]
 80043fe:	690b      	ldr	r3, [r1, #16]
 8004400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004404:	4293      	cmp	r3, r2
 8004406:	bfb8      	it	lt
 8004408:	4613      	movlt	r3, r2
 800440a:	6033      	str	r3, [r6, #0]
 800440c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004410:	4607      	mov	r7, r0
 8004412:	460c      	mov	r4, r1
 8004414:	b10a      	cbz	r2, 800441a <_printf_common+0x26>
 8004416:	3301      	adds	r3, #1
 8004418:	6033      	str	r3, [r6, #0]
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	0699      	lsls	r1, r3, #26
 800441e:	bf42      	ittt	mi
 8004420:	6833      	ldrmi	r3, [r6, #0]
 8004422:	3302      	addmi	r3, #2
 8004424:	6033      	strmi	r3, [r6, #0]
 8004426:	6825      	ldr	r5, [r4, #0]
 8004428:	f015 0506 	ands.w	r5, r5, #6
 800442c:	d106      	bne.n	800443c <_printf_common+0x48>
 800442e:	f104 0a19 	add.w	sl, r4, #25
 8004432:	68e3      	ldr	r3, [r4, #12]
 8004434:	6832      	ldr	r2, [r6, #0]
 8004436:	1a9b      	subs	r3, r3, r2
 8004438:	42ab      	cmp	r3, r5
 800443a:	dc26      	bgt.n	800448a <_printf_common+0x96>
 800443c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004440:	1e13      	subs	r3, r2, #0
 8004442:	6822      	ldr	r2, [r4, #0]
 8004444:	bf18      	it	ne
 8004446:	2301      	movne	r3, #1
 8004448:	0692      	lsls	r2, r2, #26
 800444a:	d42b      	bmi.n	80044a4 <_printf_common+0xb0>
 800444c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004450:	4649      	mov	r1, r9
 8004452:	4638      	mov	r0, r7
 8004454:	47c0      	blx	r8
 8004456:	3001      	adds	r0, #1
 8004458:	d01e      	beq.n	8004498 <_printf_common+0xa4>
 800445a:	6823      	ldr	r3, [r4, #0]
 800445c:	68e5      	ldr	r5, [r4, #12]
 800445e:	6832      	ldr	r2, [r6, #0]
 8004460:	f003 0306 	and.w	r3, r3, #6
 8004464:	2b04      	cmp	r3, #4
 8004466:	bf08      	it	eq
 8004468:	1aad      	subeq	r5, r5, r2
 800446a:	68a3      	ldr	r3, [r4, #8]
 800446c:	6922      	ldr	r2, [r4, #16]
 800446e:	bf0c      	ite	eq
 8004470:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004474:	2500      	movne	r5, #0
 8004476:	4293      	cmp	r3, r2
 8004478:	bfc4      	itt	gt
 800447a:	1a9b      	subgt	r3, r3, r2
 800447c:	18ed      	addgt	r5, r5, r3
 800447e:	2600      	movs	r6, #0
 8004480:	341a      	adds	r4, #26
 8004482:	42b5      	cmp	r5, r6
 8004484:	d11a      	bne.n	80044bc <_printf_common+0xc8>
 8004486:	2000      	movs	r0, #0
 8004488:	e008      	b.n	800449c <_printf_common+0xa8>
 800448a:	2301      	movs	r3, #1
 800448c:	4652      	mov	r2, sl
 800448e:	4649      	mov	r1, r9
 8004490:	4638      	mov	r0, r7
 8004492:	47c0      	blx	r8
 8004494:	3001      	adds	r0, #1
 8004496:	d103      	bne.n	80044a0 <_printf_common+0xac>
 8004498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800449c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044a0:	3501      	adds	r5, #1
 80044a2:	e7c6      	b.n	8004432 <_printf_common+0x3e>
 80044a4:	18e1      	adds	r1, r4, r3
 80044a6:	1c5a      	adds	r2, r3, #1
 80044a8:	2030      	movs	r0, #48	; 0x30
 80044aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044ae:	4422      	add	r2, r4
 80044b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044b8:	3302      	adds	r3, #2
 80044ba:	e7c7      	b.n	800444c <_printf_common+0x58>
 80044bc:	2301      	movs	r3, #1
 80044be:	4622      	mov	r2, r4
 80044c0:	4649      	mov	r1, r9
 80044c2:	4638      	mov	r0, r7
 80044c4:	47c0      	blx	r8
 80044c6:	3001      	adds	r0, #1
 80044c8:	d0e6      	beq.n	8004498 <_printf_common+0xa4>
 80044ca:	3601      	adds	r6, #1
 80044cc:	e7d9      	b.n	8004482 <_printf_common+0x8e>
	...

080044d0 <_printf_i>:
 80044d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044d4:	7e0f      	ldrb	r7, [r1, #24]
 80044d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044d8:	2f78      	cmp	r7, #120	; 0x78
 80044da:	4691      	mov	r9, r2
 80044dc:	4680      	mov	r8, r0
 80044de:	460c      	mov	r4, r1
 80044e0:	469a      	mov	sl, r3
 80044e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044e6:	d807      	bhi.n	80044f8 <_printf_i+0x28>
 80044e8:	2f62      	cmp	r7, #98	; 0x62
 80044ea:	d80a      	bhi.n	8004502 <_printf_i+0x32>
 80044ec:	2f00      	cmp	r7, #0
 80044ee:	f000 80d8 	beq.w	80046a2 <_printf_i+0x1d2>
 80044f2:	2f58      	cmp	r7, #88	; 0x58
 80044f4:	f000 80a3 	beq.w	800463e <_printf_i+0x16e>
 80044f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004500:	e03a      	b.n	8004578 <_printf_i+0xa8>
 8004502:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004506:	2b15      	cmp	r3, #21
 8004508:	d8f6      	bhi.n	80044f8 <_printf_i+0x28>
 800450a:	a101      	add	r1, pc, #4	; (adr r1, 8004510 <_printf_i+0x40>)
 800450c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004510:	08004569 	.word	0x08004569
 8004514:	0800457d 	.word	0x0800457d
 8004518:	080044f9 	.word	0x080044f9
 800451c:	080044f9 	.word	0x080044f9
 8004520:	080044f9 	.word	0x080044f9
 8004524:	080044f9 	.word	0x080044f9
 8004528:	0800457d 	.word	0x0800457d
 800452c:	080044f9 	.word	0x080044f9
 8004530:	080044f9 	.word	0x080044f9
 8004534:	080044f9 	.word	0x080044f9
 8004538:	080044f9 	.word	0x080044f9
 800453c:	08004689 	.word	0x08004689
 8004540:	080045ad 	.word	0x080045ad
 8004544:	0800466b 	.word	0x0800466b
 8004548:	080044f9 	.word	0x080044f9
 800454c:	080044f9 	.word	0x080044f9
 8004550:	080046ab 	.word	0x080046ab
 8004554:	080044f9 	.word	0x080044f9
 8004558:	080045ad 	.word	0x080045ad
 800455c:	080044f9 	.word	0x080044f9
 8004560:	080044f9 	.word	0x080044f9
 8004564:	08004673 	.word	0x08004673
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	1d1a      	adds	r2, r3, #4
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	602a      	str	r2, [r5, #0]
 8004570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004574:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004578:	2301      	movs	r3, #1
 800457a:	e0a3      	b.n	80046c4 <_printf_i+0x1f4>
 800457c:	6820      	ldr	r0, [r4, #0]
 800457e:	6829      	ldr	r1, [r5, #0]
 8004580:	0606      	lsls	r6, r0, #24
 8004582:	f101 0304 	add.w	r3, r1, #4
 8004586:	d50a      	bpl.n	800459e <_printf_i+0xce>
 8004588:	680e      	ldr	r6, [r1, #0]
 800458a:	602b      	str	r3, [r5, #0]
 800458c:	2e00      	cmp	r6, #0
 800458e:	da03      	bge.n	8004598 <_printf_i+0xc8>
 8004590:	232d      	movs	r3, #45	; 0x2d
 8004592:	4276      	negs	r6, r6
 8004594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004598:	485e      	ldr	r0, [pc, #376]	; (8004714 <_printf_i+0x244>)
 800459a:	230a      	movs	r3, #10
 800459c:	e019      	b.n	80045d2 <_printf_i+0x102>
 800459e:	680e      	ldr	r6, [r1, #0]
 80045a0:	602b      	str	r3, [r5, #0]
 80045a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80045a6:	bf18      	it	ne
 80045a8:	b236      	sxthne	r6, r6
 80045aa:	e7ef      	b.n	800458c <_printf_i+0xbc>
 80045ac:	682b      	ldr	r3, [r5, #0]
 80045ae:	6820      	ldr	r0, [r4, #0]
 80045b0:	1d19      	adds	r1, r3, #4
 80045b2:	6029      	str	r1, [r5, #0]
 80045b4:	0601      	lsls	r1, r0, #24
 80045b6:	d501      	bpl.n	80045bc <_printf_i+0xec>
 80045b8:	681e      	ldr	r6, [r3, #0]
 80045ba:	e002      	b.n	80045c2 <_printf_i+0xf2>
 80045bc:	0646      	lsls	r6, r0, #25
 80045be:	d5fb      	bpl.n	80045b8 <_printf_i+0xe8>
 80045c0:	881e      	ldrh	r6, [r3, #0]
 80045c2:	4854      	ldr	r0, [pc, #336]	; (8004714 <_printf_i+0x244>)
 80045c4:	2f6f      	cmp	r7, #111	; 0x6f
 80045c6:	bf0c      	ite	eq
 80045c8:	2308      	moveq	r3, #8
 80045ca:	230a      	movne	r3, #10
 80045cc:	2100      	movs	r1, #0
 80045ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045d2:	6865      	ldr	r5, [r4, #4]
 80045d4:	60a5      	str	r5, [r4, #8]
 80045d6:	2d00      	cmp	r5, #0
 80045d8:	bfa2      	ittt	ge
 80045da:	6821      	ldrge	r1, [r4, #0]
 80045dc:	f021 0104 	bicge.w	r1, r1, #4
 80045e0:	6021      	strge	r1, [r4, #0]
 80045e2:	b90e      	cbnz	r6, 80045e8 <_printf_i+0x118>
 80045e4:	2d00      	cmp	r5, #0
 80045e6:	d04d      	beq.n	8004684 <_printf_i+0x1b4>
 80045e8:	4615      	mov	r5, r2
 80045ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80045ee:	fb03 6711 	mls	r7, r3, r1, r6
 80045f2:	5dc7      	ldrb	r7, [r0, r7]
 80045f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045f8:	4637      	mov	r7, r6
 80045fa:	42bb      	cmp	r3, r7
 80045fc:	460e      	mov	r6, r1
 80045fe:	d9f4      	bls.n	80045ea <_printf_i+0x11a>
 8004600:	2b08      	cmp	r3, #8
 8004602:	d10b      	bne.n	800461c <_printf_i+0x14c>
 8004604:	6823      	ldr	r3, [r4, #0]
 8004606:	07de      	lsls	r6, r3, #31
 8004608:	d508      	bpl.n	800461c <_printf_i+0x14c>
 800460a:	6923      	ldr	r3, [r4, #16]
 800460c:	6861      	ldr	r1, [r4, #4]
 800460e:	4299      	cmp	r1, r3
 8004610:	bfde      	ittt	le
 8004612:	2330      	movle	r3, #48	; 0x30
 8004614:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004618:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800461c:	1b52      	subs	r2, r2, r5
 800461e:	6122      	str	r2, [r4, #16]
 8004620:	f8cd a000 	str.w	sl, [sp]
 8004624:	464b      	mov	r3, r9
 8004626:	aa03      	add	r2, sp, #12
 8004628:	4621      	mov	r1, r4
 800462a:	4640      	mov	r0, r8
 800462c:	f7ff fee2 	bl	80043f4 <_printf_common>
 8004630:	3001      	adds	r0, #1
 8004632:	d14c      	bne.n	80046ce <_printf_i+0x1fe>
 8004634:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004638:	b004      	add	sp, #16
 800463a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800463e:	4835      	ldr	r0, [pc, #212]	; (8004714 <_printf_i+0x244>)
 8004640:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004644:	6829      	ldr	r1, [r5, #0]
 8004646:	6823      	ldr	r3, [r4, #0]
 8004648:	f851 6b04 	ldr.w	r6, [r1], #4
 800464c:	6029      	str	r1, [r5, #0]
 800464e:	061d      	lsls	r5, r3, #24
 8004650:	d514      	bpl.n	800467c <_printf_i+0x1ac>
 8004652:	07df      	lsls	r7, r3, #31
 8004654:	bf44      	itt	mi
 8004656:	f043 0320 	orrmi.w	r3, r3, #32
 800465a:	6023      	strmi	r3, [r4, #0]
 800465c:	b91e      	cbnz	r6, 8004666 <_printf_i+0x196>
 800465e:	6823      	ldr	r3, [r4, #0]
 8004660:	f023 0320 	bic.w	r3, r3, #32
 8004664:	6023      	str	r3, [r4, #0]
 8004666:	2310      	movs	r3, #16
 8004668:	e7b0      	b.n	80045cc <_printf_i+0xfc>
 800466a:	6823      	ldr	r3, [r4, #0]
 800466c:	f043 0320 	orr.w	r3, r3, #32
 8004670:	6023      	str	r3, [r4, #0]
 8004672:	2378      	movs	r3, #120	; 0x78
 8004674:	4828      	ldr	r0, [pc, #160]	; (8004718 <_printf_i+0x248>)
 8004676:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800467a:	e7e3      	b.n	8004644 <_printf_i+0x174>
 800467c:	0659      	lsls	r1, r3, #25
 800467e:	bf48      	it	mi
 8004680:	b2b6      	uxthmi	r6, r6
 8004682:	e7e6      	b.n	8004652 <_printf_i+0x182>
 8004684:	4615      	mov	r5, r2
 8004686:	e7bb      	b.n	8004600 <_printf_i+0x130>
 8004688:	682b      	ldr	r3, [r5, #0]
 800468a:	6826      	ldr	r6, [r4, #0]
 800468c:	6961      	ldr	r1, [r4, #20]
 800468e:	1d18      	adds	r0, r3, #4
 8004690:	6028      	str	r0, [r5, #0]
 8004692:	0635      	lsls	r5, r6, #24
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	d501      	bpl.n	800469c <_printf_i+0x1cc>
 8004698:	6019      	str	r1, [r3, #0]
 800469a:	e002      	b.n	80046a2 <_printf_i+0x1d2>
 800469c:	0670      	lsls	r0, r6, #25
 800469e:	d5fb      	bpl.n	8004698 <_printf_i+0x1c8>
 80046a0:	8019      	strh	r1, [r3, #0]
 80046a2:	2300      	movs	r3, #0
 80046a4:	6123      	str	r3, [r4, #16]
 80046a6:	4615      	mov	r5, r2
 80046a8:	e7ba      	b.n	8004620 <_printf_i+0x150>
 80046aa:	682b      	ldr	r3, [r5, #0]
 80046ac:	1d1a      	adds	r2, r3, #4
 80046ae:	602a      	str	r2, [r5, #0]
 80046b0:	681d      	ldr	r5, [r3, #0]
 80046b2:	6862      	ldr	r2, [r4, #4]
 80046b4:	2100      	movs	r1, #0
 80046b6:	4628      	mov	r0, r5
 80046b8:	f7fb fdb2 	bl	8000220 <memchr>
 80046bc:	b108      	cbz	r0, 80046c2 <_printf_i+0x1f2>
 80046be:	1b40      	subs	r0, r0, r5
 80046c0:	6060      	str	r0, [r4, #4]
 80046c2:	6863      	ldr	r3, [r4, #4]
 80046c4:	6123      	str	r3, [r4, #16]
 80046c6:	2300      	movs	r3, #0
 80046c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046cc:	e7a8      	b.n	8004620 <_printf_i+0x150>
 80046ce:	6923      	ldr	r3, [r4, #16]
 80046d0:	462a      	mov	r2, r5
 80046d2:	4649      	mov	r1, r9
 80046d4:	4640      	mov	r0, r8
 80046d6:	47d0      	blx	sl
 80046d8:	3001      	adds	r0, #1
 80046da:	d0ab      	beq.n	8004634 <_printf_i+0x164>
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	079b      	lsls	r3, r3, #30
 80046e0:	d413      	bmi.n	800470a <_printf_i+0x23a>
 80046e2:	68e0      	ldr	r0, [r4, #12]
 80046e4:	9b03      	ldr	r3, [sp, #12]
 80046e6:	4298      	cmp	r0, r3
 80046e8:	bfb8      	it	lt
 80046ea:	4618      	movlt	r0, r3
 80046ec:	e7a4      	b.n	8004638 <_printf_i+0x168>
 80046ee:	2301      	movs	r3, #1
 80046f0:	4632      	mov	r2, r6
 80046f2:	4649      	mov	r1, r9
 80046f4:	4640      	mov	r0, r8
 80046f6:	47d0      	blx	sl
 80046f8:	3001      	adds	r0, #1
 80046fa:	d09b      	beq.n	8004634 <_printf_i+0x164>
 80046fc:	3501      	adds	r5, #1
 80046fe:	68e3      	ldr	r3, [r4, #12]
 8004700:	9903      	ldr	r1, [sp, #12]
 8004702:	1a5b      	subs	r3, r3, r1
 8004704:	42ab      	cmp	r3, r5
 8004706:	dcf2      	bgt.n	80046ee <_printf_i+0x21e>
 8004708:	e7eb      	b.n	80046e2 <_printf_i+0x212>
 800470a:	2500      	movs	r5, #0
 800470c:	f104 0619 	add.w	r6, r4, #25
 8004710:	e7f5      	b.n	80046fe <_printf_i+0x22e>
 8004712:	bf00      	nop
 8004714:	08006c82 	.word	0x08006c82
 8004718:	08006c93 	.word	0x08006c93

0800471c <siprintf>:
 800471c:	b40e      	push	{r1, r2, r3}
 800471e:	b500      	push	{lr}
 8004720:	b09c      	sub	sp, #112	; 0x70
 8004722:	ab1d      	add	r3, sp, #116	; 0x74
 8004724:	9002      	str	r0, [sp, #8]
 8004726:	9006      	str	r0, [sp, #24]
 8004728:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800472c:	4809      	ldr	r0, [pc, #36]	; (8004754 <siprintf+0x38>)
 800472e:	9107      	str	r1, [sp, #28]
 8004730:	9104      	str	r1, [sp, #16]
 8004732:	4909      	ldr	r1, [pc, #36]	; (8004758 <siprintf+0x3c>)
 8004734:	f853 2b04 	ldr.w	r2, [r3], #4
 8004738:	9105      	str	r1, [sp, #20]
 800473a:	6800      	ldr	r0, [r0, #0]
 800473c:	9301      	str	r3, [sp, #4]
 800473e:	a902      	add	r1, sp, #8
 8004740:	f001 fb78 	bl	8005e34 <_svfiprintf_r>
 8004744:	9b02      	ldr	r3, [sp, #8]
 8004746:	2200      	movs	r2, #0
 8004748:	701a      	strb	r2, [r3, #0]
 800474a:	b01c      	add	sp, #112	; 0x70
 800474c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004750:	b003      	add	sp, #12
 8004752:	4770      	bx	lr
 8004754:	20000010 	.word	0x20000010
 8004758:	ffff0208 	.word	0xffff0208

0800475c <quorem>:
 800475c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004760:	6903      	ldr	r3, [r0, #16]
 8004762:	690c      	ldr	r4, [r1, #16]
 8004764:	42a3      	cmp	r3, r4
 8004766:	4607      	mov	r7, r0
 8004768:	f2c0 8081 	blt.w	800486e <quorem+0x112>
 800476c:	3c01      	subs	r4, #1
 800476e:	f101 0814 	add.w	r8, r1, #20
 8004772:	f100 0514 	add.w	r5, r0, #20
 8004776:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800477a:	9301      	str	r3, [sp, #4]
 800477c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004780:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004784:	3301      	adds	r3, #1
 8004786:	429a      	cmp	r2, r3
 8004788:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800478c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004790:	fbb2 f6f3 	udiv	r6, r2, r3
 8004794:	d331      	bcc.n	80047fa <quorem+0x9e>
 8004796:	f04f 0e00 	mov.w	lr, #0
 800479a:	4640      	mov	r0, r8
 800479c:	46ac      	mov	ip, r5
 800479e:	46f2      	mov	sl, lr
 80047a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80047a4:	b293      	uxth	r3, r2
 80047a6:	fb06 e303 	mla	r3, r6, r3, lr
 80047aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	ebaa 0303 	sub.w	r3, sl, r3
 80047b4:	f8dc a000 	ldr.w	sl, [ip]
 80047b8:	0c12      	lsrs	r2, r2, #16
 80047ba:	fa13 f38a 	uxtah	r3, r3, sl
 80047be:	fb06 e202 	mla	r2, r6, r2, lr
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	9b00      	ldr	r3, [sp, #0]
 80047c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80047ca:	b292      	uxth	r2, r2
 80047cc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80047d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047d4:	f8bd 3000 	ldrh.w	r3, [sp]
 80047d8:	4581      	cmp	r9, r0
 80047da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047de:	f84c 3b04 	str.w	r3, [ip], #4
 80047e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80047e6:	d2db      	bcs.n	80047a0 <quorem+0x44>
 80047e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80047ec:	b92b      	cbnz	r3, 80047fa <quorem+0x9e>
 80047ee:	9b01      	ldr	r3, [sp, #4]
 80047f0:	3b04      	subs	r3, #4
 80047f2:	429d      	cmp	r5, r3
 80047f4:	461a      	mov	r2, r3
 80047f6:	d32e      	bcc.n	8004856 <quorem+0xfa>
 80047f8:	613c      	str	r4, [r7, #16]
 80047fa:	4638      	mov	r0, r7
 80047fc:	f001 f8c6 	bl	800598c <__mcmp>
 8004800:	2800      	cmp	r0, #0
 8004802:	db24      	blt.n	800484e <quorem+0xf2>
 8004804:	3601      	adds	r6, #1
 8004806:	4628      	mov	r0, r5
 8004808:	f04f 0c00 	mov.w	ip, #0
 800480c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004810:	f8d0 e000 	ldr.w	lr, [r0]
 8004814:	b293      	uxth	r3, r2
 8004816:	ebac 0303 	sub.w	r3, ip, r3
 800481a:	0c12      	lsrs	r2, r2, #16
 800481c:	fa13 f38e 	uxtah	r3, r3, lr
 8004820:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004824:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004828:	b29b      	uxth	r3, r3
 800482a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800482e:	45c1      	cmp	r9, r8
 8004830:	f840 3b04 	str.w	r3, [r0], #4
 8004834:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004838:	d2e8      	bcs.n	800480c <quorem+0xb0>
 800483a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800483e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004842:	b922      	cbnz	r2, 800484e <quorem+0xf2>
 8004844:	3b04      	subs	r3, #4
 8004846:	429d      	cmp	r5, r3
 8004848:	461a      	mov	r2, r3
 800484a:	d30a      	bcc.n	8004862 <quorem+0x106>
 800484c:	613c      	str	r4, [r7, #16]
 800484e:	4630      	mov	r0, r6
 8004850:	b003      	add	sp, #12
 8004852:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004856:	6812      	ldr	r2, [r2, #0]
 8004858:	3b04      	subs	r3, #4
 800485a:	2a00      	cmp	r2, #0
 800485c:	d1cc      	bne.n	80047f8 <quorem+0x9c>
 800485e:	3c01      	subs	r4, #1
 8004860:	e7c7      	b.n	80047f2 <quorem+0x96>
 8004862:	6812      	ldr	r2, [r2, #0]
 8004864:	3b04      	subs	r3, #4
 8004866:	2a00      	cmp	r2, #0
 8004868:	d1f0      	bne.n	800484c <quorem+0xf0>
 800486a:	3c01      	subs	r4, #1
 800486c:	e7eb      	b.n	8004846 <quorem+0xea>
 800486e:	2000      	movs	r0, #0
 8004870:	e7ee      	b.n	8004850 <quorem+0xf4>
 8004872:	0000      	movs	r0, r0
 8004874:	0000      	movs	r0, r0
	...

08004878 <_dtoa_r>:
 8004878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800487c:	ed2d 8b04 	vpush	{d8-d9}
 8004880:	ec57 6b10 	vmov	r6, r7, d0
 8004884:	b093      	sub	sp, #76	; 0x4c
 8004886:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004888:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800488c:	9106      	str	r1, [sp, #24]
 800488e:	ee10 aa10 	vmov	sl, s0
 8004892:	4604      	mov	r4, r0
 8004894:	9209      	str	r2, [sp, #36]	; 0x24
 8004896:	930c      	str	r3, [sp, #48]	; 0x30
 8004898:	46bb      	mov	fp, r7
 800489a:	b975      	cbnz	r5, 80048ba <_dtoa_r+0x42>
 800489c:	2010      	movs	r0, #16
 800489e:	f000 fddd 	bl	800545c <malloc>
 80048a2:	4602      	mov	r2, r0
 80048a4:	6260      	str	r0, [r4, #36]	; 0x24
 80048a6:	b920      	cbnz	r0, 80048b2 <_dtoa_r+0x3a>
 80048a8:	4ba7      	ldr	r3, [pc, #668]	; (8004b48 <_dtoa_r+0x2d0>)
 80048aa:	21ea      	movs	r1, #234	; 0xea
 80048ac:	48a7      	ldr	r0, [pc, #668]	; (8004b4c <_dtoa_r+0x2d4>)
 80048ae:	f001 fbd1 	bl	8006054 <__assert_func>
 80048b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80048b6:	6005      	str	r5, [r0, #0]
 80048b8:	60c5      	str	r5, [r0, #12]
 80048ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048bc:	6819      	ldr	r1, [r3, #0]
 80048be:	b151      	cbz	r1, 80048d6 <_dtoa_r+0x5e>
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	604a      	str	r2, [r1, #4]
 80048c4:	2301      	movs	r3, #1
 80048c6:	4093      	lsls	r3, r2
 80048c8:	608b      	str	r3, [r1, #8]
 80048ca:	4620      	mov	r0, r4
 80048cc:	f000 fe1c 	bl	8005508 <_Bfree>
 80048d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80048d2:	2200      	movs	r2, #0
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	1e3b      	subs	r3, r7, #0
 80048d8:	bfaa      	itet	ge
 80048da:	2300      	movge	r3, #0
 80048dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80048e0:	f8c8 3000 	strge.w	r3, [r8]
 80048e4:	4b9a      	ldr	r3, [pc, #616]	; (8004b50 <_dtoa_r+0x2d8>)
 80048e6:	bfbc      	itt	lt
 80048e8:	2201      	movlt	r2, #1
 80048ea:	f8c8 2000 	strlt.w	r2, [r8]
 80048ee:	ea33 030b 	bics.w	r3, r3, fp
 80048f2:	d11b      	bne.n	800492c <_dtoa_r+0xb4>
 80048f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80048f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80048fa:	6013      	str	r3, [r2, #0]
 80048fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004900:	4333      	orrs	r3, r6
 8004902:	f000 8592 	beq.w	800542a <_dtoa_r+0xbb2>
 8004906:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004908:	b963      	cbnz	r3, 8004924 <_dtoa_r+0xac>
 800490a:	4b92      	ldr	r3, [pc, #584]	; (8004b54 <_dtoa_r+0x2dc>)
 800490c:	e022      	b.n	8004954 <_dtoa_r+0xdc>
 800490e:	4b92      	ldr	r3, [pc, #584]	; (8004b58 <_dtoa_r+0x2e0>)
 8004910:	9301      	str	r3, [sp, #4]
 8004912:	3308      	adds	r3, #8
 8004914:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	9801      	ldr	r0, [sp, #4]
 800491a:	b013      	add	sp, #76	; 0x4c
 800491c:	ecbd 8b04 	vpop	{d8-d9}
 8004920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004924:	4b8b      	ldr	r3, [pc, #556]	; (8004b54 <_dtoa_r+0x2dc>)
 8004926:	9301      	str	r3, [sp, #4]
 8004928:	3303      	adds	r3, #3
 800492a:	e7f3      	b.n	8004914 <_dtoa_r+0x9c>
 800492c:	2200      	movs	r2, #0
 800492e:	2300      	movs	r3, #0
 8004930:	4650      	mov	r0, sl
 8004932:	4659      	mov	r1, fp
 8004934:	f7fc f8e8 	bl	8000b08 <__aeabi_dcmpeq>
 8004938:	ec4b ab19 	vmov	d9, sl, fp
 800493c:	4680      	mov	r8, r0
 800493e:	b158      	cbz	r0, 8004958 <_dtoa_r+0xe0>
 8004940:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004942:	2301      	movs	r3, #1
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004948:	2b00      	cmp	r3, #0
 800494a:	f000 856b 	beq.w	8005424 <_dtoa_r+0xbac>
 800494e:	4883      	ldr	r0, [pc, #524]	; (8004b5c <_dtoa_r+0x2e4>)
 8004950:	6018      	str	r0, [r3, #0]
 8004952:	1e43      	subs	r3, r0, #1
 8004954:	9301      	str	r3, [sp, #4]
 8004956:	e7df      	b.n	8004918 <_dtoa_r+0xa0>
 8004958:	ec4b ab10 	vmov	d0, sl, fp
 800495c:	aa10      	add	r2, sp, #64	; 0x40
 800495e:	a911      	add	r1, sp, #68	; 0x44
 8004960:	4620      	mov	r0, r4
 8004962:	f001 f8b9 	bl	8005ad8 <__d2b>
 8004966:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800496a:	ee08 0a10 	vmov	s16, r0
 800496e:	2d00      	cmp	r5, #0
 8004970:	f000 8084 	beq.w	8004a7c <_dtoa_r+0x204>
 8004974:	ee19 3a90 	vmov	r3, s19
 8004978:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800497c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004980:	4656      	mov	r6, sl
 8004982:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004986:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800498a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800498e:	4b74      	ldr	r3, [pc, #464]	; (8004b60 <_dtoa_r+0x2e8>)
 8004990:	2200      	movs	r2, #0
 8004992:	4630      	mov	r0, r6
 8004994:	4639      	mov	r1, r7
 8004996:	f7fb fc97 	bl	80002c8 <__aeabi_dsub>
 800499a:	a365      	add	r3, pc, #404	; (adr r3, 8004b30 <_dtoa_r+0x2b8>)
 800499c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a0:	f7fb fe4a 	bl	8000638 <__aeabi_dmul>
 80049a4:	a364      	add	r3, pc, #400	; (adr r3, 8004b38 <_dtoa_r+0x2c0>)
 80049a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049aa:	f7fb fc8f 	bl	80002cc <__adddf3>
 80049ae:	4606      	mov	r6, r0
 80049b0:	4628      	mov	r0, r5
 80049b2:	460f      	mov	r7, r1
 80049b4:	f7fb fdd6 	bl	8000564 <__aeabi_i2d>
 80049b8:	a361      	add	r3, pc, #388	; (adr r3, 8004b40 <_dtoa_r+0x2c8>)
 80049ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049be:	f7fb fe3b 	bl	8000638 <__aeabi_dmul>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	4630      	mov	r0, r6
 80049c8:	4639      	mov	r1, r7
 80049ca:	f7fb fc7f 	bl	80002cc <__adddf3>
 80049ce:	4606      	mov	r6, r0
 80049d0:	460f      	mov	r7, r1
 80049d2:	f7fc f8e1 	bl	8000b98 <__aeabi_d2iz>
 80049d6:	2200      	movs	r2, #0
 80049d8:	9000      	str	r0, [sp, #0]
 80049da:	2300      	movs	r3, #0
 80049dc:	4630      	mov	r0, r6
 80049de:	4639      	mov	r1, r7
 80049e0:	f7fc f89c 	bl	8000b1c <__aeabi_dcmplt>
 80049e4:	b150      	cbz	r0, 80049fc <_dtoa_r+0x184>
 80049e6:	9800      	ldr	r0, [sp, #0]
 80049e8:	f7fb fdbc 	bl	8000564 <__aeabi_i2d>
 80049ec:	4632      	mov	r2, r6
 80049ee:	463b      	mov	r3, r7
 80049f0:	f7fc f88a 	bl	8000b08 <__aeabi_dcmpeq>
 80049f4:	b910      	cbnz	r0, 80049fc <_dtoa_r+0x184>
 80049f6:	9b00      	ldr	r3, [sp, #0]
 80049f8:	3b01      	subs	r3, #1
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	9b00      	ldr	r3, [sp, #0]
 80049fe:	2b16      	cmp	r3, #22
 8004a00:	d85a      	bhi.n	8004ab8 <_dtoa_r+0x240>
 8004a02:	9a00      	ldr	r2, [sp, #0]
 8004a04:	4b57      	ldr	r3, [pc, #348]	; (8004b64 <_dtoa_r+0x2ec>)
 8004a06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a0e:	ec51 0b19 	vmov	r0, r1, d9
 8004a12:	f7fc f883 	bl	8000b1c <__aeabi_dcmplt>
 8004a16:	2800      	cmp	r0, #0
 8004a18:	d050      	beq.n	8004abc <_dtoa_r+0x244>
 8004a1a:	9b00      	ldr	r3, [sp, #0]
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	2300      	movs	r3, #0
 8004a22:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004a26:	1b5d      	subs	r5, r3, r5
 8004a28:	1e6b      	subs	r3, r5, #1
 8004a2a:	9305      	str	r3, [sp, #20]
 8004a2c:	bf45      	ittet	mi
 8004a2e:	f1c5 0301 	rsbmi	r3, r5, #1
 8004a32:	9304      	strmi	r3, [sp, #16]
 8004a34:	2300      	movpl	r3, #0
 8004a36:	2300      	movmi	r3, #0
 8004a38:	bf4c      	ite	mi
 8004a3a:	9305      	strmi	r3, [sp, #20]
 8004a3c:	9304      	strpl	r3, [sp, #16]
 8004a3e:	9b00      	ldr	r3, [sp, #0]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	db3d      	blt.n	8004ac0 <_dtoa_r+0x248>
 8004a44:	9b05      	ldr	r3, [sp, #20]
 8004a46:	9a00      	ldr	r2, [sp, #0]
 8004a48:	920a      	str	r2, [sp, #40]	; 0x28
 8004a4a:	4413      	add	r3, r2
 8004a4c:	9305      	str	r3, [sp, #20]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	9307      	str	r3, [sp, #28]
 8004a52:	9b06      	ldr	r3, [sp, #24]
 8004a54:	2b09      	cmp	r3, #9
 8004a56:	f200 8089 	bhi.w	8004b6c <_dtoa_r+0x2f4>
 8004a5a:	2b05      	cmp	r3, #5
 8004a5c:	bfc4      	itt	gt
 8004a5e:	3b04      	subgt	r3, #4
 8004a60:	9306      	strgt	r3, [sp, #24]
 8004a62:	9b06      	ldr	r3, [sp, #24]
 8004a64:	f1a3 0302 	sub.w	r3, r3, #2
 8004a68:	bfcc      	ite	gt
 8004a6a:	2500      	movgt	r5, #0
 8004a6c:	2501      	movle	r5, #1
 8004a6e:	2b03      	cmp	r3, #3
 8004a70:	f200 8087 	bhi.w	8004b82 <_dtoa_r+0x30a>
 8004a74:	e8df f003 	tbb	[pc, r3]
 8004a78:	59383a2d 	.word	0x59383a2d
 8004a7c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004a80:	441d      	add	r5, r3
 8004a82:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004a86:	2b20      	cmp	r3, #32
 8004a88:	bfc1      	itttt	gt
 8004a8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004a8e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004a92:	fa0b f303 	lslgt.w	r3, fp, r3
 8004a96:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004a9a:	bfda      	itte	le
 8004a9c:	f1c3 0320 	rsble	r3, r3, #32
 8004aa0:	fa06 f003 	lslle.w	r0, r6, r3
 8004aa4:	4318      	orrgt	r0, r3
 8004aa6:	f7fb fd4d 	bl	8000544 <__aeabi_ui2d>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	4606      	mov	r6, r0
 8004aae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004ab2:	3d01      	subs	r5, #1
 8004ab4:	930e      	str	r3, [sp, #56]	; 0x38
 8004ab6:	e76a      	b.n	800498e <_dtoa_r+0x116>
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e7b2      	b.n	8004a22 <_dtoa_r+0x1aa>
 8004abc:	900b      	str	r0, [sp, #44]	; 0x2c
 8004abe:	e7b1      	b.n	8004a24 <_dtoa_r+0x1ac>
 8004ac0:	9b04      	ldr	r3, [sp, #16]
 8004ac2:	9a00      	ldr	r2, [sp, #0]
 8004ac4:	1a9b      	subs	r3, r3, r2
 8004ac6:	9304      	str	r3, [sp, #16]
 8004ac8:	4253      	negs	r3, r2
 8004aca:	9307      	str	r3, [sp, #28]
 8004acc:	2300      	movs	r3, #0
 8004ace:	930a      	str	r3, [sp, #40]	; 0x28
 8004ad0:	e7bf      	b.n	8004a52 <_dtoa_r+0x1da>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	9308      	str	r3, [sp, #32]
 8004ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	dc55      	bgt.n	8004b88 <_dtoa_r+0x310>
 8004adc:	2301      	movs	r3, #1
 8004ade:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	9209      	str	r2, [sp, #36]	; 0x24
 8004ae6:	e00c      	b.n	8004b02 <_dtoa_r+0x28a>
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e7f3      	b.n	8004ad4 <_dtoa_r+0x25c>
 8004aec:	2300      	movs	r3, #0
 8004aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004af0:	9308      	str	r3, [sp, #32]
 8004af2:	9b00      	ldr	r3, [sp, #0]
 8004af4:	4413      	add	r3, r2
 8004af6:	9302      	str	r3, [sp, #8]
 8004af8:	3301      	adds	r3, #1
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	9303      	str	r3, [sp, #12]
 8004afe:	bfb8      	it	lt
 8004b00:	2301      	movlt	r3, #1
 8004b02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004b04:	2200      	movs	r2, #0
 8004b06:	6042      	str	r2, [r0, #4]
 8004b08:	2204      	movs	r2, #4
 8004b0a:	f102 0614 	add.w	r6, r2, #20
 8004b0e:	429e      	cmp	r6, r3
 8004b10:	6841      	ldr	r1, [r0, #4]
 8004b12:	d93d      	bls.n	8004b90 <_dtoa_r+0x318>
 8004b14:	4620      	mov	r0, r4
 8004b16:	f000 fcb7 	bl	8005488 <_Balloc>
 8004b1a:	9001      	str	r0, [sp, #4]
 8004b1c:	2800      	cmp	r0, #0
 8004b1e:	d13b      	bne.n	8004b98 <_dtoa_r+0x320>
 8004b20:	4b11      	ldr	r3, [pc, #68]	; (8004b68 <_dtoa_r+0x2f0>)
 8004b22:	4602      	mov	r2, r0
 8004b24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004b28:	e6c0      	b.n	80048ac <_dtoa_r+0x34>
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e7df      	b.n	8004aee <_dtoa_r+0x276>
 8004b2e:	bf00      	nop
 8004b30:	636f4361 	.word	0x636f4361
 8004b34:	3fd287a7 	.word	0x3fd287a7
 8004b38:	8b60c8b3 	.word	0x8b60c8b3
 8004b3c:	3fc68a28 	.word	0x3fc68a28
 8004b40:	509f79fb 	.word	0x509f79fb
 8004b44:	3fd34413 	.word	0x3fd34413
 8004b48:	08006cb1 	.word	0x08006cb1
 8004b4c:	08006cc8 	.word	0x08006cc8
 8004b50:	7ff00000 	.word	0x7ff00000
 8004b54:	08006cad 	.word	0x08006cad
 8004b58:	08006ca4 	.word	0x08006ca4
 8004b5c:	08006c81 	.word	0x08006c81
 8004b60:	3ff80000 	.word	0x3ff80000
 8004b64:	08006db8 	.word	0x08006db8
 8004b68:	08006d23 	.word	0x08006d23
 8004b6c:	2501      	movs	r5, #1
 8004b6e:	2300      	movs	r3, #0
 8004b70:	9306      	str	r3, [sp, #24]
 8004b72:	9508      	str	r5, [sp, #32]
 8004b74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	2312      	movs	r3, #18
 8004b80:	e7b0      	b.n	8004ae4 <_dtoa_r+0x26c>
 8004b82:	2301      	movs	r3, #1
 8004b84:	9308      	str	r3, [sp, #32]
 8004b86:	e7f5      	b.n	8004b74 <_dtoa_r+0x2fc>
 8004b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004b8e:	e7b8      	b.n	8004b02 <_dtoa_r+0x28a>
 8004b90:	3101      	adds	r1, #1
 8004b92:	6041      	str	r1, [r0, #4]
 8004b94:	0052      	lsls	r2, r2, #1
 8004b96:	e7b8      	b.n	8004b0a <_dtoa_r+0x292>
 8004b98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b9a:	9a01      	ldr	r2, [sp, #4]
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	9b03      	ldr	r3, [sp, #12]
 8004ba0:	2b0e      	cmp	r3, #14
 8004ba2:	f200 809d 	bhi.w	8004ce0 <_dtoa_r+0x468>
 8004ba6:	2d00      	cmp	r5, #0
 8004ba8:	f000 809a 	beq.w	8004ce0 <_dtoa_r+0x468>
 8004bac:	9b00      	ldr	r3, [sp, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	dd32      	ble.n	8004c18 <_dtoa_r+0x3a0>
 8004bb2:	4ab7      	ldr	r2, [pc, #732]	; (8004e90 <_dtoa_r+0x618>)
 8004bb4:	f003 030f 	and.w	r3, r3, #15
 8004bb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004bbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004bc0:	9b00      	ldr	r3, [sp, #0]
 8004bc2:	05d8      	lsls	r0, r3, #23
 8004bc4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004bc8:	d516      	bpl.n	8004bf8 <_dtoa_r+0x380>
 8004bca:	4bb2      	ldr	r3, [pc, #712]	; (8004e94 <_dtoa_r+0x61c>)
 8004bcc:	ec51 0b19 	vmov	r0, r1, d9
 8004bd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004bd4:	f7fb fe5a 	bl	800088c <__aeabi_ddiv>
 8004bd8:	f007 070f 	and.w	r7, r7, #15
 8004bdc:	4682      	mov	sl, r0
 8004bde:	468b      	mov	fp, r1
 8004be0:	2503      	movs	r5, #3
 8004be2:	4eac      	ldr	r6, [pc, #688]	; (8004e94 <_dtoa_r+0x61c>)
 8004be4:	b957      	cbnz	r7, 8004bfc <_dtoa_r+0x384>
 8004be6:	4642      	mov	r2, r8
 8004be8:	464b      	mov	r3, r9
 8004bea:	4650      	mov	r0, sl
 8004bec:	4659      	mov	r1, fp
 8004bee:	f7fb fe4d 	bl	800088c <__aeabi_ddiv>
 8004bf2:	4682      	mov	sl, r0
 8004bf4:	468b      	mov	fp, r1
 8004bf6:	e028      	b.n	8004c4a <_dtoa_r+0x3d2>
 8004bf8:	2502      	movs	r5, #2
 8004bfa:	e7f2      	b.n	8004be2 <_dtoa_r+0x36a>
 8004bfc:	07f9      	lsls	r1, r7, #31
 8004bfe:	d508      	bpl.n	8004c12 <_dtoa_r+0x39a>
 8004c00:	4640      	mov	r0, r8
 8004c02:	4649      	mov	r1, r9
 8004c04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c08:	f7fb fd16 	bl	8000638 <__aeabi_dmul>
 8004c0c:	3501      	adds	r5, #1
 8004c0e:	4680      	mov	r8, r0
 8004c10:	4689      	mov	r9, r1
 8004c12:	107f      	asrs	r7, r7, #1
 8004c14:	3608      	adds	r6, #8
 8004c16:	e7e5      	b.n	8004be4 <_dtoa_r+0x36c>
 8004c18:	f000 809b 	beq.w	8004d52 <_dtoa_r+0x4da>
 8004c1c:	9b00      	ldr	r3, [sp, #0]
 8004c1e:	4f9d      	ldr	r7, [pc, #628]	; (8004e94 <_dtoa_r+0x61c>)
 8004c20:	425e      	negs	r6, r3
 8004c22:	4b9b      	ldr	r3, [pc, #620]	; (8004e90 <_dtoa_r+0x618>)
 8004c24:	f006 020f 	and.w	r2, r6, #15
 8004c28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c30:	ec51 0b19 	vmov	r0, r1, d9
 8004c34:	f7fb fd00 	bl	8000638 <__aeabi_dmul>
 8004c38:	1136      	asrs	r6, r6, #4
 8004c3a:	4682      	mov	sl, r0
 8004c3c:	468b      	mov	fp, r1
 8004c3e:	2300      	movs	r3, #0
 8004c40:	2502      	movs	r5, #2
 8004c42:	2e00      	cmp	r6, #0
 8004c44:	d17a      	bne.n	8004d3c <_dtoa_r+0x4c4>
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1d3      	bne.n	8004bf2 <_dtoa_r+0x37a>
 8004c4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	f000 8082 	beq.w	8004d56 <_dtoa_r+0x4de>
 8004c52:	4b91      	ldr	r3, [pc, #580]	; (8004e98 <_dtoa_r+0x620>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	4650      	mov	r0, sl
 8004c58:	4659      	mov	r1, fp
 8004c5a:	f7fb ff5f 	bl	8000b1c <__aeabi_dcmplt>
 8004c5e:	2800      	cmp	r0, #0
 8004c60:	d079      	beq.n	8004d56 <_dtoa_r+0x4de>
 8004c62:	9b03      	ldr	r3, [sp, #12]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d076      	beq.n	8004d56 <_dtoa_r+0x4de>
 8004c68:	9b02      	ldr	r3, [sp, #8]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	dd36      	ble.n	8004cdc <_dtoa_r+0x464>
 8004c6e:	9b00      	ldr	r3, [sp, #0]
 8004c70:	4650      	mov	r0, sl
 8004c72:	4659      	mov	r1, fp
 8004c74:	1e5f      	subs	r7, r3, #1
 8004c76:	2200      	movs	r2, #0
 8004c78:	4b88      	ldr	r3, [pc, #544]	; (8004e9c <_dtoa_r+0x624>)
 8004c7a:	f7fb fcdd 	bl	8000638 <__aeabi_dmul>
 8004c7e:	9e02      	ldr	r6, [sp, #8]
 8004c80:	4682      	mov	sl, r0
 8004c82:	468b      	mov	fp, r1
 8004c84:	3501      	adds	r5, #1
 8004c86:	4628      	mov	r0, r5
 8004c88:	f7fb fc6c 	bl	8000564 <__aeabi_i2d>
 8004c8c:	4652      	mov	r2, sl
 8004c8e:	465b      	mov	r3, fp
 8004c90:	f7fb fcd2 	bl	8000638 <__aeabi_dmul>
 8004c94:	4b82      	ldr	r3, [pc, #520]	; (8004ea0 <_dtoa_r+0x628>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	f7fb fb18 	bl	80002cc <__adddf3>
 8004c9c:	46d0      	mov	r8, sl
 8004c9e:	46d9      	mov	r9, fp
 8004ca0:	4682      	mov	sl, r0
 8004ca2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004ca6:	2e00      	cmp	r6, #0
 8004ca8:	d158      	bne.n	8004d5c <_dtoa_r+0x4e4>
 8004caa:	4b7e      	ldr	r3, [pc, #504]	; (8004ea4 <_dtoa_r+0x62c>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	4640      	mov	r0, r8
 8004cb0:	4649      	mov	r1, r9
 8004cb2:	f7fb fb09 	bl	80002c8 <__aeabi_dsub>
 8004cb6:	4652      	mov	r2, sl
 8004cb8:	465b      	mov	r3, fp
 8004cba:	4680      	mov	r8, r0
 8004cbc:	4689      	mov	r9, r1
 8004cbe:	f7fb ff4b 	bl	8000b58 <__aeabi_dcmpgt>
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	f040 8295 	bne.w	80051f2 <_dtoa_r+0x97a>
 8004cc8:	4652      	mov	r2, sl
 8004cca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004cce:	4640      	mov	r0, r8
 8004cd0:	4649      	mov	r1, r9
 8004cd2:	f7fb ff23 	bl	8000b1c <__aeabi_dcmplt>
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	f040 8289 	bne.w	80051ee <_dtoa_r+0x976>
 8004cdc:	ec5b ab19 	vmov	sl, fp, d9
 8004ce0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f2c0 8148 	blt.w	8004f78 <_dtoa_r+0x700>
 8004ce8:	9a00      	ldr	r2, [sp, #0]
 8004cea:	2a0e      	cmp	r2, #14
 8004cec:	f300 8144 	bgt.w	8004f78 <_dtoa_r+0x700>
 8004cf0:	4b67      	ldr	r3, [pc, #412]	; (8004e90 <_dtoa_r+0x618>)
 8004cf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004cf6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f280 80d5 	bge.w	8004eac <_dtoa_r+0x634>
 8004d02:	9b03      	ldr	r3, [sp, #12]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f300 80d1 	bgt.w	8004eac <_dtoa_r+0x634>
 8004d0a:	f040 826f 	bne.w	80051ec <_dtoa_r+0x974>
 8004d0e:	4b65      	ldr	r3, [pc, #404]	; (8004ea4 <_dtoa_r+0x62c>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	4640      	mov	r0, r8
 8004d14:	4649      	mov	r1, r9
 8004d16:	f7fb fc8f 	bl	8000638 <__aeabi_dmul>
 8004d1a:	4652      	mov	r2, sl
 8004d1c:	465b      	mov	r3, fp
 8004d1e:	f7fb ff11 	bl	8000b44 <__aeabi_dcmpge>
 8004d22:	9e03      	ldr	r6, [sp, #12]
 8004d24:	4637      	mov	r7, r6
 8004d26:	2800      	cmp	r0, #0
 8004d28:	f040 8245 	bne.w	80051b6 <_dtoa_r+0x93e>
 8004d2c:	9d01      	ldr	r5, [sp, #4]
 8004d2e:	2331      	movs	r3, #49	; 0x31
 8004d30:	f805 3b01 	strb.w	r3, [r5], #1
 8004d34:	9b00      	ldr	r3, [sp, #0]
 8004d36:	3301      	adds	r3, #1
 8004d38:	9300      	str	r3, [sp, #0]
 8004d3a:	e240      	b.n	80051be <_dtoa_r+0x946>
 8004d3c:	07f2      	lsls	r2, r6, #31
 8004d3e:	d505      	bpl.n	8004d4c <_dtoa_r+0x4d4>
 8004d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d44:	f7fb fc78 	bl	8000638 <__aeabi_dmul>
 8004d48:	3501      	adds	r5, #1
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	1076      	asrs	r6, r6, #1
 8004d4e:	3708      	adds	r7, #8
 8004d50:	e777      	b.n	8004c42 <_dtoa_r+0x3ca>
 8004d52:	2502      	movs	r5, #2
 8004d54:	e779      	b.n	8004c4a <_dtoa_r+0x3d2>
 8004d56:	9f00      	ldr	r7, [sp, #0]
 8004d58:	9e03      	ldr	r6, [sp, #12]
 8004d5a:	e794      	b.n	8004c86 <_dtoa_r+0x40e>
 8004d5c:	9901      	ldr	r1, [sp, #4]
 8004d5e:	4b4c      	ldr	r3, [pc, #304]	; (8004e90 <_dtoa_r+0x618>)
 8004d60:	4431      	add	r1, r6
 8004d62:	910d      	str	r1, [sp, #52]	; 0x34
 8004d64:	9908      	ldr	r1, [sp, #32]
 8004d66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004d6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004d6e:	2900      	cmp	r1, #0
 8004d70:	d043      	beq.n	8004dfa <_dtoa_r+0x582>
 8004d72:	494d      	ldr	r1, [pc, #308]	; (8004ea8 <_dtoa_r+0x630>)
 8004d74:	2000      	movs	r0, #0
 8004d76:	f7fb fd89 	bl	800088c <__aeabi_ddiv>
 8004d7a:	4652      	mov	r2, sl
 8004d7c:	465b      	mov	r3, fp
 8004d7e:	f7fb faa3 	bl	80002c8 <__aeabi_dsub>
 8004d82:	9d01      	ldr	r5, [sp, #4]
 8004d84:	4682      	mov	sl, r0
 8004d86:	468b      	mov	fp, r1
 8004d88:	4649      	mov	r1, r9
 8004d8a:	4640      	mov	r0, r8
 8004d8c:	f7fb ff04 	bl	8000b98 <__aeabi_d2iz>
 8004d90:	4606      	mov	r6, r0
 8004d92:	f7fb fbe7 	bl	8000564 <__aeabi_i2d>
 8004d96:	4602      	mov	r2, r0
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4640      	mov	r0, r8
 8004d9c:	4649      	mov	r1, r9
 8004d9e:	f7fb fa93 	bl	80002c8 <__aeabi_dsub>
 8004da2:	3630      	adds	r6, #48	; 0x30
 8004da4:	f805 6b01 	strb.w	r6, [r5], #1
 8004da8:	4652      	mov	r2, sl
 8004daa:	465b      	mov	r3, fp
 8004dac:	4680      	mov	r8, r0
 8004dae:	4689      	mov	r9, r1
 8004db0:	f7fb feb4 	bl	8000b1c <__aeabi_dcmplt>
 8004db4:	2800      	cmp	r0, #0
 8004db6:	d163      	bne.n	8004e80 <_dtoa_r+0x608>
 8004db8:	4642      	mov	r2, r8
 8004dba:	464b      	mov	r3, r9
 8004dbc:	4936      	ldr	r1, [pc, #216]	; (8004e98 <_dtoa_r+0x620>)
 8004dbe:	2000      	movs	r0, #0
 8004dc0:	f7fb fa82 	bl	80002c8 <__aeabi_dsub>
 8004dc4:	4652      	mov	r2, sl
 8004dc6:	465b      	mov	r3, fp
 8004dc8:	f7fb fea8 	bl	8000b1c <__aeabi_dcmplt>
 8004dcc:	2800      	cmp	r0, #0
 8004dce:	f040 80b5 	bne.w	8004f3c <_dtoa_r+0x6c4>
 8004dd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004dd4:	429d      	cmp	r5, r3
 8004dd6:	d081      	beq.n	8004cdc <_dtoa_r+0x464>
 8004dd8:	4b30      	ldr	r3, [pc, #192]	; (8004e9c <_dtoa_r+0x624>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	4650      	mov	r0, sl
 8004dde:	4659      	mov	r1, fp
 8004de0:	f7fb fc2a 	bl	8000638 <__aeabi_dmul>
 8004de4:	4b2d      	ldr	r3, [pc, #180]	; (8004e9c <_dtoa_r+0x624>)
 8004de6:	4682      	mov	sl, r0
 8004de8:	468b      	mov	fp, r1
 8004dea:	4640      	mov	r0, r8
 8004dec:	4649      	mov	r1, r9
 8004dee:	2200      	movs	r2, #0
 8004df0:	f7fb fc22 	bl	8000638 <__aeabi_dmul>
 8004df4:	4680      	mov	r8, r0
 8004df6:	4689      	mov	r9, r1
 8004df8:	e7c6      	b.n	8004d88 <_dtoa_r+0x510>
 8004dfa:	4650      	mov	r0, sl
 8004dfc:	4659      	mov	r1, fp
 8004dfe:	f7fb fc1b 	bl	8000638 <__aeabi_dmul>
 8004e02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e04:	9d01      	ldr	r5, [sp, #4]
 8004e06:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e08:	4682      	mov	sl, r0
 8004e0a:	468b      	mov	fp, r1
 8004e0c:	4649      	mov	r1, r9
 8004e0e:	4640      	mov	r0, r8
 8004e10:	f7fb fec2 	bl	8000b98 <__aeabi_d2iz>
 8004e14:	4606      	mov	r6, r0
 8004e16:	f7fb fba5 	bl	8000564 <__aeabi_i2d>
 8004e1a:	3630      	adds	r6, #48	; 0x30
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	460b      	mov	r3, r1
 8004e20:	4640      	mov	r0, r8
 8004e22:	4649      	mov	r1, r9
 8004e24:	f7fb fa50 	bl	80002c8 <__aeabi_dsub>
 8004e28:	f805 6b01 	strb.w	r6, [r5], #1
 8004e2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e2e:	429d      	cmp	r5, r3
 8004e30:	4680      	mov	r8, r0
 8004e32:	4689      	mov	r9, r1
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	d124      	bne.n	8004e84 <_dtoa_r+0x60c>
 8004e3a:	4b1b      	ldr	r3, [pc, #108]	; (8004ea8 <_dtoa_r+0x630>)
 8004e3c:	4650      	mov	r0, sl
 8004e3e:	4659      	mov	r1, fp
 8004e40:	f7fb fa44 	bl	80002cc <__adddf3>
 8004e44:	4602      	mov	r2, r0
 8004e46:	460b      	mov	r3, r1
 8004e48:	4640      	mov	r0, r8
 8004e4a:	4649      	mov	r1, r9
 8004e4c:	f7fb fe84 	bl	8000b58 <__aeabi_dcmpgt>
 8004e50:	2800      	cmp	r0, #0
 8004e52:	d173      	bne.n	8004f3c <_dtoa_r+0x6c4>
 8004e54:	4652      	mov	r2, sl
 8004e56:	465b      	mov	r3, fp
 8004e58:	4913      	ldr	r1, [pc, #76]	; (8004ea8 <_dtoa_r+0x630>)
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	f7fb fa34 	bl	80002c8 <__aeabi_dsub>
 8004e60:	4602      	mov	r2, r0
 8004e62:	460b      	mov	r3, r1
 8004e64:	4640      	mov	r0, r8
 8004e66:	4649      	mov	r1, r9
 8004e68:	f7fb fe58 	bl	8000b1c <__aeabi_dcmplt>
 8004e6c:	2800      	cmp	r0, #0
 8004e6e:	f43f af35 	beq.w	8004cdc <_dtoa_r+0x464>
 8004e72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004e74:	1e6b      	subs	r3, r5, #1
 8004e76:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004e7c:	2b30      	cmp	r3, #48	; 0x30
 8004e7e:	d0f8      	beq.n	8004e72 <_dtoa_r+0x5fa>
 8004e80:	9700      	str	r7, [sp, #0]
 8004e82:	e049      	b.n	8004f18 <_dtoa_r+0x6a0>
 8004e84:	4b05      	ldr	r3, [pc, #20]	; (8004e9c <_dtoa_r+0x624>)
 8004e86:	f7fb fbd7 	bl	8000638 <__aeabi_dmul>
 8004e8a:	4680      	mov	r8, r0
 8004e8c:	4689      	mov	r9, r1
 8004e8e:	e7bd      	b.n	8004e0c <_dtoa_r+0x594>
 8004e90:	08006db8 	.word	0x08006db8
 8004e94:	08006d90 	.word	0x08006d90
 8004e98:	3ff00000 	.word	0x3ff00000
 8004e9c:	40240000 	.word	0x40240000
 8004ea0:	401c0000 	.word	0x401c0000
 8004ea4:	40140000 	.word	0x40140000
 8004ea8:	3fe00000 	.word	0x3fe00000
 8004eac:	9d01      	ldr	r5, [sp, #4]
 8004eae:	4656      	mov	r6, sl
 8004eb0:	465f      	mov	r7, fp
 8004eb2:	4642      	mov	r2, r8
 8004eb4:	464b      	mov	r3, r9
 8004eb6:	4630      	mov	r0, r6
 8004eb8:	4639      	mov	r1, r7
 8004eba:	f7fb fce7 	bl	800088c <__aeabi_ddiv>
 8004ebe:	f7fb fe6b 	bl	8000b98 <__aeabi_d2iz>
 8004ec2:	4682      	mov	sl, r0
 8004ec4:	f7fb fb4e 	bl	8000564 <__aeabi_i2d>
 8004ec8:	4642      	mov	r2, r8
 8004eca:	464b      	mov	r3, r9
 8004ecc:	f7fb fbb4 	bl	8000638 <__aeabi_dmul>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	4630      	mov	r0, r6
 8004ed6:	4639      	mov	r1, r7
 8004ed8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004edc:	f7fb f9f4 	bl	80002c8 <__aeabi_dsub>
 8004ee0:	f805 6b01 	strb.w	r6, [r5], #1
 8004ee4:	9e01      	ldr	r6, [sp, #4]
 8004ee6:	9f03      	ldr	r7, [sp, #12]
 8004ee8:	1bae      	subs	r6, r5, r6
 8004eea:	42b7      	cmp	r7, r6
 8004eec:	4602      	mov	r2, r0
 8004eee:	460b      	mov	r3, r1
 8004ef0:	d135      	bne.n	8004f5e <_dtoa_r+0x6e6>
 8004ef2:	f7fb f9eb 	bl	80002cc <__adddf3>
 8004ef6:	4642      	mov	r2, r8
 8004ef8:	464b      	mov	r3, r9
 8004efa:	4606      	mov	r6, r0
 8004efc:	460f      	mov	r7, r1
 8004efe:	f7fb fe2b 	bl	8000b58 <__aeabi_dcmpgt>
 8004f02:	b9d0      	cbnz	r0, 8004f3a <_dtoa_r+0x6c2>
 8004f04:	4642      	mov	r2, r8
 8004f06:	464b      	mov	r3, r9
 8004f08:	4630      	mov	r0, r6
 8004f0a:	4639      	mov	r1, r7
 8004f0c:	f7fb fdfc 	bl	8000b08 <__aeabi_dcmpeq>
 8004f10:	b110      	cbz	r0, 8004f18 <_dtoa_r+0x6a0>
 8004f12:	f01a 0f01 	tst.w	sl, #1
 8004f16:	d110      	bne.n	8004f3a <_dtoa_r+0x6c2>
 8004f18:	4620      	mov	r0, r4
 8004f1a:	ee18 1a10 	vmov	r1, s16
 8004f1e:	f000 faf3 	bl	8005508 <_Bfree>
 8004f22:	2300      	movs	r3, #0
 8004f24:	9800      	ldr	r0, [sp, #0]
 8004f26:	702b      	strb	r3, [r5, #0]
 8004f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	6018      	str	r0, [r3, #0]
 8004f2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f43f acf1 	beq.w	8004918 <_dtoa_r+0xa0>
 8004f36:	601d      	str	r5, [r3, #0]
 8004f38:	e4ee      	b.n	8004918 <_dtoa_r+0xa0>
 8004f3a:	9f00      	ldr	r7, [sp, #0]
 8004f3c:	462b      	mov	r3, r5
 8004f3e:	461d      	mov	r5, r3
 8004f40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f44:	2a39      	cmp	r2, #57	; 0x39
 8004f46:	d106      	bne.n	8004f56 <_dtoa_r+0x6de>
 8004f48:	9a01      	ldr	r2, [sp, #4]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d1f7      	bne.n	8004f3e <_dtoa_r+0x6c6>
 8004f4e:	9901      	ldr	r1, [sp, #4]
 8004f50:	2230      	movs	r2, #48	; 0x30
 8004f52:	3701      	adds	r7, #1
 8004f54:	700a      	strb	r2, [r1, #0]
 8004f56:	781a      	ldrb	r2, [r3, #0]
 8004f58:	3201      	adds	r2, #1
 8004f5a:	701a      	strb	r2, [r3, #0]
 8004f5c:	e790      	b.n	8004e80 <_dtoa_r+0x608>
 8004f5e:	4ba6      	ldr	r3, [pc, #664]	; (80051f8 <_dtoa_r+0x980>)
 8004f60:	2200      	movs	r2, #0
 8004f62:	f7fb fb69 	bl	8000638 <__aeabi_dmul>
 8004f66:	2200      	movs	r2, #0
 8004f68:	2300      	movs	r3, #0
 8004f6a:	4606      	mov	r6, r0
 8004f6c:	460f      	mov	r7, r1
 8004f6e:	f7fb fdcb 	bl	8000b08 <__aeabi_dcmpeq>
 8004f72:	2800      	cmp	r0, #0
 8004f74:	d09d      	beq.n	8004eb2 <_dtoa_r+0x63a>
 8004f76:	e7cf      	b.n	8004f18 <_dtoa_r+0x6a0>
 8004f78:	9a08      	ldr	r2, [sp, #32]
 8004f7a:	2a00      	cmp	r2, #0
 8004f7c:	f000 80d7 	beq.w	800512e <_dtoa_r+0x8b6>
 8004f80:	9a06      	ldr	r2, [sp, #24]
 8004f82:	2a01      	cmp	r2, #1
 8004f84:	f300 80ba 	bgt.w	80050fc <_dtoa_r+0x884>
 8004f88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004f8a:	2a00      	cmp	r2, #0
 8004f8c:	f000 80b2 	beq.w	80050f4 <_dtoa_r+0x87c>
 8004f90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004f94:	9e07      	ldr	r6, [sp, #28]
 8004f96:	9d04      	ldr	r5, [sp, #16]
 8004f98:	9a04      	ldr	r2, [sp, #16]
 8004f9a:	441a      	add	r2, r3
 8004f9c:	9204      	str	r2, [sp, #16]
 8004f9e:	9a05      	ldr	r2, [sp, #20]
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	441a      	add	r2, r3
 8004fa4:	4620      	mov	r0, r4
 8004fa6:	9205      	str	r2, [sp, #20]
 8004fa8:	f000 fb66 	bl	8005678 <__i2b>
 8004fac:	4607      	mov	r7, r0
 8004fae:	2d00      	cmp	r5, #0
 8004fb0:	dd0c      	ble.n	8004fcc <_dtoa_r+0x754>
 8004fb2:	9b05      	ldr	r3, [sp, #20]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	dd09      	ble.n	8004fcc <_dtoa_r+0x754>
 8004fb8:	42ab      	cmp	r3, r5
 8004fba:	9a04      	ldr	r2, [sp, #16]
 8004fbc:	bfa8      	it	ge
 8004fbe:	462b      	movge	r3, r5
 8004fc0:	1ad2      	subs	r2, r2, r3
 8004fc2:	9204      	str	r2, [sp, #16]
 8004fc4:	9a05      	ldr	r2, [sp, #20]
 8004fc6:	1aed      	subs	r5, r5, r3
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	9305      	str	r3, [sp, #20]
 8004fcc:	9b07      	ldr	r3, [sp, #28]
 8004fce:	b31b      	cbz	r3, 8005018 <_dtoa_r+0x7a0>
 8004fd0:	9b08      	ldr	r3, [sp, #32]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f000 80af 	beq.w	8005136 <_dtoa_r+0x8be>
 8004fd8:	2e00      	cmp	r6, #0
 8004fda:	dd13      	ble.n	8005004 <_dtoa_r+0x78c>
 8004fdc:	4639      	mov	r1, r7
 8004fde:	4632      	mov	r2, r6
 8004fe0:	4620      	mov	r0, r4
 8004fe2:	f000 fc09 	bl	80057f8 <__pow5mult>
 8004fe6:	ee18 2a10 	vmov	r2, s16
 8004fea:	4601      	mov	r1, r0
 8004fec:	4607      	mov	r7, r0
 8004fee:	4620      	mov	r0, r4
 8004ff0:	f000 fb58 	bl	80056a4 <__multiply>
 8004ff4:	ee18 1a10 	vmov	r1, s16
 8004ff8:	4680      	mov	r8, r0
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	f000 fa84 	bl	8005508 <_Bfree>
 8005000:	ee08 8a10 	vmov	s16, r8
 8005004:	9b07      	ldr	r3, [sp, #28]
 8005006:	1b9a      	subs	r2, r3, r6
 8005008:	d006      	beq.n	8005018 <_dtoa_r+0x7a0>
 800500a:	ee18 1a10 	vmov	r1, s16
 800500e:	4620      	mov	r0, r4
 8005010:	f000 fbf2 	bl	80057f8 <__pow5mult>
 8005014:	ee08 0a10 	vmov	s16, r0
 8005018:	2101      	movs	r1, #1
 800501a:	4620      	mov	r0, r4
 800501c:	f000 fb2c 	bl	8005678 <__i2b>
 8005020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005022:	2b00      	cmp	r3, #0
 8005024:	4606      	mov	r6, r0
 8005026:	f340 8088 	ble.w	800513a <_dtoa_r+0x8c2>
 800502a:	461a      	mov	r2, r3
 800502c:	4601      	mov	r1, r0
 800502e:	4620      	mov	r0, r4
 8005030:	f000 fbe2 	bl	80057f8 <__pow5mult>
 8005034:	9b06      	ldr	r3, [sp, #24]
 8005036:	2b01      	cmp	r3, #1
 8005038:	4606      	mov	r6, r0
 800503a:	f340 8081 	ble.w	8005140 <_dtoa_r+0x8c8>
 800503e:	f04f 0800 	mov.w	r8, #0
 8005042:	6933      	ldr	r3, [r6, #16]
 8005044:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005048:	6918      	ldr	r0, [r3, #16]
 800504a:	f000 fac5 	bl	80055d8 <__hi0bits>
 800504e:	f1c0 0020 	rsb	r0, r0, #32
 8005052:	9b05      	ldr	r3, [sp, #20]
 8005054:	4418      	add	r0, r3
 8005056:	f010 001f 	ands.w	r0, r0, #31
 800505a:	f000 8092 	beq.w	8005182 <_dtoa_r+0x90a>
 800505e:	f1c0 0320 	rsb	r3, r0, #32
 8005062:	2b04      	cmp	r3, #4
 8005064:	f340 808a 	ble.w	800517c <_dtoa_r+0x904>
 8005068:	f1c0 001c 	rsb	r0, r0, #28
 800506c:	9b04      	ldr	r3, [sp, #16]
 800506e:	4403      	add	r3, r0
 8005070:	9304      	str	r3, [sp, #16]
 8005072:	9b05      	ldr	r3, [sp, #20]
 8005074:	4403      	add	r3, r0
 8005076:	4405      	add	r5, r0
 8005078:	9305      	str	r3, [sp, #20]
 800507a:	9b04      	ldr	r3, [sp, #16]
 800507c:	2b00      	cmp	r3, #0
 800507e:	dd07      	ble.n	8005090 <_dtoa_r+0x818>
 8005080:	ee18 1a10 	vmov	r1, s16
 8005084:	461a      	mov	r2, r3
 8005086:	4620      	mov	r0, r4
 8005088:	f000 fc10 	bl	80058ac <__lshift>
 800508c:	ee08 0a10 	vmov	s16, r0
 8005090:	9b05      	ldr	r3, [sp, #20]
 8005092:	2b00      	cmp	r3, #0
 8005094:	dd05      	ble.n	80050a2 <_dtoa_r+0x82a>
 8005096:	4631      	mov	r1, r6
 8005098:	461a      	mov	r2, r3
 800509a:	4620      	mov	r0, r4
 800509c:	f000 fc06 	bl	80058ac <__lshift>
 80050a0:	4606      	mov	r6, r0
 80050a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d06e      	beq.n	8005186 <_dtoa_r+0x90e>
 80050a8:	ee18 0a10 	vmov	r0, s16
 80050ac:	4631      	mov	r1, r6
 80050ae:	f000 fc6d 	bl	800598c <__mcmp>
 80050b2:	2800      	cmp	r0, #0
 80050b4:	da67      	bge.n	8005186 <_dtoa_r+0x90e>
 80050b6:	9b00      	ldr	r3, [sp, #0]
 80050b8:	3b01      	subs	r3, #1
 80050ba:	ee18 1a10 	vmov	r1, s16
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	220a      	movs	r2, #10
 80050c2:	2300      	movs	r3, #0
 80050c4:	4620      	mov	r0, r4
 80050c6:	f000 fa41 	bl	800554c <__multadd>
 80050ca:	9b08      	ldr	r3, [sp, #32]
 80050cc:	ee08 0a10 	vmov	s16, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 81b1 	beq.w	8005438 <_dtoa_r+0xbc0>
 80050d6:	2300      	movs	r3, #0
 80050d8:	4639      	mov	r1, r7
 80050da:	220a      	movs	r2, #10
 80050dc:	4620      	mov	r0, r4
 80050de:	f000 fa35 	bl	800554c <__multadd>
 80050e2:	9b02      	ldr	r3, [sp, #8]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	4607      	mov	r7, r0
 80050e8:	f300 808e 	bgt.w	8005208 <_dtoa_r+0x990>
 80050ec:	9b06      	ldr	r3, [sp, #24]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	dc51      	bgt.n	8005196 <_dtoa_r+0x91e>
 80050f2:	e089      	b.n	8005208 <_dtoa_r+0x990>
 80050f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80050f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80050fa:	e74b      	b.n	8004f94 <_dtoa_r+0x71c>
 80050fc:	9b03      	ldr	r3, [sp, #12]
 80050fe:	1e5e      	subs	r6, r3, #1
 8005100:	9b07      	ldr	r3, [sp, #28]
 8005102:	42b3      	cmp	r3, r6
 8005104:	bfbf      	itttt	lt
 8005106:	9b07      	ldrlt	r3, [sp, #28]
 8005108:	9607      	strlt	r6, [sp, #28]
 800510a:	1af2      	sublt	r2, r6, r3
 800510c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800510e:	bfb6      	itet	lt
 8005110:	189b      	addlt	r3, r3, r2
 8005112:	1b9e      	subge	r6, r3, r6
 8005114:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005116:	9b03      	ldr	r3, [sp, #12]
 8005118:	bfb8      	it	lt
 800511a:	2600      	movlt	r6, #0
 800511c:	2b00      	cmp	r3, #0
 800511e:	bfb7      	itett	lt
 8005120:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005124:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005128:	1a9d      	sublt	r5, r3, r2
 800512a:	2300      	movlt	r3, #0
 800512c:	e734      	b.n	8004f98 <_dtoa_r+0x720>
 800512e:	9e07      	ldr	r6, [sp, #28]
 8005130:	9d04      	ldr	r5, [sp, #16]
 8005132:	9f08      	ldr	r7, [sp, #32]
 8005134:	e73b      	b.n	8004fae <_dtoa_r+0x736>
 8005136:	9a07      	ldr	r2, [sp, #28]
 8005138:	e767      	b.n	800500a <_dtoa_r+0x792>
 800513a:	9b06      	ldr	r3, [sp, #24]
 800513c:	2b01      	cmp	r3, #1
 800513e:	dc18      	bgt.n	8005172 <_dtoa_r+0x8fa>
 8005140:	f1ba 0f00 	cmp.w	sl, #0
 8005144:	d115      	bne.n	8005172 <_dtoa_r+0x8fa>
 8005146:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800514a:	b993      	cbnz	r3, 8005172 <_dtoa_r+0x8fa>
 800514c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005150:	0d1b      	lsrs	r3, r3, #20
 8005152:	051b      	lsls	r3, r3, #20
 8005154:	b183      	cbz	r3, 8005178 <_dtoa_r+0x900>
 8005156:	9b04      	ldr	r3, [sp, #16]
 8005158:	3301      	adds	r3, #1
 800515a:	9304      	str	r3, [sp, #16]
 800515c:	9b05      	ldr	r3, [sp, #20]
 800515e:	3301      	adds	r3, #1
 8005160:	9305      	str	r3, [sp, #20]
 8005162:	f04f 0801 	mov.w	r8, #1
 8005166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005168:	2b00      	cmp	r3, #0
 800516a:	f47f af6a 	bne.w	8005042 <_dtoa_r+0x7ca>
 800516e:	2001      	movs	r0, #1
 8005170:	e76f      	b.n	8005052 <_dtoa_r+0x7da>
 8005172:	f04f 0800 	mov.w	r8, #0
 8005176:	e7f6      	b.n	8005166 <_dtoa_r+0x8ee>
 8005178:	4698      	mov	r8, r3
 800517a:	e7f4      	b.n	8005166 <_dtoa_r+0x8ee>
 800517c:	f43f af7d 	beq.w	800507a <_dtoa_r+0x802>
 8005180:	4618      	mov	r0, r3
 8005182:	301c      	adds	r0, #28
 8005184:	e772      	b.n	800506c <_dtoa_r+0x7f4>
 8005186:	9b03      	ldr	r3, [sp, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	dc37      	bgt.n	80051fc <_dtoa_r+0x984>
 800518c:	9b06      	ldr	r3, [sp, #24]
 800518e:	2b02      	cmp	r3, #2
 8005190:	dd34      	ble.n	80051fc <_dtoa_r+0x984>
 8005192:	9b03      	ldr	r3, [sp, #12]
 8005194:	9302      	str	r3, [sp, #8]
 8005196:	9b02      	ldr	r3, [sp, #8]
 8005198:	b96b      	cbnz	r3, 80051b6 <_dtoa_r+0x93e>
 800519a:	4631      	mov	r1, r6
 800519c:	2205      	movs	r2, #5
 800519e:	4620      	mov	r0, r4
 80051a0:	f000 f9d4 	bl	800554c <__multadd>
 80051a4:	4601      	mov	r1, r0
 80051a6:	4606      	mov	r6, r0
 80051a8:	ee18 0a10 	vmov	r0, s16
 80051ac:	f000 fbee 	bl	800598c <__mcmp>
 80051b0:	2800      	cmp	r0, #0
 80051b2:	f73f adbb 	bgt.w	8004d2c <_dtoa_r+0x4b4>
 80051b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051b8:	9d01      	ldr	r5, [sp, #4]
 80051ba:	43db      	mvns	r3, r3
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	f04f 0800 	mov.w	r8, #0
 80051c2:	4631      	mov	r1, r6
 80051c4:	4620      	mov	r0, r4
 80051c6:	f000 f99f 	bl	8005508 <_Bfree>
 80051ca:	2f00      	cmp	r7, #0
 80051cc:	f43f aea4 	beq.w	8004f18 <_dtoa_r+0x6a0>
 80051d0:	f1b8 0f00 	cmp.w	r8, #0
 80051d4:	d005      	beq.n	80051e2 <_dtoa_r+0x96a>
 80051d6:	45b8      	cmp	r8, r7
 80051d8:	d003      	beq.n	80051e2 <_dtoa_r+0x96a>
 80051da:	4641      	mov	r1, r8
 80051dc:	4620      	mov	r0, r4
 80051de:	f000 f993 	bl	8005508 <_Bfree>
 80051e2:	4639      	mov	r1, r7
 80051e4:	4620      	mov	r0, r4
 80051e6:	f000 f98f 	bl	8005508 <_Bfree>
 80051ea:	e695      	b.n	8004f18 <_dtoa_r+0x6a0>
 80051ec:	2600      	movs	r6, #0
 80051ee:	4637      	mov	r7, r6
 80051f0:	e7e1      	b.n	80051b6 <_dtoa_r+0x93e>
 80051f2:	9700      	str	r7, [sp, #0]
 80051f4:	4637      	mov	r7, r6
 80051f6:	e599      	b.n	8004d2c <_dtoa_r+0x4b4>
 80051f8:	40240000 	.word	0x40240000
 80051fc:	9b08      	ldr	r3, [sp, #32]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f000 80ca 	beq.w	8005398 <_dtoa_r+0xb20>
 8005204:	9b03      	ldr	r3, [sp, #12]
 8005206:	9302      	str	r3, [sp, #8]
 8005208:	2d00      	cmp	r5, #0
 800520a:	dd05      	ble.n	8005218 <_dtoa_r+0x9a0>
 800520c:	4639      	mov	r1, r7
 800520e:	462a      	mov	r2, r5
 8005210:	4620      	mov	r0, r4
 8005212:	f000 fb4b 	bl	80058ac <__lshift>
 8005216:	4607      	mov	r7, r0
 8005218:	f1b8 0f00 	cmp.w	r8, #0
 800521c:	d05b      	beq.n	80052d6 <_dtoa_r+0xa5e>
 800521e:	6879      	ldr	r1, [r7, #4]
 8005220:	4620      	mov	r0, r4
 8005222:	f000 f931 	bl	8005488 <_Balloc>
 8005226:	4605      	mov	r5, r0
 8005228:	b928      	cbnz	r0, 8005236 <_dtoa_r+0x9be>
 800522a:	4b87      	ldr	r3, [pc, #540]	; (8005448 <_dtoa_r+0xbd0>)
 800522c:	4602      	mov	r2, r0
 800522e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005232:	f7ff bb3b 	b.w	80048ac <_dtoa_r+0x34>
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	3202      	adds	r2, #2
 800523a:	0092      	lsls	r2, r2, #2
 800523c:	f107 010c 	add.w	r1, r7, #12
 8005240:	300c      	adds	r0, #12
 8005242:	f000 f913 	bl	800546c <memcpy>
 8005246:	2201      	movs	r2, #1
 8005248:	4629      	mov	r1, r5
 800524a:	4620      	mov	r0, r4
 800524c:	f000 fb2e 	bl	80058ac <__lshift>
 8005250:	9b01      	ldr	r3, [sp, #4]
 8005252:	f103 0901 	add.w	r9, r3, #1
 8005256:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800525a:	4413      	add	r3, r2
 800525c:	9305      	str	r3, [sp, #20]
 800525e:	f00a 0301 	and.w	r3, sl, #1
 8005262:	46b8      	mov	r8, r7
 8005264:	9304      	str	r3, [sp, #16]
 8005266:	4607      	mov	r7, r0
 8005268:	4631      	mov	r1, r6
 800526a:	ee18 0a10 	vmov	r0, s16
 800526e:	f7ff fa75 	bl	800475c <quorem>
 8005272:	4641      	mov	r1, r8
 8005274:	9002      	str	r0, [sp, #8]
 8005276:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800527a:	ee18 0a10 	vmov	r0, s16
 800527e:	f000 fb85 	bl	800598c <__mcmp>
 8005282:	463a      	mov	r2, r7
 8005284:	9003      	str	r0, [sp, #12]
 8005286:	4631      	mov	r1, r6
 8005288:	4620      	mov	r0, r4
 800528a:	f000 fb9b 	bl	80059c4 <__mdiff>
 800528e:	68c2      	ldr	r2, [r0, #12]
 8005290:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8005294:	4605      	mov	r5, r0
 8005296:	bb02      	cbnz	r2, 80052da <_dtoa_r+0xa62>
 8005298:	4601      	mov	r1, r0
 800529a:	ee18 0a10 	vmov	r0, s16
 800529e:	f000 fb75 	bl	800598c <__mcmp>
 80052a2:	4602      	mov	r2, r0
 80052a4:	4629      	mov	r1, r5
 80052a6:	4620      	mov	r0, r4
 80052a8:	9207      	str	r2, [sp, #28]
 80052aa:	f000 f92d 	bl	8005508 <_Bfree>
 80052ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80052b2:	ea43 0102 	orr.w	r1, r3, r2
 80052b6:	9b04      	ldr	r3, [sp, #16]
 80052b8:	430b      	orrs	r3, r1
 80052ba:	464d      	mov	r5, r9
 80052bc:	d10f      	bne.n	80052de <_dtoa_r+0xa66>
 80052be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80052c2:	d02a      	beq.n	800531a <_dtoa_r+0xaa2>
 80052c4:	9b03      	ldr	r3, [sp, #12]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	dd02      	ble.n	80052d0 <_dtoa_r+0xa58>
 80052ca:	9b02      	ldr	r3, [sp, #8]
 80052cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80052d0:	f88b a000 	strb.w	sl, [fp]
 80052d4:	e775      	b.n	80051c2 <_dtoa_r+0x94a>
 80052d6:	4638      	mov	r0, r7
 80052d8:	e7ba      	b.n	8005250 <_dtoa_r+0x9d8>
 80052da:	2201      	movs	r2, #1
 80052dc:	e7e2      	b.n	80052a4 <_dtoa_r+0xa2c>
 80052de:	9b03      	ldr	r3, [sp, #12]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	db04      	blt.n	80052ee <_dtoa_r+0xa76>
 80052e4:	9906      	ldr	r1, [sp, #24]
 80052e6:	430b      	orrs	r3, r1
 80052e8:	9904      	ldr	r1, [sp, #16]
 80052ea:	430b      	orrs	r3, r1
 80052ec:	d122      	bne.n	8005334 <_dtoa_r+0xabc>
 80052ee:	2a00      	cmp	r2, #0
 80052f0:	ddee      	ble.n	80052d0 <_dtoa_r+0xa58>
 80052f2:	ee18 1a10 	vmov	r1, s16
 80052f6:	2201      	movs	r2, #1
 80052f8:	4620      	mov	r0, r4
 80052fa:	f000 fad7 	bl	80058ac <__lshift>
 80052fe:	4631      	mov	r1, r6
 8005300:	ee08 0a10 	vmov	s16, r0
 8005304:	f000 fb42 	bl	800598c <__mcmp>
 8005308:	2800      	cmp	r0, #0
 800530a:	dc03      	bgt.n	8005314 <_dtoa_r+0xa9c>
 800530c:	d1e0      	bne.n	80052d0 <_dtoa_r+0xa58>
 800530e:	f01a 0f01 	tst.w	sl, #1
 8005312:	d0dd      	beq.n	80052d0 <_dtoa_r+0xa58>
 8005314:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005318:	d1d7      	bne.n	80052ca <_dtoa_r+0xa52>
 800531a:	2339      	movs	r3, #57	; 0x39
 800531c:	f88b 3000 	strb.w	r3, [fp]
 8005320:	462b      	mov	r3, r5
 8005322:	461d      	mov	r5, r3
 8005324:	3b01      	subs	r3, #1
 8005326:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800532a:	2a39      	cmp	r2, #57	; 0x39
 800532c:	d071      	beq.n	8005412 <_dtoa_r+0xb9a>
 800532e:	3201      	adds	r2, #1
 8005330:	701a      	strb	r2, [r3, #0]
 8005332:	e746      	b.n	80051c2 <_dtoa_r+0x94a>
 8005334:	2a00      	cmp	r2, #0
 8005336:	dd07      	ble.n	8005348 <_dtoa_r+0xad0>
 8005338:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800533c:	d0ed      	beq.n	800531a <_dtoa_r+0xaa2>
 800533e:	f10a 0301 	add.w	r3, sl, #1
 8005342:	f88b 3000 	strb.w	r3, [fp]
 8005346:	e73c      	b.n	80051c2 <_dtoa_r+0x94a>
 8005348:	9b05      	ldr	r3, [sp, #20]
 800534a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800534e:	4599      	cmp	r9, r3
 8005350:	d047      	beq.n	80053e2 <_dtoa_r+0xb6a>
 8005352:	ee18 1a10 	vmov	r1, s16
 8005356:	2300      	movs	r3, #0
 8005358:	220a      	movs	r2, #10
 800535a:	4620      	mov	r0, r4
 800535c:	f000 f8f6 	bl	800554c <__multadd>
 8005360:	45b8      	cmp	r8, r7
 8005362:	ee08 0a10 	vmov	s16, r0
 8005366:	f04f 0300 	mov.w	r3, #0
 800536a:	f04f 020a 	mov.w	r2, #10
 800536e:	4641      	mov	r1, r8
 8005370:	4620      	mov	r0, r4
 8005372:	d106      	bne.n	8005382 <_dtoa_r+0xb0a>
 8005374:	f000 f8ea 	bl	800554c <__multadd>
 8005378:	4680      	mov	r8, r0
 800537a:	4607      	mov	r7, r0
 800537c:	f109 0901 	add.w	r9, r9, #1
 8005380:	e772      	b.n	8005268 <_dtoa_r+0x9f0>
 8005382:	f000 f8e3 	bl	800554c <__multadd>
 8005386:	4639      	mov	r1, r7
 8005388:	4680      	mov	r8, r0
 800538a:	2300      	movs	r3, #0
 800538c:	220a      	movs	r2, #10
 800538e:	4620      	mov	r0, r4
 8005390:	f000 f8dc 	bl	800554c <__multadd>
 8005394:	4607      	mov	r7, r0
 8005396:	e7f1      	b.n	800537c <_dtoa_r+0xb04>
 8005398:	9b03      	ldr	r3, [sp, #12]
 800539a:	9302      	str	r3, [sp, #8]
 800539c:	9d01      	ldr	r5, [sp, #4]
 800539e:	ee18 0a10 	vmov	r0, s16
 80053a2:	4631      	mov	r1, r6
 80053a4:	f7ff f9da 	bl	800475c <quorem>
 80053a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80053ac:	9b01      	ldr	r3, [sp, #4]
 80053ae:	f805 ab01 	strb.w	sl, [r5], #1
 80053b2:	1aea      	subs	r2, r5, r3
 80053b4:	9b02      	ldr	r3, [sp, #8]
 80053b6:	4293      	cmp	r3, r2
 80053b8:	dd09      	ble.n	80053ce <_dtoa_r+0xb56>
 80053ba:	ee18 1a10 	vmov	r1, s16
 80053be:	2300      	movs	r3, #0
 80053c0:	220a      	movs	r2, #10
 80053c2:	4620      	mov	r0, r4
 80053c4:	f000 f8c2 	bl	800554c <__multadd>
 80053c8:	ee08 0a10 	vmov	s16, r0
 80053cc:	e7e7      	b.n	800539e <_dtoa_r+0xb26>
 80053ce:	9b02      	ldr	r3, [sp, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	bfc8      	it	gt
 80053d4:	461d      	movgt	r5, r3
 80053d6:	9b01      	ldr	r3, [sp, #4]
 80053d8:	bfd8      	it	le
 80053da:	2501      	movle	r5, #1
 80053dc:	441d      	add	r5, r3
 80053de:	f04f 0800 	mov.w	r8, #0
 80053e2:	ee18 1a10 	vmov	r1, s16
 80053e6:	2201      	movs	r2, #1
 80053e8:	4620      	mov	r0, r4
 80053ea:	f000 fa5f 	bl	80058ac <__lshift>
 80053ee:	4631      	mov	r1, r6
 80053f0:	ee08 0a10 	vmov	s16, r0
 80053f4:	f000 faca 	bl	800598c <__mcmp>
 80053f8:	2800      	cmp	r0, #0
 80053fa:	dc91      	bgt.n	8005320 <_dtoa_r+0xaa8>
 80053fc:	d102      	bne.n	8005404 <_dtoa_r+0xb8c>
 80053fe:	f01a 0f01 	tst.w	sl, #1
 8005402:	d18d      	bne.n	8005320 <_dtoa_r+0xaa8>
 8005404:	462b      	mov	r3, r5
 8005406:	461d      	mov	r5, r3
 8005408:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800540c:	2a30      	cmp	r2, #48	; 0x30
 800540e:	d0fa      	beq.n	8005406 <_dtoa_r+0xb8e>
 8005410:	e6d7      	b.n	80051c2 <_dtoa_r+0x94a>
 8005412:	9a01      	ldr	r2, [sp, #4]
 8005414:	429a      	cmp	r2, r3
 8005416:	d184      	bne.n	8005322 <_dtoa_r+0xaaa>
 8005418:	9b00      	ldr	r3, [sp, #0]
 800541a:	3301      	adds	r3, #1
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	2331      	movs	r3, #49	; 0x31
 8005420:	7013      	strb	r3, [r2, #0]
 8005422:	e6ce      	b.n	80051c2 <_dtoa_r+0x94a>
 8005424:	4b09      	ldr	r3, [pc, #36]	; (800544c <_dtoa_r+0xbd4>)
 8005426:	f7ff ba95 	b.w	8004954 <_dtoa_r+0xdc>
 800542a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800542c:	2b00      	cmp	r3, #0
 800542e:	f47f aa6e 	bne.w	800490e <_dtoa_r+0x96>
 8005432:	4b07      	ldr	r3, [pc, #28]	; (8005450 <_dtoa_r+0xbd8>)
 8005434:	f7ff ba8e 	b.w	8004954 <_dtoa_r+0xdc>
 8005438:	9b02      	ldr	r3, [sp, #8]
 800543a:	2b00      	cmp	r3, #0
 800543c:	dcae      	bgt.n	800539c <_dtoa_r+0xb24>
 800543e:	9b06      	ldr	r3, [sp, #24]
 8005440:	2b02      	cmp	r3, #2
 8005442:	f73f aea8 	bgt.w	8005196 <_dtoa_r+0x91e>
 8005446:	e7a9      	b.n	800539c <_dtoa_r+0xb24>
 8005448:	08006d23 	.word	0x08006d23
 800544c:	08006c80 	.word	0x08006c80
 8005450:	08006ca4 	.word	0x08006ca4

08005454 <_localeconv_r>:
 8005454:	4800      	ldr	r0, [pc, #0]	; (8005458 <_localeconv_r+0x4>)
 8005456:	4770      	bx	lr
 8005458:	20000164 	.word	0x20000164

0800545c <malloc>:
 800545c:	4b02      	ldr	r3, [pc, #8]	; (8005468 <malloc+0xc>)
 800545e:	4601      	mov	r1, r0
 8005460:	6818      	ldr	r0, [r3, #0]
 8005462:	f000 bc17 	b.w	8005c94 <_malloc_r>
 8005466:	bf00      	nop
 8005468:	20000010 	.word	0x20000010

0800546c <memcpy>:
 800546c:	440a      	add	r2, r1
 800546e:	4291      	cmp	r1, r2
 8005470:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005474:	d100      	bne.n	8005478 <memcpy+0xc>
 8005476:	4770      	bx	lr
 8005478:	b510      	push	{r4, lr}
 800547a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800547e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005482:	4291      	cmp	r1, r2
 8005484:	d1f9      	bne.n	800547a <memcpy+0xe>
 8005486:	bd10      	pop	{r4, pc}

08005488 <_Balloc>:
 8005488:	b570      	push	{r4, r5, r6, lr}
 800548a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800548c:	4604      	mov	r4, r0
 800548e:	460d      	mov	r5, r1
 8005490:	b976      	cbnz	r6, 80054b0 <_Balloc+0x28>
 8005492:	2010      	movs	r0, #16
 8005494:	f7ff ffe2 	bl	800545c <malloc>
 8005498:	4602      	mov	r2, r0
 800549a:	6260      	str	r0, [r4, #36]	; 0x24
 800549c:	b920      	cbnz	r0, 80054a8 <_Balloc+0x20>
 800549e:	4b18      	ldr	r3, [pc, #96]	; (8005500 <_Balloc+0x78>)
 80054a0:	4818      	ldr	r0, [pc, #96]	; (8005504 <_Balloc+0x7c>)
 80054a2:	2166      	movs	r1, #102	; 0x66
 80054a4:	f000 fdd6 	bl	8006054 <__assert_func>
 80054a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80054ac:	6006      	str	r6, [r0, #0]
 80054ae:	60c6      	str	r6, [r0, #12]
 80054b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80054b2:	68f3      	ldr	r3, [r6, #12]
 80054b4:	b183      	cbz	r3, 80054d8 <_Balloc+0x50>
 80054b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80054be:	b9b8      	cbnz	r0, 80054f0 <_Balloc+0x68>
 80054c0:	2101      	movs	r1, #1
 80054c2:	fa01 f605 	lsl.w	r6, r1, r5
 80054c6:	1d72      	adds	r2, r6, #5
 80054c8:	0092      	lsls	r2, r2, #2
 80054ca:	4620      	mov	r0, r4
 80054cc:	f000 fb60 	bl	8005b90 <_calloc_r>
 80054d0:	b160      	cbz	r0, 80054ec <_Balloc+0x64>
 80054d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80054d6:	e00e      	b.n	80054f6 <_Balloc+0x6e>
 80054d8:	2221      	movs	r2, #33	; 0x21
 80054da:	2104      	movs	r1, #4
 80054dc:	4620      	mov	r0, r4
 80054de:	f000 fb57 	bl	8005b90 <_calloc_r>
 80054e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054e4:	60f0      	str	r0, [r6, #12]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1e4      	bne.n	80054b6 <_Balloc+0x2e>
 80054ec:	2000      	movs	r0, #0
 80054ee:	bd70      	pop	{r4, r5, r6, pc}
 80054f0:	6802      	ldr	r2, [r0, #0]
 80054f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80054f6:	2300      	movs	r3, #0
 80054f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80054fc:	e7f7      	b.n	80054ee <_Balloc+0x66>
 80054fe:	bf00      	nop
 8005500:	08006cb1 	.word	0x08006cb1
 8005504:	08006d34 	.word	0x08006d34

08005508 <_Bfree>:
 8005508:	b570      	push	{r4, r5, r6, lr}
 800550a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800550c:	4605      	mov	r5, r0
 800550e:	460c      	mov	r4, r1
 8005510:	b976      	cbnz	r6, 8005530 <_Bfree+0x28>
 8005512:	2010      	movs	r0, #16
 8005514:	f7ff ffa2 	bl	800545c <malloc>
 8005518:	4602      	mov	r2, r0
 800551a:	6268      	str	r0, [r5, #36]	; 0x24
 800551c:	b920      	cbnz	r0, 8005528 <_Bfree+0x20>
 800551e:	4b09      	ldr	r3, [pc, #36]	; (8005544 <_Bfree+0x3c>)
 8005520:	4809      	ldr	r0, [pc, #36]	; (8005548 <_Bfree+0x40>)
 8005522:	218a      	movs	r1, #138	; 0x8a
 8005524:	f000 fd96 	bl	8006054 <__assert_func>
 8005528:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800552c:	6006      	str	r6, [r0, #0]
 800552e:	60c6      	str	r6, [r0, #12]
 8005530:	b13c      	cbz	r4, 8005542 <_Bfree+0x3a>
 8005532:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005534:	6862      	ldr	r2, [r4, #4]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800553c:	6021      	str	r1, [r4, #0]
 800553e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005542:	bd70      	pop	{r4, r5, r6, pc}
 8005544:	08006cb1 	.word	0x08006cb1
 8005548:	08006d34 	.word	0x08006d34

0800554c <__multadd>:
 800554c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005550:	690d      	ldr	r5, [r1, #16]
 8005552:	4607      	mov	r7, r0
 8005554:	460c      	mov	r4, r1
 8005556:	461e      	mov	r6, r3
 8005558:	f101 0c14 	add.w	ip, r1, #20
 800555c:	2000      	movs	r0, #0
 800555e:	f8dc 3000 	ldr.w	r3, [ip]
 8005562:	b299      	uxth	r1, r3
 8005564:	fb02 6101 	mla	r1, r2, r1, r6
 8005568:	0c1e      	lsrs	r6, r3, #16
 800556a:	0c0b      	lsrs	r3, r1, #16
 800556c:	fb02 3306 	mla	r3, r2, r6, r3
 8005570:	b289      	uxth	r1, r1
 8005572:	3001      	adds	r0, #1
 8005574:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005578:	4285      	cmp	r5, r0
 800557a:	f84c 1b04 	str.w	r1, [ip], #4
 800557e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005582:	dcec      	bgt.n	800555e <__multadd+0x12>
 8005584:	b30e      	cbz	r6, 80055ca <__multadd+0x7e>
 8005586:	68a3      	ldr	r3, [r4, #8]
 8005588:	42ab      	cmp	r3, r5
 800558a:	dc19      	bgt.n	80055c0 <__multadd+0x74>
 800558c:	6861      	ldr	r1, [r4, #4]
 800558e:	4638      	mov	r0, r7
 8005590:	3101      	adds	r1, #1
 8005592:	f7ff ff79 	bl	8005488 <_Balloc>
 8005596:	4680      	mov	r8, r0
 8005598:	b928      	cbnz	r0, 80055a6 <__multadd+0x5a>
 800559a:	4602      	mov	r2, r0
 800559c:	4b0c      	ldr	r3, [pc, #48]	; (80055d0 <__multadd+0x84>)
 800559e:	480d      	ldr	r0, [pc, #52]	; (80055d4 <__multadd+0x88>)
 80055a0:	21b5      	movs	r1, #181	; 0xb5
 80055a2:	f000 fd57 	bl	8006054 <__assert_func>
 80055a6:	6922      	ldr	r2, [r4, #16]
 80055a8:	3202      	adds	r2, #2
 80055aa:	f104 010c 	add.w	r1, r4, #12
 80055ae:	0092      	lsls	r2, r2, #2
 80055b0:	300c      	adds	r0, #12
 80055b2:	f7ff ff5b 	bl	800546c <memcpy>
 80055b6:	4621      	mov	r1, r4
 80055b8:	4638      	mov	r0, r7
 80055ba:	f7ff ffa5 	bl	8005508 <_Bfree>
 80055be:	4644      	mov	r4, r8
 80055c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80055c4:	3501      	adds	r5, #1
 80055c6:	615e      	str	r6, [r3, #20]
 80055c8:	6125      	str	r5, [r4, #16]
 80055ca:	4620      	mov	r0, r4
 80055cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055d0:	08006d23 	.word	0x08006d23
 80055d4:	08006d34 	.word	0x08006d34

080055d8 <__hi0bits>:
 80055d8:	0c03      	lsrs	r3, r0, #16
 80055da:	041b      	lsls	r3, r3, #16
 80055dc:	b9d3      	cbnz	r3, 8005614 <__hi0bits+0x3c>
 80055de:	0400      	lsls	r0, r0, #16
 80055e0:	2310      	movs	r3, #16
 80055e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80055e6:	bf04      	itt	eq
 80055e8:	0200      	lsleq	r0, r0, #8
 80055ea:	3308      	addeq	r3, #8
 80055ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80055f0:	bf04      	itt	eq
 80055f2:	0100      	lsleq	r0, r0, #4
 80055f4:	3304      	addeq	r3, #4
 80055f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80055fa:	bf04      	itt	eq
 80055fc:	0080      	lsleq	r0, r0, #2
 80055fe:	3302      	addeq	r3, #2
 8005600:	2800      	cmp	r0, #0
 8005602:	db05      	blt.n	8005610 <__hi0bits+0x38>
 8005604:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005608:	f103 0301 	add.w	r3, r3, #1
 800560c:	bf08      	it	eq
 800560e:	2320      	moveq	r3, #32
 8005610:	4618      	mov	r0, r3
 8005612:	4770      	bx	lr
 8005614:	2300      	movs	r3, #0
 8005616:	e7e4      	b.n	80055e2 <__hi0bits+0xa>

08005618 <__lo0bits>:
 8005618:	6803      	ldr	r3, [r0, #0]
 800561a:	f013 0207 	ands.w	r2, r3, #7
 800561e:	4601      	mov	r1, r0
 8005620:	d00b      	beq.n	800563a <__lo0bits+0x22>
 8005622:	07da      	lsls	r2, r3, #31
 8005624:	d423      	bmi.n	800566e <__lo0bits+0x56>
 8005626:	0798      	lsls	r0, r3, #30
 8005628:	bf49      	itett	mi
 800562a:	085b      	lsrmi	r3, r3, #1
 800562c:	089b      	lsrpl	r3, r3, #2
 800562e:	2001      	movmi	r0, #1
 8005630:	600b      	strmi	r3, [r1, #0]
 8005632:	bf5c      	itt	pl
 8005634:	600b      	strpl	r3, [r1, #0]
 8005636:	2002      	movpl	r0, #2
 8005638:	4770      	bx	lr
 800563a:	b298      	uxth	r0, r3
 800563c:	b9a8      	cbnz	r0, 800566a <__lo0bits+0x52>
 800563e:	0c1b      	lsrs	r3, r3, #16
 8005640:	2010      	movs	r0, #16
 8005642:	b2da      	uxtb	r2, r3
 8005644:	b90a      	cbnz	r2, 800564a <__lo0bits+0x32>
 8005646:	3008      	adds	r0, #8
 8005648:	0a1b      	lsrs	r3, r3, #8
 800564a:	071a      	lsls	r2, r3, #28
 800564c:	bf04      	itt	eq
 800564e:	091b      	lsreq	r3, r3, #4
 8005650:	3004      	addeq	r0, #4
 8005652:	079a      	lsls	r2, r3, #30
 8005654:	bf04      	itt	eq
 8005656:	089b      	lsreq	r3, r3, #2
 8005658:	3002      	addeq	r0, #2
 800565a:	07da      	lsls	r2, r3, #31
 800565c:	d403      	bmi.n	8005666 <__lo0bits+0x4e>
 800565e:	085b      	lsrs	r3, r3, #1
 8005660:	f100 0001 	add.w	r0, r0, #1
 8005664:	d005      	beq.n	8005672 <__lo0bits+0x5a>
 8005666:	600b      	str	r3, [r1, #0]
 8005668:	4770      	bx	lr
 800566a:	4610      	mov	r0, r2
 800566c:	e7e9      	b.n	8005642 <__lo0bits+0x2a>
 800566e:	2000      	movs	r0, #0
 8005670:	4770      	bx	lr
 8005672:	2020      	movs	r0, #32
 8005674:	4770      	bx	lr
	...

08005678 <__i2b>:
 8005678:	b510      	push	{r4, lr}
 800567a:	460c      	mov	r4, r1
 800567c:	2101      	movs	r1, #1
 800567e:	f7ff ff03 	bl	8005488 <_Balloc>
 8005682:	4602      	mov	r2, r0
 8005684:	b928      	cbnz	r0, 8005692 <__i2b+0x1a>
 8005686:	4b05      	ldr	r3, [pc, #20]	; (800569c <__i2b+0x24>)
 8005688:	4805      	ldr	r0, [pc, #20]	; (80056a0 <__i2b+0x28>)
 800568a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800568e:	f000 fce1 	bl	8006054 <__assert_func>
 8005692:	2301      	movs	r3, #1
 8005694:	6144      	str	r4, [r0, #20]
 8005696:	6103      	str	r3, [r0, #16]
 8005698:	bd10      	pop	{r4, pc}
 800569a:	bf00      	nop
 800569c:	08006d23 	.word	0x08006d23
 80056a0:	08006d34 	.word	0x08006d34

080056a4 <__multiply>:
 80056a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a8:	4691      	mov	r9, r2
 80056aa:	690a      	ldr	r2, [r1, #16]
 80056ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	bfb8      	it	lt
 80056b4:	460b      	movlt	r3, r1
 80056b6:	460c      	mov	r4, r1
 80056b8:	bfbc      	itt	lt
 80056ba:	464c      	movlt	r4, r9
 80056bc:	4699      	movlt	r9, r3
 80056be:	6927      	ldr	r7, [r4, #16]
 80056c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80056c4:	68a3      	ldr	r3, [r4, #8]
 80056c6:	6861      	ldr	r1, [r4, #4]
 80056c8:	eb07 060a 	add.w	r6, r7, sl
 80056cc:	42b3      	cmp	r3, r6
 80056ce:	b085      	sub	sp, #20
 80056d0:	bfb8      	it	lt
 80056d2:	3101      	addlt	r1, #1
 80056d4:	f7ff fed8 	bl	8005488 <_Balloc>
 80056d8:	b930      	cbnz	r0, 80056e8 <__multiply+0x44>
 80056da:	4602      	mov	r2, r0
 80056dc:	4b44      	ldr	r3, [pc, #272]	; (80057f0 <__multiply+0x14c>)
 80056de:	4845      	ldr	r0, [pc, #276]	; (80057f4 <__multiply+0x150>)
 80056e0:	f240 115d 	movw	r1, #349	; 0x15d
 80056e4:	f000 fcb6 	bl	8006054 <__assert_func>
 80056e8:	f100 0514 	add.w	r5, r0, #20
 80056ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80056f0:	462b      	mov	r3, r5
 80056f2:	2200      	movs	r2, #0
 80056f4:	4543      	cmp	r3, r8
 80056f6:	d321      	bcc.n	800573c <__multiply+0x98>
 80056f8:	f104 0314 	add.w	r3, r4, #20
 80056fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005700:	f109 0314 	add.w	r3, r9, #20
 8005704:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005708:	9202      	str	r2, [sp, #8]
 800570a:	1b3a      	subs	r2, r7, r4
 800570c:	3a15      	subs	r2, #21
 800570e:	f022 0203 	bic.w	r2, r2, #3
 8005712:	3204      	adds	r2, #4
 8005714:	f104 0115 	add.w	r1, r4, #21
 8005718:	428f      	cmp	r7, r1
 800571a:	bf38      	it	cc
 800571c:	2204      	movcc	r2, #4
 800571e:	9201      	str	r2, [sp, #4]
 8005720:	9a02      	ldr	r2, [sp, #8]
 8005722:	9303      	str	r3, [sp, #12]
 8005724:	429a      	cmp	r2, r3
 8005726:	d80c      	bhi.n	8005742 <__multiply+0x9e>
 8005728:	2e00      	cmp	r6, #0
 800572a:	dd03      	ble.n	8005734 <__multiply+0x90>
 800572c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005730:	2b00      	cmp	r3, #0
 8005732:	d05a      	beq.n	80057ea <__multiply+0x146>
 8005734:	6106      	str	r6, [r0, #16]
 8005736:	b005      	add	sp, #20
 8005738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800573c:	f843 2b04 	str.w	r2, [r3], #4
 8005740:	e7d8      	b.n	80056f4 <__multiply+0x50>
 8005742:	f8b3 a000 	ldrh.w	sl, [r3]
 8005746:	f1ba 0f00 	cmp.w	sl, #0
 800574a:	d024      	beq.n	8005796 <__multiply+0xf2>
 800574c:	f104 0e14 	add.w	lr, r4, #20
 8005750:	46a9      	mov	r9, r5
 8005752:	f04f 0c00 	mov.w	ip, #0
 8005756:	f85e 2b04 	ldr.w	r2, [lr], #4
 800575a:	f8d9 1000 	ldr.w	r1, [r9]
 800575e:	fa1f fb82 	uxth.w	fp, r2
 8005762:	b289      	uxth	r1, r1
 8005764:	fb0a 110b 	mla	r1, sl, fp, r1
 8005768:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800576c:	f8d9 2000 	ldr.w	r2, [r9]
 8005770:	4461      	add	r1, ip
 8005772:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005776:	fb0a c20b 	mla	r2, sl, fp, ip
 800577a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800577e:	b289      	uxth	r1, r1
 8005780:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005784:	4577      	cmp	r7, lr
 8005786:	f849 1b04 	str.w	r1, [r9], #4
 800578a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800578e:	d8e2      	bhi.n	8005756 <__multiply+0xb2>
 8005790:	9a01      	ldr	r2, [sp, #4]
 8005792:	f845 c002 	str.w	ip, [r5, r2]
 8005796:	9a03      	ldr	r2, [sp, #12]
 8005798:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800579c:	3304      	adds	r3, #4
 800579e:	f1b9 0f00 	cmp.w	r9, #0
 80057a2:	d020      	beq.n	80057e6 <__multiply+0x142>
 80057a4:	6829      	ldr	r1, [r5, #0]
 80057a6:	f104 0c14 	add.w	ip, r4, #20
 80057aa:	46ae      	mov	lr, r5
 80057ac:	f04f 0a00 	mov.w	sl, #0
 80057b0:	f8bc b000 	ldrh.w	fp, [ip]
 80057b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80057b8:	fb09 220b 	mla	r2, r9, fp, r2
 80057bc:	4492      	add	sl, r2
 80057be:	b289      	uxth	r1, r1
 80057c0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80057c4:	f84e 1b04 	str.w	r1, [lr], #4
 80057c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80057cc:	f8be 1000 	ldrh.w	r1, [lr]
 80057d0:	0c12      	lsrs	r2, r2, #16
 80057d2:	fb09 1102 	mla	r1, r9, r2, r1
 80057d6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80057da:	4567      	cmp	r7, ip
 80057dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80057e0:	d8e6      	bhi.n	80057b0 <__multiply+0x10c>
 80057e2:	9a01      	ldr	r2, [sp, #4]
 80057e4:	50a9      	str	r1, [r5, r2]
 80057e6:	3504      	adds	r5, #4
 80057e8:	e79a      	b.n	8005720 <__multiply+0x7c>
 80057ea:	3e01      	subs	r6, #1
 80057ec:	e79c      	b.n	8005728 <__multiply+0x84>
 80057ee:	bf00      	nop
 80057f0:	08006d23 	.word	0x08006d23
 80057f4:	08006d34 	.word	0x08006d34

080057f8 <__pow5mult>:
 80057f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057fc:	4615      	mov	r5, r2
 80057fe:	f012 0203 	ands.w	r2, r2, #3
 8005802:	4606      	mov	r6, r0
 8005804:	460f      	mov	r7, r1
 8005806:	d007      	beq.n	8005818 <__pow5mult+0x20>
 8005808:	4c25      	ldr	r4, [pc, #148]	; (80058a0 <__pow5mult+0xa8>)
 800580a:	3a01      	subs	r2, #1
 800580c:	2300      	movs	r3, #0
 800580e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005812:	f7ff fe9b 	bl	800554c <__multadd>
 8005816:	4607      	mov	r7, r0
 8005818:	10ad      	asrs	r5, r5, #2
 800581a:	d03d      	beq.n	8005898 <__pow5mult+0xa0>
 800581c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800581e:	b97c      	cbnz	r4, 8005840 <__pow5mult+0x48>
 8005820:	2010      	movs	r0, #16
 8005822:	f7ff fe1b 	bl	800545c <malloc>
 8005826:	4602      	mov	r2, r0
 8005828:	6270      	str	r0, [r6, #36]	; 0x24
 800582a:	b928      	cbnz	r0, 8005838 <__pow5mult+0x40>
 800582c:	4b1d      	ldr	r3, [pc, #116]	; (80058a4 <__pow5mult+0xac>)
 800582e:	481e      	ldr	r0, [pc, #120]	; (80058a8 <__pow5mult+0xb0>)
 8005830:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005834:	f000 fc0e 	bl	8006054 <__assert_func>
 8005838:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800583c:	6004      	str	r4, [r0, #0]
 800583e:	60c4      	str	r4, [r0, #12]
 8005840:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005844:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005848:	b94c      	cbnz	r4, 800585e <__pow5mult+0x66>
 800584a:	f240 2171 	movw	r1, #625	; 0x271
 800584e:	4630      	mov	r0, r6
 8005850:	f7ff ff12 	bl	8005678 <__i2b>
 8005854:	2300      	movs	r3, #0
 8005856:	f8c8 0008 	str.w	r0, [r8, #8]
 800585a:	4604      	mov	r4, r0
 800585c:	6003      	str	r3, [r0, #0]
 800585e:	f04f 0900 	mov.w	r9, #0
 8005862:	07eb      	lsls	r3, r5, #31
 8005864:	d50a      	bpl.n	800587c <__pow5mult+0x84>
 8005866:	4639      	mov	r1, r7
 8005868:	4622      	mov	r2, r4
 800586a:	4630      	mov	r0, r6
 800586c:	f7ff ff1a 	bl	80056a4 <__multiply>
 8005870:	4639      	mov	r1, r7
 8005872:	4680      	mov	r8, r0
 8005874:	4630      	mov	r0, r6
 8005876:	f7ff fe47 	bl	8005508 <_Bfree>
 800587a:	4647      	mov	r7, r8
 800587c:	106d      	asrs	r5, r5, #1
 800587e:	d00b      	beq.n	8005898 <__pow5mult+0xa0>
 8005880:	6820      	ldr	r0, [r4, #0]
 8005882:	b938      	cbnz	r0, 8005894 <__pow5mult+0x9c>
 8005884:	4622      	mov	r2, r4
 8005886:	4621      	mov	r1, r4
 8005888:	4630      	mov	r0, r6
 800588a:	f7ff ff0b 	bl	80056a4 <__multiply>
 800588e:	6020      	str	r0, [r4, #0]
 8005890:	f8c0 9000 	str.w	r9, [r0]
 8005894:	4604      	mov	r4, r0
 8005896:	e7e4      	b.n	8005862 <__pow5mult+0x6a>
 8005898:	4638      	mov	r0, r7
 800589a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800589e:	bf00      	nop
 80058a0:	08006e80 	.word	0x08006e80
 80058a4:	08006cb1 	.word	0x08006cb1
 80058a8:	08006d34 	.word	0x08006d34

080058ac <__lshift>:
 80058ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058b0:	460c      	mov	r4, r1
 80058b2:	6849      	ldr	r1, [r1, #4]
 80058b4:	6923      	ldr	r3, [r4, #16]
 80058b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80058ba:	68a3      	ldr	r3, [r4, #8]
 80058bc:	4607      	mov	r7, r0
 80058be:	4691      	mov	r9, r2
 80058c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80058c4:	f108 0601 	add.w	r6, r8, #1
 80058c8:	42b3      	cmp	r3, r6
 80058ca:	db0b      	blt.n	80058e4 <__lshift+0x38>
 80058cc:	4638      	mov	r0, r7
 80058ce:	f7ff fddb 	bl	8005488 <_Balloc>
 80058d2:	4605      	mov	r5, r0
 80058d4:	b948      	cbnz	r0, 80058ea <__lshift+0x3e>
 80058d6:	4602      	mov	r2, r0
 80058d8:	4b2a      	ldr	r3, [pc, #168]	; (8005984 <__lshift+0xd8>)
 80058da:	482b      	ldr	r0, [pc, #172]	; (8005988 <__lshift+0xdc>)
 80058dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80058e0:	f000 fbb8 	bl	8006054 <__assert_func>
 80058e4:	3101      	adds	r1, #1
 80058e6:	005b      	lsls	r3, r3, #1
 80058e8:	e7ee      	b.n	80058c8 <__lshift+0x1c>
 80058ea:	2300      	movs	r3, #0
 80058ec:	f100 0114 	add.w	r1, r0, #20
 80058f0:	f100 0210 	add.w	r2, r0, #16
 80058f4:	4618      	mov	r0, r3
 80058f6:	4553      	cmp	r3, sl
 80058f8:	db37      	blt.n	800596a <__lshift+0xbe>
 80058fa:	6920      	ldr	r0, [r4, #16]
 80058fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005900:	f104 0314 	add.w	r3, r4, #20
 8005904:	f019 091f 	ands.w	r9, r9, #31
 8005908:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800590c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005910:	d02f      	beq.n	8005972 <__lshift+0xc6>
 8005912:	f1c9 0e20 	rsb	lr, r9, #32
 8005916:	468a      	mov	sl, r1
 8005918:	f04f 0c00 	mov.w	ip, #0
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	fa02 f209 	lsl.w	r2, r2, r9
 8005922:	ea42 020c 	orr.w	r2, r2, ip
 8005926:	f84a 2b04 	str.w	r2, [sl], #4
 800592a:	f853 2b04 	ldr.w	r2, [r3], #4
 800592e:	4298      	cmp	r0, r3
 8005930:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005934:	d8f2      	bhi.n	800591c <__lshift+0x70>
 8005936:	1b03      	subs	r3, r0, r4
 8005938:	3b15      	subs	r3, #21
 800593a:	f023 0303 	bic.w	r3, r3, #3
 800593e:	3304      	adds	r3, #4
 8005940:	f104 0215 	add.w	r2, r4, #21
 8005944:	4290      	cmp	r0, r2
 8005946:	bf38      	it	cc
 8005948:	2304      	movcc	r3, #4
 800594a:	f841 c003 	str.w	ip, [r1, r3]
 800594e:	f1bc 0f00 	cmp.w	ip, #0
 8005952:	d001      	beq.n	8005958 <__lshift+0xac>
 8005954:	f108 0602 	add.w	r6, r8, #2
 8005958:	3e01      	subs	r6, #1
 800595a:	4638      	mov	r0, r7
 800595c:	612e      	str	r6, [r5, #16]
 800595e:	4621      	mov	r1, r4
 8005960:	f7ff fdd2 	bl	8005508 <_Bfree>
 8005964:	4628      	mov	r0, r5
 8005966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800596a:	f842 0f04 	str.w	r0, [r2, #4]!
 800596e:	3301      	adds	r3, #1
 8005970:	e7c1      	b.n	80058f6 <__lshift+0x4a>
 8005972:	3904      	subs	r1, #4
 8005974:	f853 2b04 	ldr.w	r2, [r3], #4
 8005978:	f841 2f04 	str.w	r2, [r1, #4]!
 800597c:	4298      	cmp	r0, r3
 800597e:	d8f9      	bhi.n	8005974 <__lshift+0xc8>
 8005980:	e7ea      	b.n	8005958 <__lshift+0xac>
 8005982:	bf00      	nop
 8005984:	08006d23 	.word	0x08006d23
 8005988:	08006d34 	.word	0x08006d34

0800598c <__mcmp>:
 800598c:	b530      	push	{r4, r5, lr}
 800598e:	6902      	ldr	r2, [r0, #16]
 8005990:	690c      	ldr	r4, [r1, #16]
 8005992:	1b12      	subs	r2, r2, r4
 8005994:	d10e      	bne.n	80059b4 <__mcmp+0x28>
 8005996:	f100 0314 	add.w	r3, r0, #20
 800599a:	3114      	adds	r1, #20
 800599c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80059a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80059a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80059a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80059ac:	42a5      	cmp	r5, r4
 80059ae:	d003      	beq.n	80059b8 <__mcmp+0x2c>
 80059b0:	d305      	bcc.n	80059be <__mcmp+0x32>
 80059b2:	2201      	movs	r2, #1
 80059b4:	4610      	mov	r0, r2
 80059b6:	bd30      	pop	{r4, r5, pc}
 80059b8:	4283      	cmp	r3, r0
 80059ba:	d3f3      	bcc.n	80059a4 <__mcmp+0x18>
 80059bc:	e7fa      	b.n	80059b4 <__mcmp+0x28>
 80059be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80059c2:	e7f7      	b.n	80059b4 <__mcmp+0x28>

080059c4 <__mdiff>:
 80059c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c8:	460c      	mov	r4, r1
 80059ca:	4606      	mov	r6, r0
 80059cc:	4611      	mov	r1, r2
 80059ce:	4620      	mov	r0, r4
 80059d0:	4690      	mov	r8, r2
 80059d2:	f7ff ffdb 	bl	800598c <__mcmp>
 80059d6:	1e05      	subs	r5, r0, #0
 80059d8:	d110      	bne.n	80059fc <__mdiff+0x38>
 80059da:	4629      	mov	r1, r5
 80059dc:	4630      	mov	r0, r6
 80059de:	f7ff fd53 	bl	8005488 <_Balloc>
 80059e2:	b930      	cbnz	r0, 80059f2 <__mdiff+0x2e>
 80059e4:	4b3a      	ldr	r3, [pc, #232]	; (8005ad0 <__mdiff+0x10c>)
 80059e6:	4602      	mov	r2, r0
 80059e8:	f240 2132 	movw	r1, #562	; 0x232
 80059ec:	4839      	ldr	r0, [pc, #228]	; (8005ad4 <__mdiff+0x110>)
 80059ee:	f000 fb31 	bl	8006054 <__assert_func>
 80059f2:	2301      	movs	r3, #1
 80059f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80059f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059fc:	bfa4      	itt	ge
 80059fe:	4643      	movge	r3, r8
 8005a00:	46a0      	movge	r8, r4
 8005a02:	4630      	mov	r0, r6
 8005a04:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005a08:	bfa6      	itte	ge
 8005a0a:	461c      	movge	r4, r3
 8005a0c:	2500      	movge	r5, #0
 8005a0e:	2501      	movlt	r5, #1
 8005a10:	f7ff fd3a 	bl	8005488 <_Balloc>
 8005a14:	b920      	cbnz	r0, 8005a20 <__mdiff+0x5c>
 8005a16:	4b2e      	ldr	r3, [pc, #184]	; (8005ad0 <__mdiff+0x10c>)
 8005a18:	4602      	mov	r2, r0
 8005a1a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005a1e:	e7e5      	b.n	80059ec <__mdiff+0x28>
 8005a20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005a24:	6926      	ldr	r6, [r4, #16]
 8005a26:	60c5      	str	r5, [r0, #12]
 8005a28:	f104 0914 	add.w	r9, r4, #20
 8005a2c:	f108 0514 	add.w	r5, r8, #20
 8005a30:	f100 0e14 	add.w	lr, r0, #20
 8005a34:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005a38:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005a3c:	f108 0210 	add.w	r2, r8, #16
 8005a40:	46f2      	mov	sl, lr
 8005a42:	2100      	movs	r1, #0
 8005a44:	f859 3b04 	ldr.w	r3, [r9], #4
 8005a48:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005a4c:	fa1f f883 	uxth.w	r8, r3
 8005a50:	fa11 f18b 	uxtah	r1, r1, fp
 8005a54:	0c1b      	lsrs	r3, r3, #16
 8005a56:	eba1 0808 	sub.w	r8, r1, r8
 8005a5a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005a5e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005a62:	fa1f f888 	uxth.w	r8, r8
 8005a66:	1419      	asrs	r1, r3, #16
 8005a68:	454e      	cmp	r6, r9
 8005a6a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005a6e:	f84a 3b04 	str.w	r3, [sl], #4
 8005a72:	d8e7      	bhi.n	8005a44 <__mdiff+0x80>
 8005a74:	1b33      	subs	r3, r6, r4
 8005a76:	3b15      	subs	r3, #21
 8005a78:	f023 0303 	bic.w	r3, r3, #3
 8005a7c:	3304      	adds	r3, #4
 8005a7e:	3415      	adds	r4, #21
 8005a80:	42a6      	cmp	r6, r4
 8005a82:	bf38      	it	cc
 8005a84:	2304      	movcc	r3, #4
 8005a86:	441d      	add	r5, r3
 8005a88:	4473      	add	r3, lr
 8005a8a:	469e      	mov	lr, r3
 8005a8c:	462e      	mov	r6, r5
 8005a8e:	4566      	cmp	r6, ip
 8005a90:	d30e      	bcc.n	8005ab0 <__mdiff+0xec>
 8005a92:	f10c 0203 	add.w	r2, ip, #3
 8005a96:	1b52      	subs	r2, r2, r5
 8005a98:	f022 0203 	bic.w	r2, r2, #3
 8005a9c:	3d03      	subs	r5, #3
 8005a9e:	45ac      	cmp	ip, r5
 8005aa0:	bf38      	it	cc
 8005aa2:	2200      	movcc	r2, #0
 8005aa4:	441a      	add	r2, r3
 8005aa6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005aaa:	b17b      	cbz	r3, 8005acc <__mdiff+0x108>
 8005aac:	6107      	str	r7, [r0, #16]
 8005aae:	e7a3      	b.n	80059f8 <__mdiff+0x34>
 8005ab0:	f856 8b04 	ldr.w	r8, [r6], #4
 8005ab4:	fa11 f288 	uxtah	r2, r1, r8
 8005ab8:	1414      	asrs	r4, r2, #16
 8005aba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005abe:	b292      	uxth	r2, r2
 8005ac0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005ac4:	f84e 2b04 	str.w	r2, [lr], #4
 8005ac8:	1421      	asrs	r1, r4, #16
 8005aca:	e7e0      	b.n	8005a8e <__mdiff+0xca>
 8005acc:	3f01      	subs	r7, #1
 8005ace:	e7ea      	b.n	8005aa6 <__mdiff+0xe2>
 8005ad0:	08006d23 	.word	0x08006d23
 8005ad4:	08006d34 	.word	0x08006d34

08005ad8 <__d2b>:
 8005ad8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005adc:	4689      	mov	r9, r1
 8005ade:	2101      	movs	r1, #1
 8005ae0:	ec57 6b10 	vmov	r6, r7, d0
 8005ae4:	4690      	mov	r8, r2
 8005ae6:	f7ff fccf 	bl	8005488 <_Balloc>
 8005aea:	4604      	mov	r4, r0
 8005aec:	b930      	cbnz	r0, 8005afc <__d2b+0x24>
 8005aee:	4602      	mov	r2, r0
 8005af0:	4b25      	ldr	r3, [pc, #148]	; (8005b88 <__d2b+0xb0>)
 8005af2:	4826      	ldr	r0, [pc, #152]	; (8005b8c <__d2b+0xb4>)
 8005af4:	f240 310a 	movw	r1, #778	; 0x30a
 8005af8:	f000 faac 	bl	8006054 <__assert_func>
 8005afc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005b00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005b04:	bb35      	cbnz	r5, 8005b54 <__d2b+0x7c>
 8005b06:	2e00      	cmp	r6, #0
 8005b08:	9301      	str	r3, [sp, #4]
 8005b0a:	d028      	beq.n	8005b5e <__d2b+0x86>
 8005b0c:	4668      	mov	r0, sp
 8005b0e:	9600      	str	r6, [sp, #0]
 8005b10:	f7ff fd82 	bl	8005618 <__lo0bits>
 8005b14:	9900      	ldr	r1, [sp, #0]
 8005b16:	b300      	cbz	r0, 8005b5a <__d2b+0x82>
 8005b18:	9a01      	ldr	r2, [sp, #4]
 8005b1a:	f1c0 0320 	rsb	r3, r0, #32
 8005b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b22:	430b      	orrs	r3, r1
 8005b24:	40c2      	lsrs	r2, r0
 8005b26:	6163      	str	r3, [r4, #20]
 8005b28:	9201      	str	r2, [sp, #4]
 8005b2a:	9b01      	ldr	r3, [sp, #4]
 8005b2c:	61a3      	str	r3, [r4, #24]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	bf14      	ite	ne
 8005b32:	2202      	movne	r2, #2
 8005b34:	2201      	moveq	r2, #1
 8005b36:	6122      	str	r2, [r4, #16]
 8005b38:	b1d5      	cbz	r5, 8005b70 <__d2b+0x98>
 8005b3a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005b3e:	4405      	add	r5, r0
 8005b40:	f8c9 5000 	str.w	r5, [r9]
 8005b44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b48:	f8c8 0000 	str.w	r0, [r8]
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	b003      	add	sp, #12
 8005b50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b58:	e7d5      	b.n	8005b06 <__d2b+0x2e>
 8005b5a:	6161      	str	r1, [r4, #20]
 8005b5c:	e7e5      	b.n	8005b2a <__d2b+0x52>
 8005b5e:	a801      	add	r0, sp, #4
 8005b60:	f7ff fd5a 	bl	8005618 <__lo0bits>
 8005b64:	9b01      	ldr	r3, [sp, #4]
 8005b66:	6163      	str	r3, [r4, #20]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	6122      	str	r2, [r4, #16]
 8005b6c:	3020      	adds	r0, #32
 8005b6e:	e7e3      	b.n	8005b38 <__d2b+0x60>
 8005b70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005b74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005b78:	f8c9 0000 	str.w	r0, [r9]
 8005b7c:	6918      	ldr	r0, [r3, #16]
 8005b7e:	f7ff fd2b 	bl	80055d8 <__hi0bits>
 8005b82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005b86:	e7df      	b.n	8005b48 <__d2b+0x70>
 8005b88:	08006d23 	.word	0x08006d23
 8005b8c:	08006d34 	.word	0x08006d34

08005b90 <_calloc_r>:
 8005b90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b92:	fba1 2402 	umull	r2, r4, r1, r2
 8005b96:	b94c      	cbnz	r4, 8005bac <_calloc_r+0x1c>
 8005b98:	4611      	mov	r1, r2
 8005b9a:	9201      	str	r2, [sp, #4]
 8005b9c:	f000 f87a 	bl	8005c94 <_malloc_r>
 8005ba0:	9a01      	ldr	r2, [sp, #4]
 8005ba2:	4605      	mov	r5, r0
 8005ba4:	b930      	cbnz	r0, 8005bb4 <_calloc_r+0x24>
 8005ba6:	4628      	mov	r0, r5
 8005ba8:	b003      	add	sp, #12
 8005baa:	bd30      	pop	{r4, r5, pc}
 8005bac:	220c      	movs	r2, #12
 8005bae:	6002      	str	r2, [r0, #0]
 8005bb0:	2500      	movs	r5, #0
 8005bb2:	e7f8      	b.n	8005ba6 <_calloc_r+0x16>
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	f7fe f93f 	bl	8003e38 <memset>
 8005bba:	e7f4      	b.n	8005ba6 <_calloc_r+0x16>

08005bbc <_free_r>:
 8005bbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bbe:	2900      	cmp	r1, #0
 8005bc0:	d044      	beq.n	8005c4c <_free_r+0x90>
 8005bc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bc6:	9001      	str	r0, [sp, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f1a1 0404 	sub.w	r4, r1, #4
 8005bce:	bfb8      	it	lt
 8005bd0:	18e4      	addlt	r4, r4, r3
 8005bd2:	f000 fa9b 	bl	800610c <__malloc_lock>
 8005bd6:	4a1e      	ldr	r2, [pc, #120]	; (8005c50 <_free_r+0x94>)
 8005bd8:	9801      	ldr	r0, [sp, #4]
 8005bda:	6813      	ldr	r3, [r2, #0]
 8005bdc:	b933      	cbnz	r3, 8005bec <_free_r+0x30>
 8005bde:	6063      	str	r3, [r4, #4]
 8005be0:	6014      	str	r4, [r2, #0]
 8005be2:	b003      	add	sp, #12
 8005be4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005be8:	f000 ba96 	b.w	8006118 <__malloc_unlock>
 8005bec:	42a3      	cmp	r3, r4
 8005bee:	d908      	bls.n	8005c02 <_free_r+0x46>
 8005bf0:	6825      	ldr	r5, [r4, #0]
 8005bf2:	1961      	adds	r1, r4, r5
 8005bf4:	428b      	cmp	r3, r1
 8005bf6:	bf01      	itttt	eq
 8005bf8:	6819      	ldreq	r1, [r3, #0]
 8005bfa:	685b      	ldreq	r3, [r3, #4]
 8005bfc:	1949      	addeq	r1, r1, r5
 8005bfe:	6021      	streq	r1, [r4, #0]
 8005c00:	e7ed      	b.n	8005bde <_free_r+0x22>
 8005c02:	461a      	mov	r2, r3
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	b10b      	cbz	r3, 8005c0c <_free_r+0x50>
 8005c08:	42a3      	cmp	r3, r4
 8005c0a:	d9fa      	bls.n	8005c02 <_free_r+0x46>
 8005c0c:	6811      	ldr	r1, [r2, #0]
 8005c0e:	1855      	adds	r5, r2, r1
 8005c10:	42a5      	cmp	r5, r4
 8005c12:	d10b      	bne.n	8005c2c <_free_r+0x70>
 8005c14:	6824      	ldr	r4, [r4, #0]
 8005c16:	4421      	add	r1, r4
 8005c18:	1854      	adds	r4, r2, r1
 8005c1a:	42a3      	cmp	r3, r4
 8005c1c:	6011      	str	r1, [r2, #0]
 8005c1e:	d1e0      	bne.n	8005be2 <_free_r+0x26>
 8005c20:	681c      	ldr	r4, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	6053      	str	r3, [r2, #4]
 8005c26:	4421      	add	r1, r4
 8005c28:	6011      	str	r1, [r2, #0]
 8005c2a:	e7da      	b.n	8005be2 <_free_r+0x26>
 8005c2c:	d902      	bls.n	8005c34 <_free_r+0x78>
 8005c2e:	230c      	movs	r3, #12
 8005c30:	6003      	str	r3, [r0, #0]
 8005c32:	e7d6      	b.n	8005be2 <_free_r+0x26>
 8005c34:	6825      	ldr	r5, [r4, #0]
 8005c36:	1961      	adds	r1, r4, r5
 8005c38:	428b      	cmp	r3, r1
 8005c3a:	bf04      	itt	eq
 8005c3c:	6819      	ldreq	r1, [r3, #0]
 8005c3e:	685b      	ldreq	r3, [r3, #4]
 8005c40:	6063      	str	r3, [r4, #4]
 8005c42:	bf04      	itt	eq
 8005c44:	1949      	addeq	r1, r1, r5
 8005c46:	6021      	streq	r1, [r4, #0]
 8005c48:	6054      	str	r4, [r2, #4]
 8005c4a:	e7ca      	b.n	8005be2 <_free_r+0x26>
 8005c4c:	b003      	add	sp, #12
 8005c4e:	bd30      	pop	{r4, r5, pc}
 8005c50:	200002e4 	.word	0x200002e4

08005c54 <sbrk_aligned>:
 8005c54:	b570      	push	{r4, r5, r6, lr}
 8005c56:	4e0e      	ldr	r6, [pc, #56]	; (8005c90 <sbrk_aligned+0x3c>)
 8005c58:	460c      	mov	r4, r1
 8005c5a:	6831      	ldr	r1, [r6, #0]
 8005c5c:	4605      	mov	r5, r0
 8005c5e:	b911      	cbnz	r1, 8005c66 <sbrk_aligned+0x12>
 8005c60:	f000 f9e8 	bl	8006034 <_sbrk_r>
 8005c64:	6030      	str	r0, [r6, #0]
 8005c66:	4621      	mov	r1, r4
 8005c68:	4628      	mov	r0, r5
 8005c6a:	f000 f9e3 	bl	8006034 <_sbrk_r>
 8005c6e:	1c43      	adds	r3, r0, #1
 8005c70:	d00a      	beq.n	8005c88 <sbrk_aligned+0x34>
 8005c72:	1cc4      	adds	r4, r0, #3
 8005c74:	f024 0403 	bic.w	r4, r4, #3
 8005c78:	42a0      	cmp	r0, r4
 8005c7a:	d007      	beq.n	8005c8c <sbrk_aligned+0x38>
 8005c7c:	1a21      	subs	r1, r4, r0
 8005c7e:	4628      	mov	r0, r5
 8005c80:	f000 f9d8 	bl	8006034 <_sbrk_r>
 8005c84:	3001      	adds	r0, #1
 8005c86:	d101      	bne.n	8005c8c <sbrk_aligned+0x38>
 8005c88:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005c8c:	4620      	mov	r0, r4
 8005c8e:	bd70      	pop	{r4, r5, r6, pc}
 8005c90:	200002e8 	.word	0x200002e8

08005c94 <_malloc_r>:
 8005c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c98:	1ccd      	adds	r5, r1, #3
 8005c9a:	f025 0503 	bic.w	r5, r5, #3
 8005c9e:	3508      	adds	r5, #8
 8005ca0:	2d0c      	cmp	r5, #12
 8005ca2:	bf38      	it	cc
 8005ca4:	250c      	movcc	r5, #12
 8005ca6:	2d00      	cmp	r5, #0
 8005ca8:	4607      	mov	r7, r0
 8005caa:	db01      	blt.n	8005cb0 <_malloc_r+0x1c>
 8005cac:	42a9      	cmp	r1, r5
 8005cae:	d905      	bls.n	8005cbc <_malloc_r+0x28>
 8005cb0:	230c      	movs	r3, #12
 8005cb2:	603b      	str	r3, [r7, #0]
 8005cb4:	2600      	movs	r6, #0
 8005cb6:	4630      	mov	r0, r6
 8005cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cbc:	4e2e      	ldr	r6, [pc, #184]	; (8005d78 <_malloc_r+0xe4>)
 8005cbe:	f000 fa25 	bl	800610c <__malloc_lock>
 8005cc2:	6833      	ldr	r3, [r6, #0]
 8005cc4:	461c      	mov	r4, r3
 8005cc6:	bb34      	cbnz	r4, 8005d16 <_malloc_r+0x82>
 8005cc8:	4629      	mov	r1, r5
 8005cca:	4638      	mov	r0, r7
 8005ccc:	f7ff ffc2 	bl	8005c54 <sbrk_aligned>
 8005cd0:	1c43      	adds	r3, r0, #1
 8005cd2:	4604      	mov	r4, r0
 8005cd4:	d14d      	bne.n	8005d72 <_malloc_r+0xde>
 8005cd6:	6834      	ldr	r4, [r6, #0]
 8005cd8:	4626      	mov	r6, r4
 8005cda:	2e00      	cmp	r6, #0
 8005cdc:	d140      	bne.n	8005d60 <_malloc_r+0xcc>
 8005cde:	6823      	ldr	r3, [r4, #0]
 8005ce0:	4631      	mov	r1, r6
 8005ce2:	4638      	mov	r0, r7
 8005ce4:	eb04 0803 	add.w	r8, r4, r3
 8005ce8:	f000 f9a4 	bl	8006034 <_sbrk_r>
 8005cec:	4580      	cmp	r8, r0
 8005cee:	d13a      	bne.n	8005d66 <_malloc_r+0xd2>
 8005cf0:	6821      	ldr	r1, [r4, #0]
 8005cf2:	3503      	adds	r5, #3
 8005cf4:	1a6d      	subs	r5, r5, r1
 8005cf6:	f025 0503 	bic.w	r5, r5, #3
 8005cfa:	3508      	adds	r5, #8
 8005cfc:	2d0c      	cmp	r5, #12
 8005cfe:	bf38      	it	cc
 8005d00:	250c      	movcc	r5, #12
 8005d02:	4629      	mov	r1, r5
 8005d04:	4638      	mov	r0, r7
 8005d06:	f7ff ffa5 	bl	8005c54 <sbrk_aligned>
 8005d0a:	3001      	adds	r0, #1
 8005d0c:	d02b      	beq.n	8005d66 <_malloc_r+0xd2>
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	442b      	add	r3, r5
 8005d12:	6023      	str	r3, [r4, #0]
 8005d14:	e00e      	b.n	8005d34 <_malloc_r+0xa0>
 8005d16:	6822      	ldr	r2, [r4, #0]
 8005d18:	1b52      	subs	r2, r2, r5
 8005d1a:	d41e      	bmi.n	8005d5a <_malloc_r+0xc6>
 8005d1c:	2a0b      	cmp	r2, #11
 8005d1e:	d916      	bls.n	8005d4e <_malloc_r+0xba>
 8005d20:	1961      	adds	r1, r4, r5
 8005d22:	42a3      	cmp	r3, r4
 8005d24:	6025      	str	r5, [r4, #0]
 8005d26:	bf18      	it	ne
 8005d28:	6059      	strne	r1, [r3, #4]
 8005d2a:	6863      	ldr	r3, [r4, #4]
 8005d2c:	bf08      	it	eq
 8005d2e:	6031      	streq	r1, [r6, #0]
 8005d30:	5162      	str	r2, [r4, r5]
 8005d32:	604b      	str	r3, [r1, #4]
 8005d34:	4638      	mov	r0, r7
 8005d36:	f104 060b 	add.w	r6, r4, #11
 8005d3a:	f000 f9ed 	bl	8006118 <__malloc_unlock>
 8005d3e:	f026 0607 	bic.w	r6, r6, #7
 8005d42:	1d23      	adds	r3, r4, #4
 8005d44:	1af2      	subs	r2, r6, r3
 8005d46:	d0b6      	beq.n	8005cb6 <_malloc_r+0x22>
 8005d48:	1b9b      	subs	r3, r3, r6
 8005d4a:	50a3      	str	r3, [r4, r2]
 8005d4c:	e7b3      	b.n	8005cb6 <_malloc_r+0x22>
 8005d4e:	6862      	ldr	r2, [r4, #4]
 8005d50:	42a3      	cmp	r3, r4
 8005d52:	bf0c      	ite	eq
 8005d54:	6032      	streq	r2, [r6, #0]
 8005d56:	605a      	strne	r2, [r3, #4]
 8005d58:	e7ec      	b.n	8005d34 <_malloc_r+0xa0>
 8005d5a:	4623      	mov	r3, r4
 8005d5c:	6864      	ldr	r4, [r4, #4]
 8005d5e:	e7b2      	b.n	8005cc6 <_malloc_r+0x32>
 8005d60:	4634      	mov	r4, r6
 8005d62:	6876      	ldr	r6, [r6, #4]
 8005d64:	e7b9      	b.n	8005cda <_malloc_r+0x46>
 8005d66:	230c      	movs	r3, #12
 8005d68:	603b      	str	r3, [r7, #0]
 8005d6a:	4638      	mov	r0, r7
 8005d6c:	f000 f9d4 	bl	8006118 <__malloc_unlock>
 8005d70:	e7a1      	b.n	8005cb6 <_malloc_r+0x22>
 8005d72:	6025      	str	r5, [r4, #0]
 8005d74:	e7de      	b.n	8005d34 <_malloc_r+0xa0>
 8005d76:	bf00      	nop
 8005d78:	200002e4 	.word	0x200002e4

08005d7c <__ssputs_r>:
 8005d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d80:	688e      	ldr	r6, [r1, #8]
 8005d82:	429e      	cmp	r6, r3
 8005d84:	4682      	mov	sl, r0
 8005d86:	460c      	mov	r4, r1
 8005d88:	4690      	mov	r8, r2
 8005d8a:	461f      	mov	r7, r3
 8005d8c:	d838      	bhi.n	8005e00 <__ssputs_r+0x84>
 8005d8e:	898a      	ldrh	r2, [r1, #12]
 8005d90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d94:	d032      	beq.n	8005dfc <__ssputs_r+0x80>
 8005d96:	6825      	ldr	r5, [r4, #0]
 8005d98:	6909      	ldr	r1, [r1, #16]
 8005d9a:	eba5 0901 	sub.w	r9, r5, r1
 8005d9e:	6965      	ldr	r5, [r4, #20]
 8005da0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005da4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005da8:	3301      	adds	r3, #1
 8005daa:	444b      	add	r3, r9
 8005dac:	106d      	asrs	r5, r5, #1
 8005dae:	429d      	cmp	r5, r3
 8005db0:	bf38      	it	cc
 8005db2:	461d      	movcc	r5, r3
 8005db4:	0553      	lsls	r3, r2, #21
 8005db6:	d531      	bpl.n	8005e1c <__ssputs_r+0xa0>
 8005db8:	4629      	mov	r1, r5
 8005dba:	f7ff ff6b 	bl	8005c94 <_malloc_r>
 8005dbe:	4606      	mov	r6, r0
 8005dc0:	b950      	cbnz	r0, 8005dd8 <__ssputs_r+0x5c>
 8005dc2:	230c      	movs	r3, #12
 8005dc4:	f8ca 3000 	str.w	r3, [sl]
 8005dc8:	89a3      	ldrh	r3, [r4, #12]
 8005dca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dce:	81a3      	strh	r3, [r4, #12]
 8005dd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd8:	6921      	ldr	r1, [r4, #16]
 8005dda:	464a      	mov	r2, r9
 8005ddc:	f7ff fb46 	bl	800546c <memcpy>
 8005de0:	89a3      	ldrh	r3, [r4, #12]
 8005de2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dea:	81a3      	strh	r3, [r4, #12]
 8005dec:	6126      	str	r6, [r4, #16]
 8005dee:	6165      	str	r5, [r4, #20]
 8005df0:	444e      	add	r6, r9
 8005df2:	eba5 0509 	sub.w	r5, r5, r9
 8005df6:	6026      	str	r6, [r4, #0]
 8005df8:	60a5      	str	r5, [r4, #8]
 8005dfa:	463e      	mov	r6, r7
 8005dfc:	42be      	cmp	r6, r7
 8005dfe:	d900      	bls.n	8005e02 <__ssputs_r+0x86>
 8005e00:	463e      	mov	r6, r7
 8005e02:	6820      	ldr	r0, [r4, #0]
 8005e04:	4632      	mov	r2, r6
 8005e06:	4641      	mov	r1, r8
 8005e08:	f000 f966 	bl	80060d8 <memmove>
 8005e0c:	68a3      	ldr	r3, [r4, #8]
 8005e0e:	1b9b      	subs	r3, r3, r6
 8005e10:	60a3      	str	r3, [r4, #8]
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	4433      	add	r3, r6
 8005e16:	6023      	str	r3, [r4, #0]
 8005e18:	2000      	movs	r0, #0
 8005e1a:	e7db      	b.n	8005dd4 <__ssputs_r+0x58>
 8005e1c:	462a      	mov	r2, r5
 8005e1e:	f000 f981 	bl	8006124 <_realloc_r>
 8005e22:	4606      	mov	r6, r0
 8005e24:	2800      	cmp	r0, #0
 8005e26:	d1e1      	bne.n	8005dec <__ssputs_r+0x70>
 8005e28:	6921      	ldr	r1, [r4, #16]
 8005e2a:	4650      	mov	r0, sl
 8005e2c:	f7ff fec6 	bl	8005bbc <_free_r>
 8005e30:	e7c7      	b.n	8005dc2 <__ssputs_r+0x46>
	...

08005e34 <_svfiprintf_r>:
 8005e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e38:	4698      	mov	r8, r3
 8005e3a:	898b      	ldrh	r3, [r1, #12]
 8005e3c:	061b      	lsls	r3, r3, #24
 8005e3e:	b09d      	sub	sp, #116	; 0x74
 8005e40:	4607      	mov	r7, r0
 8005e42:	460d      	mov	r5, r1
 8005e44:	4614      	mov	r4, r2
 8005e46:	d50e      	bpl.n	8005e66 <_svfiprintf_r+0x32>
 8005e48:	690b      	ldr	r3, [r1, #16]
 8005e4a:	b963      	cbnz	r3, 8005e66 <_svfiprintf_r+0x32>
 8005e4c:	2140      	movs	r1, #64	; 0x40
 8005e4e:	f7ff ff21 	bl	8005c94 <_malloc_r>
 8005e52:	6028      	str	r0, [r5, #0]
 8005e54:	6128      	str	r0, [r5, #16]
 8005e56:	b920      	cbnz	r0, 8005e62 <_svfiprintf_r+0x2e>
 8005e58:	230c      	movs	r3, #12
 8005e5a:	603b      	str	r3, [r7, #0]
 8005e5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e60:	e0d1      	b.n	8006006 <_svfiprintf_r+0x1d2>
 8005e62:	2340      	movs	r3, #64	; 0x40
 8005e64:	616b      	str	r3, [r5, #20]
 8005e66:	2300      	movs	r3, #0
 8005e68:	9309      	str	r3, [sp, #36]	; 0x24
 8005e6a:	2320      	movs	r3, #32
 8005e6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e70:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e74:	2330      	movs	r3, #48	; 0x30
 8005e76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006020 <_svfiprintf_r+0x1ec>
 8005e7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e7e:	f04f 0901 	mov.w	r9, #1
 8005e82:	4623      	mov	r3, r4
 8005e84:	469a      	mov	sl, r3
 8005e86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e8a:	b10a      	cbz	r2, 8005e90 <_svfiprintf_r+0x5c>
 8005e8c:	2a25      	cmp	r2, #37	; 0x25
 8005e8e:	d1f9      	bne.n	8005e84 <_svfiprintf_r+0x50>
 8005e90:	ebba 0b04 	subs.w	fp, sl, r4
 8005e94:	d00b      	beq.n	8005eae <_svfiprintf_r+0x7a>
 8005e96:	465b      	mov	r3, fp
 8005e98:	4622      	mov	r2, r4
 8005e9a:	4629      	mov	r1, r5
 8005e9c:	4638      	mov	r0, r7
 8005e9e:	f7ff ff6d 	bl	8005d7c <__ssputs_r>
 8005ea2:	3001      	adds	r0, #1
 8005ea4:	f000 80aa 	beq.w	8005ffc <_svfiprintf_r+0x1c8>
 8005ea8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eaa:	445a      	add	r2, fp
 8005eac:	9209      	str	r2, [sp, #36]	; 0x24
 8005eae:	f89a 3000 	ldrb.w	r3, [sl]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	f000 80a2 	beq.w	8005ffc <_svfiprintf_r+0x1c8>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ec2:	f10a 0a01 	add.w	sl, sl, #1
 8005ec6:	9304      	str	r3, [sp, #16]
 8005ec8:	9307      	str	r3, [sp, #28]
 8005eca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ece:	931a      	str	r3, [sp, #104]	; 0x68
 8005ed0:	4654      	mov	r4, sl
 8005ed2:	2205      	movs	r2, #5
 8005ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ed8:	4851      	ldr	r0, [pc, #324]	; (8006020 <_svfiprintf_r+0x1ec>)
 8005eda:	f7fa f9a1 	bl	8000220 <memchr>
 8005ede:	9a04      	ldr	r2, [sp, #16]
 8005ee0:	b9d8      	cbnz	r0, 8005f1a <_svfiprintf_r+0xe6>
 8005ee2:	06d0      	lsls	r0, r2, #27
 8005ee4:	bf44      	itt	mi
 8005ee6:	2320      	movmi	r3, #32
 8005ee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005eec:	0711      	lsls	r1, r2, #28
 8005eee:	bf44      	itt	mi
 8005ef0:	232b      	movmi	r3, #43	; 0x2b
 8005ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ef6:	f89a 3000 	ldrb.w	r3, [sl]
 8005efa:	2b2a      	cmp	r3, #42	; 0x2a
 8005efc:	d015      	beq.n	8005f2a <_svfiprintf_r+0xf6>
 8005efe:	9a07      	ldr	r2, [sp, #28]
 8005f00:	4654      	mov	r4, sl
 8005f02:	2000      	movs	r0, #0
 8005f04:	f04f 0c0a 	mov.w	ip, #10
 8005f08:	4621      	mov	r1, r4
 8005f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f0e:	3b30      	subs	r3, #48	; 0x30
 8005f10:	2b09      	cmp	r3, #9
 8005f12:	d94e      	bls.n	8005fb2 <_svfiprintf_r+0x17e>
 8005f14:	b1b0      	cbz	r0, 8005f44 <_svfiprintf_r+0x110>
 8005f16:	9207      	str	r2, [sp, #28]
 8005f18:	e014      	b.n	8005f44 <_svfiprintf_r+0x110>
 8005f1a:	eba0 0308 	sub.w	r3, r0, r8
 8005f1e:	fa09 f303 	lsl.w	r3, r9, r3
 8005f22:	4313      	orrs	r3, r2
 8005f24:	9304      	str	r3, [sp, #16]
 8005f26:	46a2      	mov	sl, r4
 8005f28:	e7d2      	b.n	8005ed0 <_svfiprintf_r+0x9c>
 8005f2a:	9b03      	ldr	r3, [sp, #12]
 8005f2c:	1d19      	adds	r1, r3, #4
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	9103      	str	r1, [sp, #12]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	bfbb      	ittet	lt
 8005f36:	425b      	neglt	r3, r3
 8005f38:	f042 0202 	orrlt.w	r2, r2, #2
 8005f3c:	9307      	strge	r3, [sp, #28]
 8005f3e:	9307      	strlt	r3, [sp, #28]
 8005f40:	bfb8      	it	lt
 8005f42:	9204      	strlt	r2, [sp, #16]
 8005f44:	7823      	ldrb	r3, [r4, #0]
 8005f46:	2b2e      	cmp	r3, #46	; 0x2e
 8005f48:	d10c      	bne.n	8005f64 <_svfiprintf_r+0x130>
 8005f4a:	7863      	ldrb	r3, [r4, #1]
 8005f4c:	2b2a      	cmp	r3, #42	; 0x2a
 8005f4e:	d135      	bne.n	8005fbc <_svfiprintf_r+0x188>
 8005f50:	9b03      	ldr	r3, [sp, #12]
 8005f52:	1d1a      	adds	r2, r3, #4
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	9203      	str	r2, [sp, #12]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	bfb8      	it	lt
 8005f5c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005f60:	3402      	adds	r4, #2
 8005f62:	9305      	str	r3, [sp, #20]
 8005f64:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006030 <_svfiprintf_r+0x1fc>
 8005f68:	7821      	ldrb	r1, [r4, #0]
 8005f6a:	2203      	movs	r2, #3
 8005f6c:	4650      	mov	r0, sl
 8005f6e:	f7fa f957 	bl	8000220 <memchr>
 8005f72:	b140      	cbz	r0, 8005f86 <_svfiprintf_r+0x152>
 8005f74:	2340      	movs	r3, #64	; 0x40
 8005f76:	eba0 000a 	sub.w	r0, r0, sl
 8005f7a:	fa03 f000 	lsl.w	r0, r3, r0
 8005f7e:	9b04      	ldr	r3, [sp, #16]
 8005f80:	4303      	orrs	r3, r0
 8005f82:	3401      	adds	r4, #1
 8005f84:	9304      	str	r3, [sp, #16]
 8005f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f8a:	4826      	ldr	r0, [pc, #152]	; (8006024 <_svfiprintf_r+0x1f0>)
 8005f8c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f90:	2206      	movs	r2, #6
 8005f92:	f7fa f945 	bl	8000220 <memchr>
 8005f96:	2800      	cmp	r0, #0
 8005f98:	d038      	beq.n	800600c <_svfiprintf_r+0x1d8>
 8005f9a:	4b23      	ldr	r3, [pc, #140]	; (8006028 <_svfiprintf_r+0x1f4>)
 8005f9c:	bb1b      	cbnz	r3, 8005fe6 <_svfiprintf_r+0x1b2>
 8005f9e:	9b03      	ldr	r3, [sp, #12]
 8005fa0:	3307      	adds	r3, #7
 8005fa2:	f023 0307 	bic.w	r3, r3, #7
 8005fa6:	3308      	adds	r3, #8
 8005fa8:	9303      	str	r3, [sp, #12]
 8005faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fac:	4433      	add	r3, r6
 8005fae:	9309      	str	r3, [sp, #36]	; 0x24
 8005fb0:	e767      	b.n	8005e82 <_svfiprintf_r+0x4e>
 8005fb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fb6:	460c      	mov	r4, r1
 8005fb8:	2001      	movs	r0, #1
 8005fba:	e7a5      	b.n	8005f08 <_svfiprintf_r+0xd4>
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	3401      	adds	r4, #1
 8005fc0:	9305      	str	r3, [sp, #20]
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	f04f 0c0a 	mov.w	ip, #10
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fce:	3a30      	subs	r2, #48	; 0x30
 8005fd0:	2a09      	cmp	r2, #9
 8005fd2:	d903      	bls.n	8005fdc <_svfiprintf_r+0x1a8>
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d0c5      	beq.n	8005f64 <_svfiprintf_r+0x130>
 8005fd8:	9105      	str	r1, [sp, #20]
 8005fda:	e7c3      	b.n	8005f64 <_svfiprintf_r+0x130>
 8005fdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fe0:	4604      	mov	r4, r0
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e7f0      	b.n	8005fc8 <_svfiprintf_r+0x194>
 8005fe6:	ab03      	add	r3, sp, #12
 8005fe8:	9300      	str	r3, [sp, #0]
 8005fea:	462a      	mov	r2, r5
 8005fec:	4b0f      	ldr	r3, [pc, #60]	; (800602c <_svfiprintf_r+0x1f8>)
 8005fee:	a904      	add	r1, sp, #16
 8005ff0:	4638      	mov	r0, r7
 8005ff2:	f7fd ffc9 	bl	8003f88 <_printf_float>
 8005ff6:	1c42      	adds	r2, r0, #1
 8005ff8:	4606      	mov	r6, r0
 8005ffa:	d1d6      	bne.n	8005faa <_svfiprintf_r+0x176>
 8005ffc:	89ab      	ldrh	r3, [r5, #12]
 8005ffe:	065b      	lsls	r3, r3, #25
 8006000:	f53f af2c 	bmi.w	8005e5c <_svfiprintf_r+0x28>
 8006004:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006006:	b01d      	add	sp, #116	; 0x74
 8006008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800600c:	ab03      	add	r3, sp, #12
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	462a      	mov	r2, r5
 8006012:	4b06      	ldr	r3, [pc, #24]	; (800602c <_svfiprintf_r+0x1f8>)
 8006014:	a904      	add	r1, sp, #16
 8006016:	4638      	mov	r0, r7
 8006018:	f7fe fa5a 	bl	80044d0 <_printf_i>
 800601c:	e7eb      	b.n	8005ff6 <_svfiprintf_r+0x1c2>
 800601e:	bf00      	nop
 8006020:	08006e8c 	.word	0x08006e8c
 8006024:	08006e96 	.word	0x08006e96
 8006028:	08003f89 	.word	0x08003f89
 800602c:	08005d7d 	.word	0x08005d7d
 8006030:	08006e92 	.word	0x08006e92

08006034 <_sbrk_r>:
 8006034:	b538      	push	{r3, r4, r5, lr}
 8006036:	4d06      	ldr	r5, [pc, #24]	; (8006050 <_sbrk_r+0x1c>)
 8006038:	2300      	movs	r3, #0
 800603a:	4604      	mov	r4, r0
 800603c:	4608      	mov	r0, r1
 800603e:	602b      	str	r3, [r5, #0]
 8006040:	f7fb faea 	bl	8001618 <_sbrk>
 8006044:	1c43      	adds	r3, r0, #1
 8006046:	d102      	bne.n	800604e <_sbrk_r+0x1a>
 8006048:	682b      	ldr	r3, [r5, #0]
 800604a:	b103      	cbz	r3, 800604e <_sbrk_r+0x1a>
 800604c:	6023      	str	r3, [r4, #0]
 800604e:	bd38      	pop	{r3, r4, r5, pc}
 8006050:	200002ec 	.word	0x200002ec

08006054 <__assert_func>:
 8006054:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006056:	4614      	mov	r4, r2
 8006058:	461a      	mov	r2, r3
 800605a:	4b09      	ldr	r3, [pc, #36]	; (8006080 <__assert_func+0x2c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4605      	mov	r5, r0
 8006060:	68d8      	ldr	r0, [r3, #12]
 8006062:	b14c      	cbz	r4, 8006078 <__assert_func+0x24>
 8006064:	4b07      	ldr	r3, [pc, #28]	; (8006084 <__assert_func+0x30>)
 8006066:	9100      	str	r1, [sp, #0]
 8006068:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800606c:	4906      	ldr	r1, [pc, #24]	; (8006088 <__assert_func+0x34>)
 800606e:	462b      	mov	r3, r5
 8006070:	f000 f80e 	bl	8006090 <fiprintf>
 8006074:	f000 faac 	bl	80065d0 <abort>
 8006078:	4b04      	ldr	r3, [pc, #16]	; (800608c <__assert_func+0x38>)
 800607a:	461c      	mov	r4, r3
 800607c:	e7f3      	b.n	8006066 <__assert_func+0x12>
 800607e:	bf00      	nop
 8006080:	20000010 	.word	0x20000010
 8006084:	08006e9d 	.word	0x08006e9d
 8006088:	08006eaa 	.word	0x08006eaa
 800608c:	08006ed8 	.word	0x08006ed8

08006090 <fiprintf>:
 8006090:	b40e      	push	{r1, r2, r3}
 8006092:	b503      	push	{r0, r1, lr}
 8006094:	4601      	mov	r1, r0
 8006096:	ab03      	add	r3, sp, #12
 8006098:	4805      	ldr	r0, [pc, #20]	; (80060b0 <fiprintf+0x20>)
 800609a:	f853 2b04 	ldr.w	r2, [r3], #4
 800609e:	6800      	ldr	r0, [r0, #0]
 80060a0:	9301      	str	r3, [sp, #4]
 80060a2:	f000 f897 	bl	80061d4 <_vfiprintf_r>
 80060a6:	b002      	add	sp, #8
 80060a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80060ac:	b003      	add	sp, #12
 80060ae:	4770      	bx	lr
 80060b0:	20000010 	.word	0x20000010

080060b4 <__ascii_mbtowc>:
 80060b4:	b082      	sub	sp, #8
 80060b6:	b901      	cbnz	r1, 80060ba <__ascii_mbtowc+0x6>
 80060b8:	a901      	add	r1, sp, #4
 80060ba:	b142      	cbz	r2, 80060ce <__ascii_mbtowc+0x1a>
 80060bc:	b14b      	cbz	r3, 80060d2 <__ascii_mbtowc+0x1e>
 80060be:	7813      	ldrb	r3, [r2, #0]
 80060c0:	600b      	str	r3, [r1, #0]
 80060c2:	7812      	ldrb	r2, [r2, #0]
 80060c4:	1e10      	subs	r0, r2, #0
 80060c6:	bf18      	it	ne
 80060c8:	2001      	movne	r0, #1
 80060ca:	b002      	add	sp, #8
 80060cc:	4770      	bx	lr
 80060ce:	4610      	mov	r0, r2
 80060d0:	e7fb      	b.n	80060ca <__ascii_mbtowc+0x16>
 80060d2:	f06f 0001 	mvn.w	r0, #1
 80060d6:	e7f8      	b.n	80060ca <__ascii_mbtowc+0x16>

080060d8 <memmove>:
 80060d8:	4288      	cmp	r0, r1
 80060da:	b510      	push	{r4, lr}
 80060dc:	eb01 0402 	add.w	r4, r1, r2
 80060e0:	d902      	bls.n	80060e8 <memmove+0x10>
 80060e2:	4284      	cmp	r4, r0
 80060e4:	4623      	mov	r3, r4
 80060e6:	d807      	bhi.n	80060f8 <memmove+0x20>
 80060e8:	1e43      	subs	r3, r0, #1
 80060ea:	42a1      	cmp	r1, r4
 80060ec:	d008      	beq.n	8006100 <memmove+0x28>
 80060ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80060f6:	e7f8      	b.n	80060ea <memmove+0x12>
 80060f8:	4402      	add	r2, r0
 80060fa:	4601      	mov	r1, r0
 80060fc:	428a      	cmp	r2, r1
 80060fe:	d100      	bne.n	8006102 <memmove+0x2a>
 8006100:	bd10      	pop	{r4, pc}
 8006102:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006106:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800610a:	e7f7      	b.n	80060fc <memmove+0x24>

0800610c <__malloc_lock>:
 800610c:	4801      	ldr	r0, [pc, #4]	; (8006114 <__malloc_lock+0x8>)
 800610e:	f000 bc1f 	b.w	8006950 <__retarget_lock_acquire_recursive>
 8006112:	bf00      	nop
 8006114:	200002f0 	.word	0x200002f0

08006118 <__malloc_unlock>:
 8006118:	4801      	ldr	r0, [pc, #4]	; (8006120 <__malloc_unlock+0x8>)
 800611a:	f000 bc1a 	b.w	8006952 <__retarget_lock_release_recursive>
 800611e:	bf00      	nop
 8006120:	200002f0 	.word	0x200002f0

08006124 <_realloc_r>:
 8006124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006128:	4680      	mov	r8, r0
 800612a:	4614      	mov	r4, r2
 800612c:	460e      	mov	r6, r1
 800612e:	b921      	cbnz	r1, 800613a <_realloc_r+0x16>
 8006130:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006134:	4611      	mov	r1, r2
 8006136:	f7ff bdad 	b.w	8005c94 <_malloc_r>
 800613a:	b92a      	cbnz	r2, 8006148 <_realloc_r+0x24>
 800613c:	f7ff fd3e 	bl	8005bbc <_free_r>
 8006140:	4625      	mov	r5, r4
 8006142:	4628      	mov	r0, r5
 8006144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006148:	f000 fc6a 	bl	8006a20 <_malloc_usable_size_r>
 800614c:	4284      	cmp	r4, r0
 800614e:	4607      	mov	r7, r0
 8006150:	d802      	bhi.n	8006158 <_realloc_r+0x34>
 8006152:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006156:	d812      	bhi.n	800617e <_realloc_r+0x5a>
 8006158:	4621      	mov	r1, r4
 800615a:	4640      	mov	r0, r8
 800615c:	f7ff fd9a 	bl	8005c94 <_malloc_r>
 8006160:	4605      	mov	r5, r0
 8006162:	2800      	cmp	r0, #0
 8006164:	d0ed      	beq.n	8006142 <_realloc_r+0x1e>
 8006166:	42bc      	cmp	r4, r7
 8006168:	4622      	mov	r2, r4
 800616a:	4631      	mov	r1, r6
 800616c:	bf28      	it	cs
 800616e:	463a      	movcs	r2, r7
 8006170:	f7ff f97c 	bl	800546c <memcpy>
 8006174:	4631      	mov	r1, r6
 8006176:	4640      	mov	r0, r8
 8006178:	f7ff fd20 	bl	8005bbc <_free_r>
 800617c:	e7e1      	b.n	8006142 <_realloc_r+0x1e>
 800617e:	4635      	mov	r5, r6
 8006180:	e7df      	b.n	8006142 <_realloc_r+0x1e>

08006182 <__sfputc_r>:
 8006182:	6893      	ldr	r3, [r2, #8]
 8006184:	3b01      	subs	r3, #1
 8006186:	2b00      	cmp	r3, #0
 8006188:	b410      	push	{r4}
 800618a:	6093      	str	r3, [r2, #8]
 800618c:	da08      	bge.n	80061a0 <__sfputc_r+0x1e>
 800618e:	6994      	ldr	r4, [r2, #24]
 8006190:	42a3      	cmp	r3, r4
 8006192:	db01      	blt.n	8006198 <__sfputc_r+0x16>
 8006194:	290a      	cmp	r1, #10
 8006196:	d103      	bne.n	80061a0 <__sfputc_r+0x1e>
 8006198:	f85d 4b04 	ldr.w	r4, [sp], #4
 800619c:	f000 b94a 	b.w	8006434 <__swbuf_r>
 80061a0:	6813      	ldr	r3, [r2, #0]
 80061a2:	1c58      	adds	r0, r3, #1
 80061a4:	6010      	str	r0, [r2, #0]
 80061a6:	7019      	strb	r1, [r3, #0]
 80061a8:	4608      	mov	r0, r1
 80061aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <__sfputs_r>:
 80061b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b2:	4606      	mov	r6, r0
 80061b4:	460f      	mov	r7, r1
 80061b6:	4614      	mov	r4, r2
 80061b8:	18d5      	adds	r5, r2, r3
 80061ba:	42ac      	cmp	r4, r5
 80061bc:	d101      	bne.n	80061c2 <__sfputs_r+0x12>
 80061be:	2000      	movs	r0, #0
 80061c0:	e007      	b.n	80061d2 <__sfputs_r+0x22>
 80061c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061c6:	463a      	mov	r2, r7
 80061c8:	4630      	mov	r0, r6
 80061ca:	f7ff ffda 	bl	8006182 <__sfputc_r>
 80061ce:	1c43      	adds	r3, r0, #1
 80061d0:	d1f3      	bne.n	80061ba <__sfputs_r+0xa>
 80061d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080061d4 <_vfiprintf_r>:
 80061d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d8:	460d      	mov	r5, r1
 80061da:	b09d      	sub	sp, #116	; 0x74
 80061dc:	4614      	mov	r4, r2
 80061de:	4698      	mov	r8, r3
 80061e0:	4606      	mov	r6, r0
 80061e2:	b118      	cbz	r0, 80061ec <_vfiprintf_r+0x18>
 80061e4:	6983      	ldr	r3, [r0, #24]
 80061e6:	b90b      	cbnz	r3, 80061ec <_vfiprintf_r+0x18>
 80061e8:	f000 fb14 	bl	8006814 <__sinit>
 80061ec:	4b89      	ldr	r3, [pc, #548]	; (8006414 <_vfiprintf_r+0x240>)
 80061ee:	429d      	cmp	r5, r3
 80061f0:	d11b      	bne.n	800622a <_vfiprintf_r+0x56>
 80061f2:	6875      	ldr	r5, [r6, #4]
 80061f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061f6:	07d9      	lsls	r1, r3, #31
 80061f8:	d405      	bmi.n	8006206 <_vfiprintf_r+0x32>
 80061fa:	89ab      	ldrh	r3, [r5, #12]
 80061fc:	059a      	lsls	r2, r3, #22
 80061fe:	d402      	bmi.n	8006206 <_vfiprintf_r+0x32>
 8006200:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006202:	f000 fba5 	bl	8006950 <__retarget_lock_acquire_recursive>
 8006206:	89ab      	ldrh	r3, [r5, #12]
 8006208:	071b      	lsls	r3, r3, #28
 800620a:	d501      	bpl.n	8006210 <_vfiprintf_r+0x3c>
 800620c:	692b      	ldr	r3, [r5, #16]
 800620e:	b9eb      	cbnz	r3, 800624c <_vfiprintf_r+0x78>
 8006210:	4629      	mov	r1, r5
 8006212:	4630      	mov	r0, r6
 8006214:	f000 f96e 	bl	80064f4 <__swsetup_r>
 8006218:	b1c0      	cbz	r0, 800624c <_vfiprintf_r+0x78>
 800621a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800621c:	07dc      	lsls	r4, r3, #31
 800621e:	d50e      	bpl.n	800623e <_vfiprintf_r+0x6a>
 8006220:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006224:	b01d      	add	sp, #116	; 0x74
 8006226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800622a:	4b7b      	ldr	r3, [pc, #492]	; (8006418 <_vfiprintf_r+0x244>)
 800622c:	429d      	cmp	r5, r3
 800622e:	d101      	bne.n	8006234 <_vfiprintf_r+0x60>
 8006230:	68b5      	ldr	r5, [r6, #8]
 8006232:	e7df      	b.n	80061f4 <_vfiprintf_r+0x20>
 8006234:	4b79      	ldr	r3, [pc, #484]	; (800641c <_vfiprintf_r+0x248>)
 8006236:	429d      	cmp	r5, r3
 8006238:	bf08      	it	eq
 800623a:	68f5      	ldreq	r5, [r6, #12]
 800623c:	e7da      	b.n	80061f4 <_vfiprintf_r+0x20>
 800623e:	89ab      	ldrh	r3, [r5, #12]
 8006240:	0598      	lsls	r0, r3, #22
 8006242:	d4ed      	bmi.n	8006220 <_vfiprintf_r+0x4c>
 8006244:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006246:	f000 fb84 	bl	8006952 <__retarget_lock_release_recursive>
 800624a:	e7e9      	b.n	8006220 <_vfiprintf_r+0x4c>
 800624c:	2300      	movs	r3, #0
 800624e:	9309      	str	r3, [sp, #36]	; 0x24
 8006250:	2320      	movs	r3, #32
 8006252:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006256:	f8cd 800c 	str.w	r8, [sp, #12]
 800625a:	2330      	movs	r3, #48	; 0x30
 800625c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006420 <_vfiprintf_r+0x24c>
 8006260:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006264:	f04f 0901 	mov.w	r9, #1
 8006268:	4623      	mov	r3, r4
 800626a:	469a      	mov	sl, r3
 800626c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006270:	b10a      	cbz	r2, 8006276 <_vfiprintf_r+0xa2>
 8006272:	2a25      	cmp	r2, #37	; 0x25
 8006274:	d1f9      	bne.n	800626a <_vfiprintf_r+0x96>
 8006276:	ebba 0b04 	subs.w	fp, sl, r4
 800627a:	d00b      	beq.n	8006294 <_vfiprintf_r+0xc0>
 800627c:	465b      	mov	r3, fp
 800627e:	4622      	mov	r2, r4
 8006280:	4629      	mov	r1, r5
 8006282:	4630      	mov	r0, r6
 8006284:	f7ff ff94 	bl	80061b0 <__sfputs_r>
 8006288:	3001      	adds	r0, #1
 800628a:	f000 80aa 	beq.w	80063e2 <_vfiprintf_r+0x20e>
 800628e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006290:	445a      	add	r2, fp
 8006292:	9209      	str	r2, [sp, #36]	; 0x24
 8006294:	f89a 3000 	ldrb.w	r3, [sl]
 8006298:	2b00      	cmp	r3, #0
 800629a:	f000 80a2 	beq.w	80063e2 <_vfiprintf_r+0x20e>
 800629e:	2300      	movs	r3, #0
 80062a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062a8:	f10a 0a01 	add.w	sl, sl, #1
 80062ac:	9304      	str	r3, [sp, #16]
 80062ae:	9307      	str	r3, [sp, #28]
 80062b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062b4:	931a      	str	r3, [sp, #104]	; 0x68
 80062b6:	4654      	mov	r4, sl
 80062b8:	2205      	movs	r2, #5
 80062ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062be:	4858      	ldr	r0, [pc, #352]	; (8006420 <_vfiprintf_r+0x24c>)
 80062c0:	f7f9 ffae 	bl	8000220 <memchr>
 80062c4:	9a04      	ldr	r2, [sp, #16]
 80062c6:	b9d8      	cbnz	r0, 8006300 <_vfiprintf_r+0x12c>
 80062c8:	06d1      	lsls	r1, r2, #27
 80062ca:	bf44      	itt	mi
 80062cc:	2320      	movmi	r3, #32
 80062ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062d2:	0713      	lsls	r3, r2, #28
 80062d4:	bf44      	itt	mi
 80062d6:	232b      	movmi	r3, #43	; 0x2b
 80062d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062dc:	f89a 3000 	ldrb.w	r3, [sl]
 80062e0:	2b2a      	cmp	r3, #42	; 0x2a
 80062e2:	d015      	beq.n	8006310 <_vfiprintf_r+0x13c>
 80062e4:	9a07      	ldr	r2, [sp, #28]
 80062e6:	4654      	mov	r4, sl
 80062e8:	2000      	movs	r0, #0
 80062ea:	f04f 0c0a 	mov.w	ip, #10
 80062ee:	4621      	mov	r1, r4
 80062f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062f4:	3b30      	subs	r3, #48	; 0x30
 80062f6:	2b09      	cmp	r3, #9
 80062f8:	d94e      	bls.n	8006398 <_vfiprintf_r+0x1c4>
 80062fa:	b1b0      	cbz	r0, 800632a <_vfiprintf_r+0x156>
 80062fc:	9207      	str	r2, [sp, #28]
 80062fe:	e014      	b.n	800632a <_vfiprintf_r+0x156>
 8006300:	eba0 0308 	sub.w	r3, r0, r8
 8006304:	fa09 f303 	lsl.w	r3, r9, r3
 8006308:	4313      	orrs	r3, r2
 800630a:	9304      	str	r3, [sp, #16]
 800630c:	46a2      	mov	sl, r4
 800630e:	e7d2      	b.n	80062b6 <_vfiprintf_r+0xe2>
 8006310:	9b03      	ldr	r3, [sp, #12]
 8006312:	1d19      	adds	r1, r3, #4
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	9103      	str	r1, [sp, #12]
 8006318:	2b00      	cmp	r3, #0
 800631a:	bfbb      	ittet	lt
 800631c:	425b      	neglt	r3, r3
 800631e:	f042 0202 	orrlt.w	r2, r2, #2
 8006322:	9307      	strge	r3, [sp, #28]
 8006324:	9307      	strlt	r3, [sp, #28]
 8006326:	bfb8      	it	lt
 8006328:	9204      	strlt	r2, [sp, #16]
 800632a:	7823      	ldrb	r3, [r4, #0]
 800632c:	2b2e      	cmp	r3, #46	; 0x2e
 800632e:	d10c      	bne.n	800634a <_vfiprintf_r+0x176>
 8006330:	7863      	ldrb	r3, [r4, #1]
 8006332:	2b2a      	cmp	r3, #42	; 0x2a
 8006334:	d135      	bne.n	80063a2 <_vfiprintf_r+0x1ce>
 8006336:	9b03      	ldr	r3, [sp, #12]
 8006338:	1d1a      	adds	r2, r3, #4
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	9203      	str	r2, [sp, #12]
 800633e:	2b00      	cmp	r3, #0
 8006340:	bfb8      	it	lt
 8006342:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006346:	3402      	adds	r4, #2
 8006348:	9305      	str	r3, [sp, #20]
 800634a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006430 <_vfiprintf_r+0x25c>
 800634e:	7821      	ldrb	r1, [r4, #0]
 8006350:	2203      	movs	r2, #3
 8006352:	4650      	mov	r0, sl
 8006354:	f7f9 ff64 	bl	8000220 <memchr>
 8006358:	b140      	cbz	r0, 800636c <_vfiprintf_r+0x198>
 800635a:	2340      	movs	r3, #64	; 0x40
 800635c:	eba0 000a 	sub.w	r0, r0, sl
 8006360:	fa03 f000 	lsl.w	r0, r3, r0
 8006364:	9b04      	ldr	r3, [sp, #16]
 8006366:	4303      	orrs	r3, r0
 8006368:	3401      	adds	r4, #1
 800636a:	9304      	str	r3, [sp, #16]
 800636c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006370:	482c      	ldr	r0, [pc, #176]	; (8006424 <_vfiprintf_r+0x250>)
 8006372:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006376:	2206      	movs	r2, #6
 8006378:	f7f9 ff52 	bl	8000220 <memchr>
 800637c:	2800      	cmp	r0, #0
 800637e:	d03f      	beq.n	8006400 <_vfiprintf_r+0x22c>
 8006380:	4b29      	ldr	r3, [pc, #164]	; (8006428 <_vfiprintf_r+0x254>)
 8006382:	bb1b      	cbnz	r3, 80063cc <_vfiprintf_r+0x1f8>
 8006384:	9b03      	ldr	r3, [sp, #12]
 8006386:	3307      	adds	r3, #7
 8006388:	f023 0307 	bic.w	r3, r3, #7
 800638c:	3308      	adds	r3, #8
 800638e:	9303      	str	r3, [sp, #12]
 8006390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006392:	443b      	add	r3, r7
 8006394:	9309      	str	r3, [sp, #36]	; 0x24
 8006396:	e767      	b.n	8006268 <_vfiprintf_r+0x94>
 8006398:	fb0c 3202 	mla	r2, ip, r2, r3
 800639c:	460c      	mov	r4, r1
 800639e:	2001      	movs	r0, #1
 80063a0:	e7a5      	b.n	80062ee <_vfiprintf_r+0x11a>
 80063a2:	2300      	movs	r3, #0
 80063a4:	3401      	adds	r4, #1
 80063a6:	9305      	str	r3, [sp, #20]
 80063a8:	4619      	mov	r1, r3
 80063aa:	f04f 0c0a 	mov.w	ip, #10
 80063ae:	4620      	mov	r0, r4
 80063b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063b4:	3a30      	subs	r2, #48	; 0x30
 80063b6:	2a09      	cmp	r2, #9
 80063b8:	d903      	bls.n	80063c2 <_vfiprintf_r+0x1ee>
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d0c5      	beq.n	800634a <_vfiprintf_r+0x176>
 80063be:	9105      	str	r1, [sp, #20]
 80063c0:	e7c3      	b.n	800634a <_vfiprintf_r+0x176>
 80063c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80063c6:	4604      	mov	r4, r0
 80063c8:	2301      	movs	r3, #1
 80063ca:	e7f0      	b.n	80063ae <_vfiprintf_r+0x1da>
 80063cc:	ab03      	add	r3, sp, #12
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	462a      	mov	r2, r5
 80063d2:	4b16      	ldr	r3, [pc, #88]	; (800642c <_vfiprintf_r+0x258>)
 80063d4:	a904      	add	r1, sp, #16
 80063d6:	4630      	mov	r0, r6
 80063d8:	f7fd fdd6 	bl	8003f88 <_printf_float>
 80063dc:	4607      	mov	r7, r0
 80063de:	1c78      	adds	r0, r7, #1
 80063e0:	d1d6      	bne.n	8006390 <_vfiprintf_r+0x1bc>
 80063e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063e4:	07d9      	lsls	r1, r3, #31
 80063e6:	d405      	bmi.n	80063f4 <_vfiprintf_r+0x220>
 80063e8:	89ab      	ldrh	r3, [r5, #12]
 80063ea:	059a      	lsls	r2, r3, #22
 80063ec:	d402      	bmi.n	80063f4 <_vfiprintf_r+0x220>
 80063ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063f0:	f000 faaf 	bl	8006952 <__retarget_lock_release_recursive>
 80063f4:	89ab      	ldrh	r3, [r5, #12]
 80063f6:	065b      	lsls	r3, r3, #25
 80063f8:	f53f af12 	bmi.w	8006220 <_vfiprintf_r+0x4c>
 80063fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063fe:	e711      	b.n	8006224 <_vfiprintf_r+0x50>
 8006400:	ab03      	add	r3, sp, #12
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	462a      	mov	r2, r5
 8006406:	4b09      	ldr	r3, [pc, #36]	; (800642c <_vfiprintf_r+0x258>)
 8006408:	a904      	add	r1, sp, #16
 800640a:	4630      	mov	r0, r6
 800640c:	f7fe f860 	bl	80044d0 <_printf_i>
 8006410:	e7e4      	b.n	80063dc <_vfiprintf_r+0x208>
 8006412:	bf00      	nop
 8006414:	08007004 	.word	0x08007004
 8006418:	08007024 	.word	0x08007024
 800641c:	08006fe4 	.word	0x08006fe4
 8006420:	08006e8c 	.word	0x08006e8c
 8006424:	08006e96 	.word	0x08006e96
 8006428:	08003f89 	.word	0x08003f89
 800642c:	080061b1 	.word	0x080061b1
 8006430:	08006e92 	.word	0x08006e92

08006434 <__swbuf_r>:
 8006434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006436:	460e      	mov	r6, r1
 8006438:	4614      	mov	r4, r2
 800643a:	4605      	mov	r5, r0
 800643c:	b118      	cbz	r0, 8006446 <__swbuf_r+0x12>
 800643e:	6983      	ldr	r3, [r0, #24]
 8006440:	b90b      	cbnz	r3, 8006446 <__swbuf_r+0x12>
 8006442:	f000 f9e7 	bl	8006814 <__sinit>
 8006446:	4b21      	ldr	r3, [pc, #132]	; (80064cc <__swbuf_r+0x98>)
 8006448:	429c      	cmp	r4, r3
 800644a:	d12b      	bne.n	80064a4 <__swbuf_r+0x70>
 800644c:	686c      	ldr	r4, [r5, #4]
 800644e:	69a3      	ldr	r3, [r4, #24]
 8006450:	60a3      	str	r3, [r4, #8]
 8006452:	89a3      	ldrh	r3, [r4, #12]
 8006454:	071a      	lsls	r2, r3, #28
 8006456:	d52f      	bpl.n	80064b8 <__swbuf_r+0x84>
 8006458:	6923      	ldr	r3, [r4, #16]
 800645a:	b36b      	cbz	r3, 80064b8 <__swbuf_r+0x84>
 800645c:	6923      	ldr	r3, [r4, #16]
 800645e:	6820      	ldr	r0, [r4, #0]
 8006460:	1ac0      	subs	r0, r0, r3
 8006462:	6963      	ldr	r3, [r4, #20]
 8006464:	b2f6      	uxtb	r6, r6
 8006466:	4283      	cmp	r3, r0
 8006468:	4637      	mov	r7, r6
 800646a:	dc04      	bgt.n	8006476 <__swbuf_r+0x42>
 800646c:	4621      	mov	r1, r4
 800646e:	4628      	mov	r0, r5
 8006470:	f000 f93c 	bl	80066ec <_fflush_r>
 8006474:	bb30      	cbnz	r0, 80064c4 <__swbuf_r+0x90>
 8006476:	68a3      	ldr	r3, [r4, #8]
 8006478:	3b01      	subs	r3, #1
 800647a:	60a3      	str	r3, [r4, #8]
 800647c:	6823      	ldr	r3, [r4, #0]
 800647e:	1c5a      	adds	r2, r3, #1
 8006480:	6022      	str	r2, [r4, #0]
 8006482:	701e      	strb	r6, [r3, #0]
 8006484:	6963      	ldr	r3, [r4, #20]
 8006486:	3001      	adds	r0, #1
 8006488:	4283      	cmp	r3, r0
 800648a:	d004      	beq.n	8006496 <__swbuf_r+0x62>
 800648c:	89a3      	ldrh	r3, [r4, #12]
 800648e:	07db      	lsls	r3, r3, #31
 8006490:	d506      	bpl.n	80064a0 <__swbuf_r+0x6c>
 8006492:	2e0a      	cmp	r6, #10
 8006494:	d104      	bne.n	80064a0 <__swbuf_r+0x6c>
 8006496:	4621      	mov	r1, r4
 8006498:	4628      	mov	r0, r5
 800649a:	f000 f927 	bl	80066ec <_fflush_r>
 800649e:	b988      	cbnz	r0, 80064c4 <__swbuf_r+0x90>
 80064a0:	4638      	mov	r0, r7
 80064a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064a4:	4b0a      	ldr	r3, [pc, #40]	; (80064d0 <__swbuf_r+0x9c>)
 80064a6:	429c      	cmp	r4, r3
 80064a8:	d101      	bne.n	80064ae <__swbuf_r+0x7a>
 80064aa:	68ac      	ldr	r4, [r5, #8]
 80064ac:	e7cf      	b.n	800644e <__swbuf_r+0x1a>
 80064ae:	4b09      	ldr	r3, [pc, #36]	; (80064d4 <__swbuf_r+0xa0>)
 80064b0:	429c      	cmp	r4, r3
 80064b2:	bf08      	it	eq
 80064b4:	68ec      	ldreq	r4, [r5, #12]
 80064b6:	e7ca      	b.n	800644e <__swbuf_r+0x1a>
 80064b8:	4621      	mov	r1, r4
 80064ba:	4628      	mov	r0, r5
 80064bc:	f000 f81a 	bl	80064f4 <__swsetup_r>
 80064c0:	2800      	cmp	r0, #0
 80064c2:	d0cb      	beq.n	800645c <__swbuf_r+0x28>
 80064c4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80064c8:	e7ea      	b.n	80064a0 <__swbuf_r+0x6c>
 80064ca:	bf00      	nop
 80064cc:	08007004 	.word	0x08007004
 80064d0:	08007024 	.word	0x08007024
 80064d4:	08006fe4 	.word	0x08006fe4

080064d8 <__ascii_wctomb>:
 80064d8:	b149      	cbz	r1, 80064ee <__ascii_wctomb+0x16>
 80064da:	2aff      	cmp	r2, #255	; 0xff
 80064dc:	bf85      	ittet	hi
 80064de:	238a      	movhi	r3, #138	; 0x8a
 80064e0:	6003      	strhi	r3, [r0, #0]
 80064e2:	700a      	strbls	r2, [r1, #0]
 80064e4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80064e8:	bf98      	it	ls
 80064ea:	2001      	movls	r0, #1
 80064ec:	4770      	bx	lr
 80064ee:	4608      	mov	r0, r1
 80064f0:	4770      	bx	lr
	...

080064f4 <__swsetup_r>:
 80064f4:	4b32      	ldr	r3, [pc, #200]	; (80065c0 <__swsetup_r+0xcc>)
 80064f6:	b570      	push	{r4, r5, r6, lr}
 80064f8:	681d      	ldr	r5, [r3, #0]
 80064fa:	4606      	mov	r6, r0
 80064fc:	460c      	mov	r4, r1
 80064fe:	b125      	cbz	r5, 800650a <__swsetup_r+0x16>
 8006500:	69ab      	ldr	r3, [r5, #24]
 8006502:	b913      	cbnz	r3, 800650a <__swsetup_r+0x16>
 8006504:	4628      	mov	r0, r5
 8006506:	f000 f985 	bl	8006814 <__sinit>
 800650a:	4b2e      	ldr	r3, [pc, #184]	; (80065c4 <__swsetup_r+0xd0>)
 800650c:	429c      	cmp	r4, r3
 800650e:	d10f      	bne.n	8006530 <__swsetup_r+0x3c>
 8006510:	686c      	ldr	r4, [r5, #4]
 8006512:	89a3      	ldrh	r3, [r4, #12]
 8006514:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006518:	0719      	lsls	r1, r3, #28
 800651a:	d42c      	bmi.n	8006576 <__swsetup_r+0x82>
 800651c:	06dd      	lsls	r5, r3, #27
 800651e:	d411      	bmi.n	8006544 <__swsetup_r+0x50>
 8006520:	2309      	movs	r3, #9
 8006522:	6033      	str	r3, [r6, #0]
 8006524:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006528:	81a3      	strh	r3, [r4, #12]
 800652a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800652e:	e03e      	b.n	80065ae <__swsetup_r+0xba>
 8006530:	4b25      	ldr	r3, [pc, #148]	; (80065c8 <__swsetup_r+0xd4>)
 8006532:	429c      	cmp	r4, r3
 8006534:	d101      	bne.n	800653a <__swsetup_r+0x46>
 8006536:	68ac      	ldr	r4, [r5, #8]
 8006538:	e7eb      	b.n	8006512 <__swsetup_r+0x1e>
 800653a:	4b24      	ldr	r3, [pc, #144]	; (80065cc <__swsetup_r+0xd8>)
 800653c:	429c      	cmp	r4, r3
 800653e:	bf08      	it	eq
 8006540:	68ec      	ldreq	r4, [r5, #12]
 8006542:	e7e6      	b.n	8006512 <__swsetup_r+0x1e>
 8006544:	0758      	lsls	r0, r3, #29
 8006546:	d512      	bpl.n	800656e <__swsetup_r+0x7a>
 8006548:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800654a:	b141      	cbz	r1, 800655e <__swsetup_r+0x6a>
 800654c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006550:	4299      	cmp	r1, r3
 8006552:	d002      	beq.n	800655a <__swsetup_r+0x66>
 8006554:	4630      	mov	r0, r6
 8006556:	f7ff fb31 	bl	8005bbc <_free_r>
 800655a:	2300      	movs	r3, #0
 800655c:	6363      	str	r3, [r4, #52]	; 0x34
 800655e:	89a3      	ldrh	r3, [r4, #12]
 8006560:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006564:	81a3      	strh	r3, [r4, #12]
 8006566:	2300      	movs	r3, #0
 8006568:	6063      	str	r3, [r4, #4]
 800656a:	6923      	ldr	r3, [r4, #16]
 800656c:	6023      	str	r3, [r4, #0]
 800656e:	89a3      	ldrh	r3, [r4, #12]
 8006570:	f043 0308 	orr.w	r3, r3, #8
 8006574:	81a3      	strh	r3, [r4, #12]
 8006576:	6923      	ldr	r3, [r4, #16]
 8006578:	b94b      	cbnz	r3, 800658e <__swsetup_r+0x9a>
 800657a:	89a3      	ldrh	r3, [r4, #12]
 800657c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006580:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006584:	d003      	beq.n	800658e <__swsetup_r+0x9a>
 8006586:	4621      	mov	r1, r4
 8006588:	4630      	mov	r0, r6
 800658a:	f000 fa09 	bl	80069a0 <__smakebuf_r>
 800658e:	89a0      	ldrh	r0, [r4, #12]
 8006590:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006594:	f010 0301 	ands.w	r3, r0, #1
 8006598:	d00a      	beq.n	80065b0 <__swsetup_r+0xbc>
 800659a:	2300      	movs	r3, #0
 800659c:	60a3      	str	r3, [r4, #8]
 800659e:	6963      	ldr	r3, [r4, #20]
 80065a0:	425b      	negs	r3, r3
 80065a2:	61a3      	str	r3, [r4, #24]
 80065a4:	6923      	ldr	r3, [r4, #16]
 80065a6:	b943      	cbnz	r3, 80065ba <__swsetup_r+0xc6>
 80065a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80065ac:	d1ba      	bne.n	8006524 <__swsetup_r+0x30>
 80065ae:	bd70      	pop	{r4, r5, r6, pc}
 80065b0:	0781      	lsls	r1, r0, #30
 80065b2:	bf58      	it	pl
 80065b4:	6963      	ldrpl	r3, [r4, #20]
 80065b6:	60a3      	str	r3, [r4, #8]
 80065b8:	e7f4      	b.n	80065a4 <__swsetup_r+0xb0>
 80065ba:	2000      	movs	r0, #0
 80065bc:	e7f7      	b.n	80065ae <__swsetup_r+0xba>
 80065be:	bf00      	nop
 80065c0:	20000010 	.word	0x20000010
 80065c4:	08007004 	.word	0x08007004
 80065c8:	08007024 	.word	0x08007024
 80065cc:	08006fe4 	.word	0x08006fe4

080065d0 <abort>:
 80065d0:	b508      	push	{r3, lr}
 80065d2:	2006      	movs	r0, #6
 80065d4:	f000 fa54 	bl	8006a80 <raise>
 80065d8:	2001      	movs	r0, #1
 80065da:	f7fa ffa5 	bl	8001528 <_exit>
	...

080065e0 <__sflush_r>:
 80065e0:	898a      	ldrh	r2, [r1, #12]
 80065e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065e6:	4605      	mov	r5, r0
 80065e8:	0710      	lsls	r0, r2, #28
 80065ea:	460c      	mov	r4, r1
 80065ec:	d458      	bmi.n	80066a0 <__sflush_r+0xc0>
 80065ee:	684b      	ldr	r3, [r1, #4]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	dc05      	bgt.n	8006600 <__sflush_r+0x20>
 80065f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	dc02      	bgt.n	8006600 <__sflush_r+0x20>
 80065fa:	2000      	movs	r0, #0
 80065fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006600:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006602:	2e00      	cmp	r6, #0
 8006604:	d0f9      	beq.n	80065fa <__sflush_r+0x1a>
 8006606:	2300      	movs	r3, #0
 8006608:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800660c:	682f      	ldr	r7, [r5, #0]
 800660e:	602b      	str	r3, [r5, #0]
 8006610:	d032      	beq.n	8006678 <__sflush_r+0x98>
 8006612:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006614:	89a3      	ldrh	r3, [r4, #12]
 8006616:	075a      	lsls	r2, r3, #29
 8006618:	d505      	bpl.n	8006626 <__sflush_r+0x46>
 800661a:	6863      	ldr	r3, [r4, #4]
 800661c:	1ac0      	subs	r0, r0, r3
 800661e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006620:	b10b      	cbz	r3, 8006626 <__sflush_r+0x46>
 8006622:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006624:	1ac0      	subs	r0, r0, r3
 8006626:	2300      	movs	r3, #0
 8006628:	4602      	mov	r2, r0
 800662a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800662c:	6a21      	ldr	r1, [r4, #32]
 800662e:	4628      	mov	r0, r5
 8006630:	47b0      	blx	r6
 8006632:	1c43      	adds	r3, r0, #1
 8006634:	89a3      	ldrh	r3, [r4, #12]
 8006636:	d106      	bne.n	8006646 <__sflush_r+0x66>
 8006638:	6829      	ldr	r1, [r5, #0]
 800663a:	291d      	cmp	r1, #29
 800663c:	d82c      	bhi.n	8006698 <__sflush_r+0xb8>
 800663e:	4a2a      	ldr	r2, [pc, #168]	; (80066e8 <__sflush_r+0x108>)
 8006640:	40ca      	lsrs	r2, r1
 8006642:	07d6      	lsls	r6, r2, #31
 8006644:	d528      	bpl.n	8006698 <__sflush_r+0xb8>
 8006646:	2200      	movs	r2, #0
 8006648:	6062      	str	r2, [r4, #4]
 800664a:	04d9      	lsls	r1, r3, #19
 800664c:	6922      	ldr	r2, [r4, #16]
 800664e:	6022      	str	r2, [r4, #0]
 8006650:	d504      	bpl.n	800665c <__sflush_r+0x7c>
 8006652:	1c42      	adds	r2, r0, #1
 8006654:	d101      	bne.n	800665a <__sflush_r+0x7a>
 8006656:	682b      	ldr	r3, [r5, #0]
 8006658:	b903      	cbnz	r3, 800665c <__sflush_r+0x7c>
 800665a:	6560      	str	r0, [r4, #84]	; 0x54
 800665c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800665e:	602f      	str	r7, [r5, #0]
 8006660:	2900      	cmp	r1, #0
 8006662:	d0ca      	beq.n	80065fa <__sflush_r+0x1a>
 8006664:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006668:	4299      	cmp	r1, r3
 800666a:	d002      	beq.n	8006672 <__sflush_r+0x92>
 800666c:	4628      	mov	r0, r5
 800666e:	f7ff faa5 	bl	8005bbc <_free_r>
 8006672:	2000      	movs	r0, #0
 8006674:	6360      	str	r0, [r4, #52]	; 0x34
 8006676:	e7c1      	b.n	80065fc <__sflush_r+0x1c>
 8006678:	6a21      	ldr	r1, [r4, #32]
 800667a:	2301      	movs	r3, #1
 800667c:	4628      	mov	r0, r5
 800667e:	47b0      	blx	r6
 8006680:	1c41      	adds	r1, r0, #1
 8006682:	d1c7      	bne.n	8006614 <__sflush_r+0x34>
 8006684:	682b      	ldr	r3, [r5, #0]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d0c4      	beq.n	8006614 <__sflush_r+0x34>
 800668a:	2b1d      	cmp	r3, #29
 800668c:	d001      	beq.n	8006692 <__sflush_r+0xb2>
 800668e:	2b16      	cmp	r3, #22
 8006690:	d101      	bne.n	8006696 <__sflush_r+0xb6>
 8006692:	602f      	str	r7, [r5, #0]
 8006694:	e7b1      	b.n	80065fa <__sflush_r+0x1a>
 8006696:	89a3      	ldrh	r3, [r4, #12]
 8006698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800669c:	81a3      	strh	r3, [r4, #12]
 800669e:	e7ad      	b.n	80065fc <__sflush_r+0x1c>
 80066a0:	690f      	ldr	r7, [r1, #16]
 80066a2:	2f00      	cmp	r7, #0
 80066a4:	d0a9      	beq.n	80065fa <__sflush_r+0x1a>
 80066a6:	0793      	lsls	r3, r2, #30
 80066a8:	680e      	ldr	r6, [r1, #0]
 80066aa:	bf08      	it	eq
 80066ac:	694b      	ldreq	r3, [r1, #20]
 80066ae:	600f      	str	r7, [r1, #0]
 80066b0:	bf18      	it	ne
 80066b2:	2300      	movne	r3, #0
 80066b4:	eba6 0807 	sub.w	r8, r6, r7
 80066b8:	608b      	str	r3, [r1, #8]
 80066ba:	f1b8 0f00 	cmp.w	r8, #0
 80066be:	dd9c      	ble.n	80065fa <__sflush_r+0x1a>
 80066c0:	6a21      	ldr	r1, [r4, #32]
 80066c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80066c4:	4643      	mov	r3, r8
 80066c6:	463a      	mov	r2, r7
 80066c8:	4628      	mov	r0, r5
 80066ca:	47b0      	blx	r6
 80066cc:	2800      	cmp	r0, #0
 80066ce:	dc06      	bgt.n	80066de <__sflush_r+0xfe>
 80066d0:	89a3      	ldrh	r3, [r4, #12]
 80066d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066d6:	81a3      	strh	r3, [r4, #12]
 80066d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066dc:	e78e      	b.n	80065fc <__sflush_r+0x1c>
 80066de:	4407      	add	r7, r0
 80066e0:	eba8 0800 	sub.w	r8, r8, r0
 80066e4:	e7e9      	b.n	80066ba <__sflush_r+0xda>
 80066e6:	bf00      	nop
 80066e8:	20400001 	.word	0x20400001

080066ec <_fflush_r>:
 80066ec:	b538      	push	{r3, r4, r5, lr}
 80066ee:	690b      	ldr	r3, [r1, #16]
 80066f0:	4605      	mov	r5, r0
 80066f2:	460c      	mov	r4, r1
 80066f4:	b913      	cbnz	r3, 80066fc <_fflush_r+0x10>
 80066f6:	2500      	movs	r5, #0
 80066f8:	4628      	mov	r0, r5
 80066fa:	bd38      	pop	{r3, r4, r5, pc}
 80066fc:	b118      	cbz	r0, 8006706 <_fflush_r+0x1a>
 80066fe:	6983      	ldr	r3, [r0, #24]
 8006700:	b90b      	cbnz	r3, 8006706 <_fflush_r+0x1a>
 8006702:	f000 f887 	bl	8006814 <__sinit>
 8006706:	4b14      	ldr	r3, [pc, #80]	; (8006758 <_fflush_r+0x6c>)
 8006708:	429c      	cmp	r4, r3
 800670a:	d11b      	bne.n	8006744 <_fflush_r+0x58>
 800670c:	686c      	ldr	r4, [r5, #4]
 800670e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d0ef      	beq.n	80066f6 <_fflush_r+0xa>
 8006716:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006718:	07d0      	lsls	r0, r2, #31
 800671a:	d404      	bmi.n	8006726 <_fflush_r+0x3a>
 800671c:	0599      	lsls	r1, r3, #22
 800671e:	d402      	bmi.n	8006726 <_fflush_r+0x3a>
 8006720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006722:	f000 f915 	bl	8006950 <__retarget_lock_acquire_recursive>
 8006726:	4628      	mov	r0, r5
 8006728:	4621      	mov	r1, r4
 800672a:	f7ff ff59 	bl	80065e0 <__sflush_r>
 800672e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006730:	07da      	lsls	r2, r3, #31
 8006732:	4605      	mov	r5, r0
 8006734:	d4e0      	bmi.n	80066f8 <_fflush_r+0xc>
 8006736:	89a3      	ldrh	r3, [r4, #12]
 8006738:	059b      	lsls	r3, r3, #22
 800673a:	d4dd      	bmi.n	80066f8 <_fflush_r+0xc>
 800673c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800673e:	f000 f908 	bl	8006952 <__retarget_lock_release_recursive>
 8006742:	e7d9      	b.n	80066f8 <_fflush_r+0xc>
 8006744:	4b05      	ldr	r3, [pc, #20]	; (800675c <_fflush_r+0x70>)
 8006746:	429c      	cmp	r4, r3
 8006748:	d101      	bne.n	800674e <_fflush_r+0x62>
 800674a:	68ac      	ldr	r4, [r5, #8]
 800674c:	e7df      	b.n	800670e <_fflush_r+0x22>
 800674e:	4b04      	ldr	r3, [pc, #16]	; (8006760 <_fflush_r+0x74>)
 8006750:	429c      	cmp	r4, r3
 8006752:	bf08      	it	eq
 8006754:	68ec      	ldreq	r4, [r5, #12]
 8006756:	e7da      	b.n	800670e <_fflush_r+0x22>
 8006758:	08007004 	.word	0x08007004
 800675c:	08007024 	.word	0x08007024
 8006760:	08006fe4 	.word	0x08006fe4

08006764 <std>:
 8006764:	2300      	movs	r3, #0
 8006766:	b510      	push	{r4, lr}
 8006768:	4604      	mov	r4, r0
 800676a:	e9c0 3300 	strd	r3, r3, [r0]
 800676e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006772:	6083      	str	r3, [r0, #8]
 8006774:	8181      	strh	r1, [r0, #12]
 8006776:	6643      	str	r3, [r0, #100]	; 0x64
 8006778:	81c2      	strh	r2, [r0, #14]
 800677a:	6183      	str	r3, [r0, #24]
 800677c:	4619      	mov	r1, r3
 800677e:	2208      	movs	r2, #8
 8006780:	305c      	adds	r0, #92	; 0x5c
 8006782:	f7fd fb59 	bl	8003e38 <memset>
 8006786:	4b05      	ldr	r3, [pc, #20]	; (800679c <std+0x38>)
 8006788:	6263      	str	r3, [r4, #36]	; 0x24
 800678a:	4b05      	ldr	r3, [pc, #20]	; (80067a0 <std+0x3c>)
 800678c:	62a3      	str	r3, [r4, #40]	; 0x28
 800678e:	4b05      	ldr	r3, [pc, #20]	; (80067a4 <std+0x40>)
 8006790:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006792:	4b05      	ldr	r3, [pc, #20]	; (80067a8 <std+0x44>)
 8006794:	6224      	str	r4, [r4, #32]
 8006796:	6323      	str	r3, [r4, #48]	; 0x30
 8006798:	bd10      	pop	{r4, pc}
 800679a:	bf00      	nop
 800679c:	08006ab9 	.word	0x08006ab9
 80067a0:	08006adb 	.word	0x08006adb
 80067a4:	08006b13 	.word	0x08006b13
 80067a8:	08006b37 	.word	0x08006b37

080067ac <_cleanup_r>:
 80067ac:	4901      	ldr	r1, [pc, #4]	; (80067b4 <_cleanup_r+0x8>)
 80067ae:	f000 b8af 	b.w	8006910 <_fwalk_reent>
 80067b2:	bf00      	nop
 80067b4:	080066ed 	.word	0x080066ed

080067b8 <__sfmoreglue>:
 80067b8:	b570      	push	{r4, r5, r6, lr}
 80067ba:	2268      	movs	r2, #104	; 0x68
 80067bc:	1e4d      	subs	r5, r1, #1
 80067be:	4355      	muls	r5, r2
 80067c0:	460e      	mov	r6, r1
 80067c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80067c6:	f7ff fa65 	bl	8005c94 <_malloc_r>
 80067ca:	4604      	mov	r4, r0
 80067cc:	b140      	cbz	r0, 80067e0 <__sfmoreglue+0x28>
 80067ce:	2100      	movs	r1, #0
 80067d0:	e9c0 1600 	strd	r1, r6, [r0]
 80067d4:	300c      	adds	r0, #12
 80067d6:	60a0      	str	r0, [r4, #8]
 80067d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80067dc:	f7fd fb2c 	bl	8003e38 <memset>
 80067e0:	4620      	mov	r0, r4
 80067e2:	bd70      	pop	{r4, r5, r6, pc}

080067e4 <__sfp_lock_acquire>:
 80067e4:	4801      	ldr	r0, [pc, #4]	; (80067ec <__sfp_lock_acquire+0x8>)
 80067e6:	f000 b8b3 	b.w	8006950 <__retarget_lock_acquire_recursive>
 80067ea:	bf00      	nop
 80067ec:	200002f1 	.word	0x200002f1

080067f0 <__sfp_lock_release>:
 80067f0:	4801      	ldr	r0, [pc, #4]	; (80067f8 <__sfp_lock_release+0x8>)
 80067f2:	f000 b8ae 	b.w	8006952 <__retarget_lock_release_recursive>
 80067f6:	bf00      	nop
 80067f8:	200002f1 	.word	0x200002f1

080067fc <__sinit_lock_acquire>:
 80067fc:	4801      	ldr	r0, [pc, #4]	; (8006804 <__sinit_lock_acquire+0x8>)
 80067fe:	f000 b8a7 	b.w	8006950 <__retarget_lock_acquire_recursive>
 8006802:	bf00      	nop
 8006804:	200002f2 	.word	0x200002f2

08006808 <__sinit_lock_release>:
 8006808:	4801      	ldr	r0, [pc, #4]	; (8006810 <__sinit_lock_release+0x8>)
 800680a:	f000 b8a2 	b.w	8006952 <__retarget_lock_release_recursive>
 800680e:	bf00      	nop
 8006810:	200002f2 	.word	0x200002f2

08006814 <__sinit>:
 8006814:	b510      	push	{r4, lr}
 8006816:	4604      	mov	r4, r0
 8006818:	f7ff fff0 	bl	80067fc <__sinit_lock_acquire>
 800681c:	69a3      	ldr	r3, [r4, #24]
 800681e:	b11b      	cbz	r3, 8006828 <__sinit+0x14>
 8006820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006824:	f7ff bff0 	b.w	8006808 <__sinit_lock_release>
 8006828:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800682c:	6523      	str	r3, [r4, #80]	; 0x50
 800682e:	4b13      	ldr	r3, [pc, #76]	; (800687c <__sinit+0x68>)
 8006830:	4a13      	ldr	r2, [pc, #76]	; (8006880 <__sinit+0x6c>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	62a2      	str	r2, [r4, #40]	; 0x28
 8006836:	42a3      	cmp	r3, r4
 8006838:	bf04      	itt	eq
 800683a:	2301      	moveq	r3, #1
 800683c:	61a3      	streq	r3, [r4, #24]
 800683e:	4620      	mov	r0, r4
 8006840:	f000 f820 	bl	8006884 <__sfp>
 8006844:	6060      	str	r0, [r4, #4]
 8006846:	4620      	mov	r0, r4
 8006848:	f000 f81c 	bl	8006884 <__sfp>
 800684c:	60a0      	str	r0, [r4, #8]
 800684e:	4620      	mov	r0, r4
 8006850:	f000 f818 	bl	8006884 <__sfp>
 8006854:	2200      	movs	r2, #0
 8006856:	60e0      	str	r0, [r4, #12]
 8006858:	2104      	movs	r1, #4
 800685a:	6860      	ldr	r0, [r4, #4]
 800685c:	f7ff ff82 	bl	8006764 <std>
 8006860:	68a0      	ldr	r0, [r4, #8]
 8006862:	2201      	movs	r2, #1
 8006864:	2109      	movs	r1, #9
 8006866:	f7ff ff7d 	bl	8006764 <std>
 800686a:	68e0      	ldr	r0, [r4, #12]
 800686c:	2202      	movs	r2, #2
 800686e:	2112      	movs	r1, #18
 8006870:	f7ff ff78 	bl	8006764 <std>
 8006874:	2301      	movs	r3, #1
 8006876:	61a3      	str	r3, [r4, #24]
 8006878:	e7d2      	b.n	8006820 <__sinit+0xc>
 800687a:	bf00      	nop
 800687c:	08006c6c 	.word	0x08006c6c
 8006880:	080067ad 	.word	0x080067ad

08006884 <__sfp>:
 8006884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006886:	4607      	mov	r7, r0
 8006888:	f7ff ffac 	bl	80067e4 <__sfp_lock_acquire>
 800688c:	4b1e      	ldr	r3, [pc, #120]	; (8006908 <__sfp+0x84>)
 800688e:	681e      	ldr	r6, [r3, #0]
 8006890:	69b3      	ldr	r3, [r6, #24]
 8006892:	b913      	cbnz	r3, 800689a <__sfp+0x16>
 8006894:	4630      	mov	r0, r6
 8006896:	f7ff ffbd 	bl	8006814 <__sinit>
 800689a:	3648      	adds	r6, #72	; 0x48
 800689c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068a0:	3b01      	subs	r3, #1
 80068a2:	d503      	bpl.n	80068ac <__sfp+0x28>
 80068a4:	6833      	ldr	r3, [r6, #0]
 80068a6:	b30b      	cbz	r3, 80068ec <__sfp+0x68>
 80068a8:	6836      	ldr	r6, [r6, #0]
 80068aa:	e7f7      	b.n	800689c <__sfp+0x18>
 80068ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80068b0:	b9d5      	cbnz	r5, 80068e8 <__sfp+0x64>
 80068b2:	4b16      	ldr	r3, [pc, #88]	; (800690c <__sfp+0x88>)
 80068b4:	60e3      	str	r3, [r4, #12]
 80068b6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80068ba:	6665      	str	r5, [r4, #100]	; 0x64
 80068bc:	f000 f847 	bl	800694e <__retarget_lock_init_recursive>
 80068c0:	f7ff ff96 	bl	80067f0 <__sfp_lock_release>
 80068c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80068c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80068cc:	6025      	str	r5, [r4, #0]
 80068ce:	61a5      	str	r5, [r4, #24]
 80068d0:	2208      	movs	r2, #8
 80068d2:	4629      	mov	r1, r5
 80068d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80068d8:	f7fd faae 	bl	8003e38 <memset>
 80068dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80068e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80068e4:	4620      	mov	r0, r4
 80068e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068e8:	3468      	adds	r4, #104	; 0x68
 80068ea:	e7d9      	b.n	80068a0 <__sfp+0x1c>
 80068ec:	2104      	movs	r1, #4
 80068ee:	4638      	mov	r0, r7
 80068f0:	f7ff ff62 	bl	80067b8 <__sfmoreglue>
 80068f4:	4604      	mov	r4, r0
 80068f6:	6030      	str	r0, [r6, #0]
 80068f8:	2800      	cmp	r0, #0
 80068fa:	d1d5      	bne.n	80068a8 <__sfp+0x24>
 80068fc:	f7ff ff78 	bl	80067f0 <__sfp_lock_release>
 8006900:	230c      	movs	r3, #12
 8006902:	603b      	str	r3, [r7, #0]
 8006904:	e7ee      	b.n	80068e4 <__sfp+0x60>
 8006906:	bf00      	nop
 8006908:	08006c6c 	.word	0x08006c6c
 800690c:	ffff0001 	.word	0xffff0001

08006910 <_fwalk_reent>:
 8006910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006914:	4606      	mov	r6, r0
 8006916:	4688      	mov	r8, r1
 8006918:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800691c:	2700      	movs	r7, #0
 800691e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006922:	f1b9 0901 	subs.w	r9, r9, #1
 8006926:	d505      	bpl.n	8006934 <_fwalk_reent+0x24>
 8006928:	6824      	ldr	r4, [r4, #0]
 800692a:	2c00      	cmp	r4, #0
 800692c:	d1f7      	bne.n	800691e <_fwalk_reent+0xe>
 800692e:	4638      	mov	r0, r7
 8006930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006934:	89ab      	ldrh	r3, [r5, #12]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d907      	bls.n	800694a <_fwalk_reent+0x3a>
 800693a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800693e:	3301      	adds	r3, #1
 8006940:	d003      	beq.n	800694a <_fwalk_reent+0x3a>
 8006942:	4629      	mov	r1, r5
 8006944:	4630      	mov	r0, r6
 8006946:	47c0      	blx	r8
 8006948:	4307      	orrs	r7, r0
 800694a:	3568      	adds	r5, #104	; 0x68
 800694c:	e7e9      	b.n	8006922 <_fwalk_reent+0x12>

0800694e <__retarget_lock_init_recursive>:
 800694e:	4770      	bx	lr

08006950 <__retarget_lock_acquire_recursive>:
 8006950:	4770      	bx	lr

08006952 <__retarget_lock_release_recursive>:
 8006952:	4770      	bx	lr

08006954 <__swhatbuf_r>:
 8006954:	b570      	push	{r4, r5, r6, lr}
 8006956:	460e      	mov	r6, r1
 8006958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800695c:	2900      	cmp	r1, #0
 800695e:	b096      	sub	sp, #88	; 0x58
 8006960:	4614      	mov	r4, r2
 8006962:	461d      	mov	r5, r3
 8006964:	da08      	bge.n	8006978 <__swhatbuf_r+0x24>
 8006966:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800696a:	2200      	movs	r2, #0
 800696c:	602a      	str	r2, [r5, #0]
 800696e:	061a      	lsls	r2, r3, #24
 8006970:	d410      	bmi.n	8006994 <__swhatbuf_r+0x40>
 8006972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006976:	e00e      	b.n	8006996 <__swhatbuf_r+0x42>
 8006978:	466a      	mov	r2, sp
 800697a:	f000 f903 	bl	8006b84 <_fstat_r>
 800697e:	2800      	cmp	r0, #0
 8006980:	dbf1      	blt.n	8006966 <__swhatbuf_r+0x12>
 8006982:	9a01      	ldr	r2, [sp, #4]
 8006984:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006988:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800698c:	425a      	negs	r2, r3
 800698e:	415a      	adcs	r2, r3
 8006990:	602a      	str	r2, [r5, #0]
 8006992:	e7ee      	b.n	8006972 <__swhatbuf_r+0x1e>
 8006994:	2340      	movs	r3, #64	; 0x40
 8006996:	2000      	movs	r0, #0
 8006998:	6023      	str	r3, [r4, #0]
 800699a:	b016      	add	sp, #88	; 0x58
 800699c:	bd70      	pop	{r4, r5, r6, pc}
	...

080069a0 <__smakebuf_r>:
 80069a0:	898b      	ldrh	r3, [r1, #12]
 80069a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069a4:	079d      	lsls	r5, r3, #30
 80069a6:	4606      	mov	r6, r0
 80069a8:	460c      	mov	r4, r1
 80069aa:	d507      	bpl.n	80069bc <__smakebuf_r+0x1c>
 80069ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069b0:	6023      	str	r3, [r4, #0]
 80069b2:	6123      	str	r3, [r4, #16]
 80069b4:	2301      	movs	r3, #1
 80069b6:	6163      	str	r3, [r4, #20]
 80069b8:	b002      	add	sp, #8
 80069ba:	bd70      	pop	{r4, r5, r6, pc}
 80069bc:	ab01      	add	r3, sp, #4
 80069be:	466a      	mov	r2, sp
 80069c0:	f7ff ffc8 	bl	8006954 <__swhatbuf_r>
 80069c4:	9900      	ldr	r1, [sp, #0]
 80069c6:	4605      	mov	r5, r0
 80069c8:	4630      	mov	r0, r6
 80069ca:	f7ff f963 	bl	8005c94 <_malloc_r>
 80069ce:	b948      	cbnz	r0, 80069e4 <__smakebuf_r+0x44>
 80069d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069d4:	059a      	lsls	r2, r3, #22
 80069d6:	d4ef      	bmi.n	80069b8 <__smakebuf_r+0x18>
 80069d8:	f023 0303 	bic.w	r3, r3, #3
 80069dc:	f043 0302 	orr.w	r3, r3, #2
 80069e0:	81a3      	strh	r3, [r4, #12]
 80069e2:	e7e3      	b.n	80069ac <__smakebuf_r+0xc>
 80069e4:	4b0d      	ldr	r3, [pc, #52]	; (8006a1c <__smakebuf_r+0x7c>)
 80069e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80069e8:	89a3      	ldrh	r3, [r4, #12]
 80069ea:	6020      	str	r0, [r4, #0]
 80069ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069f0:	81a3      	strh	r3, [r4, #12]
 80069f2:	9b00      	ldr	r3, [sp, #0]
 80069f4:	6163      	str	r3, [r4, #20]
 80069f6:	9b01      	ldr	r3, [sp, #4]
 80069f8:	6120      	str	r0, [r4, #16]
 80069fa:	b15b      	cbz	r3, 8006a14 <__smakebuf_r+0x74>
 80069fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a00:	4630      	mov	r0, r6
 8006a02:	f000 f8d1 	bl	8006ba8 <_isatty_r>
 8006a06:	b128      	cbz	r0, 8006a14 <__smakebuf_r+0x74>
 8006a08:	89a3      	ldrh	r3, [r4, #12]
 8006a0a:	f023 0303 	bic.w	r3, r3, #3
 8006a0e:	f043 0301 	orr.w	r3, r3, #1
 8006a12:	81a3      	strh	r3, [r4, #12]
 8006a14:	89a0      	ldrh	r0, [r4, #12]
 8006a16:	4305      	orrs	r5, r0
 8006a18:	81a5      	strh	r5, [r4, #12]
 8006a1a:	e7cd      	b.n	80069b8 <__smakebuf_r+0x18>
 8006a1c:	080067ad 	.word	0x080067ad

08006a20 <_malloc_usable_size_r>:
 8006a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a24:	1f18      	subs	r0, r3, #4
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	bfbc      	itt	lt
 8006a2a:	580b      	ldrlt	r3, [r1, r0]
 8006a2c:	18c0      	addlt	r0, r0, r3
 8006a2e:	4770      	bx	lr

08006a30 <_raise_r>:
 8006a30:	291f      	cmp	r1, #31
 8006a32:	b538      	push	{r3, r4, r5, lr}
 8006a34:	4604      	mov	r4, r0
 8006a36:	460d      	mov	r5, r1
 8006a38:	d904      	bls.n	8006a44 <_raise_r+0x14>
 8006a3a:	2316      	movs	r3, #22
 8006a3c:	6003      	str	r3, [r0, #0]
 8006a3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a42:	bd38      	pop	{r3, r4, r5, pc}
 8006a44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006a46:	b112      	cbz	r2, 8006a4e <_raise_r+0x1e>
 8006a48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006a4c:	b94b      	cbnz	r3, 8006a62 <_raise_r+0x32>
 8006a4e:	4620      	mov	r0, r4
 8006a50:	f000 f830 	bl	8006ab4 <_getpid_r>
 8006a54:	462a      	mov	r2, r5
 8006a56:	4601      	mov	r1, r0
 8006a58:	4620      	mov	r0, r4
 8006a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a5e:	f000 b817 	b.w	8006a90 <_kill_r>
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d00a      	beq.n	8006a7c <_raise_r+0x4c>
 8006a66:	1c59      	adds	r1, r3, #1
 8006a68:	d103      	bne.n	8006a72 <_raise_r+0x42>
 8006a6a:	2316      	movs	r3, #22
 8006a6c:	6003      	str	r3, [r0, #0]
 8006a6e:	2001      	movs	r0, #1
 8006a70:	e7e7      	b.n	8006a42 <_raise_r+0x12>
 8006a72:	2400      	movs	r4, #0
 8006a74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006a78:	4628      	mov	r0, r5
 8006a7a:	4798      	blx	r3
 8006a7c:	2000      	movs	r0, #0
 8006a7e:	e7e0      	b.n	8006a42 <_raise_r+0x12>

08006a80 <raise>:
 8006a80:	4b02      	ldr	r3, [pc, #8]	; (8006a8c <raise+0xc>)
 8006a82:	4601      	mov	r1, r0
 8006a84:	6818      	ldr	r0, [r3, #0]
 8006a86:	f7ff bfd3 	b.w	8006a30 <_raise_r>
 8006a8a:	bf00      	nop
 8006a8c:	20000010 	.word	0x20000010

08006a90 <_kill_r>:
 8006a90:	b538      	push	{r3, r4, r5, lr}
 8006a92:	4d07      	ldr	r5, [pc, #28]	; (8006ab0 <_kill_r+0x20>)
 8006a94:	2300      	movs	r3, #0
 8006a96:	4604      	mov	r4, r0
 8006a98:	4608      	mov	r0, r1
 8006a9a:	4611      	mov	r1, r2
 8006a9c:	602b      	str	r3, [r5, #0]
 8006a9e:	f7fa fd33 	bl	8001508 <_kill>
 8006aa2:	1c43      	adds	r3, r0, #1
 8006aa4:	d102      	bne.n	8006aac <_kill_r+0x1c>
 8006aa6:	682b      	ldr	r3, [r5, #0]
 8006aa8:	b103      	cbz	r3, 8006aac <_kill_r+0x1c>
 8006aaa:	6023      	str	r3, [r4, #0]
 8006aac:	bd38      	pop	{r3, r4, r5, pc}
 8006aae:	bf00      	nop
 8006ab0:	200002ec 	.word	0x200002ec

08006ab4 <_getpid_r>:
 8006ab4:	f7fa bd20 	b.w	80014f8 <_getpid>

08006ab8 <__sread>:
 8006ab8:	b510      	push	{r4, lr}
 8006aba:	460c      	mov	r4, r1
 8006abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ac0:	f000 f894 	bl	8006bec <_read_r>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	bfab      	itete	ge
 8006ac8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006aca:	89a3      	ldrhlt	r3, [r4, #12]
 8006acc:	181b      	addge	r3, r3, r0
 8006ace:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006ad2:	bfac      	ite	ge
 8006ad4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ad6:	81a3      	strhlt	r3, [r4, #12]
 8006ad8:	bd10      	pop	{r4, pc}

08006ada <__swrite>:
 8006ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ade:	461f      	mov	r7, r3
 8006ae0:	898b      	ldrh	r3, [r1, #12]
 8006ae2:	05db      	lsls	r3, r3, #23
 8006ae4:	4605      	mov	r5, r0
 8006ae6:	460c      	mov	r4, r1
 8006ae8:	4616      	mov	r6, r2
 8006aea:	d505      	bpl.n	8006af8 <__swrite+0x1e>
 8006aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006af0:	2302      	movs	r3, #2
 8006af2:	2200      	movs	r2, #0
 8006af4:	f000 f868 	bl	8006bc8 <_lseek_r>
 8006af8:	89a3      	ldrh	r3, [r4, #12]
 8006afa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006afe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b02:	81a3      	strh	r3, [r4, #12]
 8006b04:	4632      	mov	r2, r6
 8006b06:	463b      	mov	r3, r7
 8006b08:	4628      	mov	r0, r5
 8006b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b0e:	f000 b817 	b.w	8006b40 <_write_r>

08006b12 <__sseek>:
 8006b12:	b510      	push	{r4, lr}
 8006b14:	460c      	mov	r4, r1
 8006b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b1a:	f000 f855 	bl	8006bc8 <_lseek_r>
 8006b1e:	1c43      	adds	r3, r0, #1
 8006b20:	89a3      	ldrh	r3, [r4, #12]
 8006b22:	bf15      	itete	ne
 8006b24:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b2e:	81a3      	strheq	r3, [r4, #12]
 8006b30:	bf18      	it	ne
 8006b32:	81a3      	strhne	r3, [r4, #12]
 8006b34:	bd10      	pop	{r4, pc}

08006b36 <__sclose>:
 8006b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b3a:	f000 b813 	b.w	8006b64 <_close_r>
	...

08006b40 <_write_r>:
 8006b40:	b538      	push	{r3, r4, r5, lr}
 8006b42:	4d07      	ldr	r5, [pc, #28]	; (8006b60 <_write_r+0x20>)
 8006b44:	4604      	mov	r4, r0
 8006b46:	4608      	mov	r0, r1
 8006b48:	4611      	mov	r1, r2
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	602a      	str	r2, [r5, #0]
 8006b4e:	461a      	mov	r2, r3
 8006b50:	f7fa fd11 	bl	8001576 <_write>
 8006b54:	1c43      	adds	r3, r0, #1
 8006b56:	d102      	bne.n	8006b5e <_write_r+0x1e>
 8006b58:	682b      	ldr	r3, [r5, #0]
 8006b5a:	b103      	cbz	r3, 8006b5e <_write_r+0x1e>
 8006b5c:	6023      	str	r3, [r4, #0]
 8006b5e:	bd38      	pop	{r3, r4, r5, pc}
 8006b60:	200002ec 	.word	0x200002ec

08006b64 <_close_r>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	4d06      	ldr	r5, [pc, #24]	; (8006b80 <_close_r+0x1c>)
 8006b68:	2300      	movs	r3, #0
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	602b      	str	r3, [r5, #0]
 8006b70:	f7fa fd1d 	bl	80015ae <_close>
 8006b74:	1c43      	adds	r3, r0, #1
 8006b76:	d102      	bne.n	8006b7e <_close_r+0x1a>
 8006b78:	682b      	ldr	r3, [r5, #0]
 8006b7a:	b103      	cbz	r3, 8006b7e <_close_r+0x1a>
 8006b7c:	6023      	str	r3, [r4, #0]
 8006b7e:	bd38      	pop	{r3, r4, r5, pc}
 8006b80:	200002ec 	.word	0x200002ec

08006b84 <_fstat_r>:
 8006b84:	b538      	push	{r3, r4, r5, lr}
 8006b86:	4d07      	ldr	r5, [pc, #28]	; (8006ba4 <_fstat_r+0x20>)
 8006b88:	2300      	movs	r3, #0
 8006b8a:	4604      	mov	r4, r0
 8006b8c:	4608      	mov	r0, r1
 8006b8e:	4611      	mov	r1, r2
 8006b90:	602b      	str	r3, [r5, #0]
 8006b92:	f7fa fd18 	bl	80015c6 <_fstat>
 8006b96:	1c43      	adds	r3, r0, #1
 8006b98:	d102      	bne.n	8006ba0 <_fstat_r+0x1c>
 8006b9a:	682b      	ldr	r3, [r5, #0]
 8006b9c:	b103      	cbz	r3, 8006ba0 <_fstat_r+0x1c>
 8006b9e:	6023      	str	r3, [r4, #0]
 8006ba0:	bd38      	pop	{r3, r4, r5, pc}
 8006ba2:	bf00      	nop
 8006ba4:	200002ec 	.word	0x200002ec

08006ba8 <_isatty_r>:
 8006ba8:	b538      	push	{r3, r4, r5, lr}
 8006baa:	4d06      	ldr	r5, [pc, #24]	; (8006bc4 <_isatty_r+0x1c>)
 8006bac:	2300      	movs	r3, #0
 8006bae:	4604      	mov	r4, r0
 8006bb0:	4608      	mov	r0, r1
 8006bb2:	602b      	str	r3, [r5, #0]
 8006bb4:	f7fa fd17 	bl	80015e6 <_isatty>
 8006bb8:	1c43      	adds	r3, r0, #1
 8006bba:	d102      	bne.n	8006bc2 <_isatty_r+0x1a>
 8006bbc:	682b      	ldr	r3, [r5, #0]
 8006bbe:	b103      	cbz	r3, 8006bc2 <_isatty_r+0x1a>
 8006bc0:	6023      	str	r3, [r4, #0]
 8006bc2:	bd38      	pop	{r3, r4, r5, pc}
 8006bc4:	200002ec 	.word	0x200002ec

08006bc8 <_lseek_r>:
 8006bc8:	b538      	push	{r3, r4, r5, lr}
 8006bca:	4d07      	ldr	r5, [pc, #28]	; (8006be8 <_lseek_r+0x20>)
 8006bcc:	4604      	mov	r4, r0
 8006bce:	4608      	mov	r0, r1
 8006bd0:	4611      	mov	r1, r2
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	602a      	str	r2, [r5, #0]
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	f7fa fd10 	bl	80015fc <_lseek>
 8006bdc:	1c43      	adds	r3, r0, #1
 8006bde:	d102      	bne.n	8006be6 <_lseek_r+0x1e>
 8006be0:	682b      	ldr	r3, [r5, #0]
 8006be2:	b103      	cbz	r3, 8006be6 <_lseek_r+0x1e>
 8006be4:	6023      	str	r3, [r4, #0]
 8006be6:	bd38      	pop	{r3, r4, r5, pc}
 8006be8:	200002ec 	.word	0x200002ec

08006bec <_read_r>:
 8006bec:	b538      	push	{r3, r4, r5, lr}
 8006bee:	4d07      	ldr	r5, [pc, #28]	; (8006c0c <_read_r+0x20>)
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	4608      	mov	r0, r1
 8006bf4:	4611      	mov	r1, r2
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	602a      	str	r2, [r5, #0]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	f7fa fc9e 	bl	800153c <_read>
 8006c00:	1c43      	adds	r3, r0, #1
 8006c02:	d102      	bne.n	8006c0a <_read_r+0x1e>
 8006c04:	682b      	ldr	r3, [r5, #0]
 8006c06:	b103      	cbz	r3, 8006c0a <_read_r+0x1e>
 8006c08:	6023      	str	r3, [r4, #0]
 8006c0a:	bd38      	pop	{r3, r4, r5, pc}
 8006c0c:	200002ec 	.word	0x200002ec

08006c10 <_init>:
 8006c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c12:	bf00      	nop
 8006c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c16:	bc08      	pop	{r3}
 8006c18:	469e      	mov	lr, r3
 8006c1a:	4770      	bx	lr

08006c1c <_fini>:
 8006c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c1e:	bf00      	nop
 8006c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c22:	bc08      	pop	{r3}
 8006c24:	469e      	mov	lr, r3
 8006c26:	4770      	bx	lr
