

================================================================
== Synthesis Summary Report of 'GAT_compute_one_graph'
================================================================
+ General Information: 
    * Date:           Wed Nov  3 22:47:56 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        project_1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+---------------+-----+
    |                                             Modules                                            |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |            |            |              |               |     |
    |                                             & Loops                                            |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |     DSP    |      FF      |      LUT      | URAM|
    +------------------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+---------------+-----+
    |+ GAT_compute_one_graph                                                                         |  Timing|  -0.00|   975212|  3.901e+06|         -|   975213|      -|        no|  925 (214%)|  499 (138%)|  115489 (81%)|  148005 (209%)|    -|
    | + grp_load_weights_first_layer_fu_4916                                                         |  Timing|  -0.00|     1327|  5.308e+03|         -|     1327|      -|        no|           -|           -|     496 (~0%)|      1106 (1%)|    -|
    |  + grp_load_weights_first_layer_Pipeline_VITIS_LOOP_274_1_VITIS_LOOP_275_2_fu_200              |  Timing|  -0.00|       67|    268.000|         -|       67|      -|        no|           -|           -|      49 (~0%)|      134 (~0%)|    -|
    |   o VITIS_LOOP_274_1_VITIS_LOOP_275_2                                                          |       -|   2.92|       65|    260.000|         3|        1|     64|       yes|           -|           -|             -|              -|    -|
    |  + grp_load_weights_first_layer_Pipeline_VITIS_LOOP_280_3_VITIS_LOOP_281_4_fu_239              |  Timing|  -0.00|       67|    268.000|         -|       67|      -|        no|           -|           -|      49 (~0%)|      134 (~0%)|    -|
    |   o VITIS_LOOP_280_3_VITIS_LOOP_281_4                                                          |       -|   2.92|       65|    260.000|         3|        1|     64|       yes|           -|           -|             -|              -|    -|
    |  + grp_load_weights_first_layer_Pipeline_VITIS_LOOP_286_5_VITIS_LOOP_287_6_fu_278              |  Timing|  -0.00|      579|  2.316e+03|         -|      579|      -|        no|           -|           -|      55 (~0%)|      143 (~0%)|    -|
    |   o VITIS_LOOP_286_5_VITIS_LOOP_287_6                                                          |       -|   2.92|      577|  2.308e+03|         3|        1|    576|       yes|           -|           -|             -|              -|    -|
    |  + grp_load_weights_first_layer_Pipeline_VITIS_LOOP_292_7_VITIS_LOOP_293_8_fu_303              |  Timing|  -0.00|      579|  2.316e+03|         -|      579|      -|        no|           -|           -|      55 (~0%)|      143 (~0%)|    -|
    |   o VITIS_LOOP_292_7_VITIS_LOOP_293_8                                                          |       -|   2.92|      577|  2.308e+03|         3|        1|    576|       yes|           -|           -|             -|              -|    -|
    | + grp_load_weights_one_layer_fu_5026                                                           |  Timing|  -0.00|     8760|  3.504e+04|         -|     8760|      -|        no|           -|           -|     714 (~0%)|      1215 (1%)|    -|
    |  + grp_load_weights_one_layer_Pipeline_VITIS_LOOP_316_5_VITIS_LOOP_317_6_fu_930                |  Timing|  -0.00|     4099|  1.640e+04|         -|     4099|      -|        no|           -|           -|      76 (~0%)|      170 (~0%)|    -|
    |   o VITIS_LOOP_316_5_VITIS_LOOP_317_6                                                          |       -|   2.92|     4097|  1.639e+04|         3|        1|   4096|       yes|           -|           -|             -|              -|    -|
    |  + grp_load_weights_one_layer_Pipeline_VITIS_LOOP_322_7_VITIS_LOOP_323_8_fu_1066               |  Timing|  -0.00|     4099|  1.640e+04|         -|     4099|      -|        no|           -|           -|      76 (~0%)|      170 (~0%)|    -|
    |   o VITIS_LOOP_322_7_VITIS_LOOP_323_8                                                          |       -|   2.92|     4097|  1.639e+04|         3|        1|   4096|       yes|           -|           -|             -|              -|    -|
    |  o VITIS_LOOP_304_1                                                                            |       -|   2.92|      264|  1.056e+03|        66|        -|      4|        no|           -|           -|             -|              -|    -|
    |   o VITIS_LOOP_305_2                                                                           |       -|   2.92|       64|    256.000|         4|        -|     16|        no|           -|           -|             -|              -|    -|
    |  o VITIS_LOOP_310_3                                                                            |       -|   2.92|      264|  1.056e+03|        66|        -|      4|        no|           -|           -|             -|              -|    -|
    |   o VITIS_LOOP_311_4                                                                           |       -|   2.92|       64|    256.000|         4|        -|     16|        no|           -|           -|             -|              -|    -|
    | + grp_load_misc_weights_fu_5357                                                                |  Timing|  -0.00|       28|    112.000|         -|       28|      -|        no|           -|           -|     122 (~0%)|      299 (~0%)|    -|
    |  + grp_load_misc_weights_Pipeline_VITIS_LOOP_339_2_fu_75                                       |  Timing|  -0.00|       19|     76.000|         -|       19|      -|        no|           -|           -|      49 (~0%)|       73 (~0%)|    -|
    |   o VITIS_LOOP_339_2                                                                           |       -|   2.92|       17|     68.000|         3|        1|     16|       yes|           -|           -|             -|              -|    -|
    | + grp_load_graph_fu_5369                                                                       |  Timing|  -0.00|      274|  1.096e+03|         -|      274|      -|        no|           -|           -|     236 (~0%)|      526 (~0%)|    -|
    |  + grp_load_graph_Pipeline_VITIS_LOOP_359_1_VITIS_LOOP_360_2_fu_204                            |  Timing|  -0.00|      174|    696.000|         -|      174|      -|        no|           -|           -|      33 (~0%)|      137 (~0%)|    -|
    |   o VITIS_LOOP_359_1_VITIS_LOOP_360_2                                                          |       -|   2.92|      172|    688.000|         3|        1|    171|       yes|           -|           -|             -|              -|    -|
    |  + grp_load_graph_Pipeline_VITIS_LOOP_365_3_fu_229                                             |  Timing|  -0.00|       83|    332.000|         -|       83|      -|        no|           -|           -|      59 (~0%)|       75 (~0%)|    -|
    |   o VITIS_LOOP_365_3                                                                           |       -|   2.92|       81|    324.000|         3|        1|     80|       yes|           -|           -|             -|              -|    -|
    | + grp_compute_connectivity_mask_fu_5397                                                        |       -|   0.03|    10517|  4.207e+04|         -|    10517|      -|        no|    81 (18%)|           -|    1393 (~0%)|     9650 (13%)|    -|
    |  + grp_compute_connectivity_mask_Pipeline_1_fu_218                                             |       -|   0.03|    10002|  4.001e+04|         -|    10002|      -|        no|           -|           -|      59 (~0%)|      162 (~0%)|    -|
    |   o Loop 1                                                                                     |       -|   2.92|    10000|  4.000e+04|         1|        1|  10000|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_385_1_fu_422                              |       -|   0.22|      122|    488.000|         -|      122|      -|        no|           -|           -|     758 (~0%)|      644 (~0%)|    -|
    |   o VITIS_LOOP_385_1                                                                           |       -|   2.92|      120|    480.000|         4|        3|     40|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_390_2_fu_628                              |       -|   0.36|       22|     88.000|         -|       22|      -|        no|           -|           -|     275 (~0%)|      202 (~0%)|    -|
    |   o VITIS_LOOP_390_2                                                                           |       -|   2.92|       20|     80.000|         3|        1|     19|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_394_3_VITIS_LOOP_395_4_fu_670             |       -|   0.13|      364|  1.456e+03|         -|      364|      -|        no|           -|           -|     289 (~0%)|      592 (~0%)|    -|
    |   o VITIS_LOOP_394_3_VITIS_LOOP_395_4                                                          |       -|   2.92|      362|  1.448e+03|         3|        1|    361|       yes|           -|           -|             -|              -|    -|
    | + grp_CONV_fu_5603                                                                             |  Timing|  -0.00|   185586|  7.423e+05|         -|   185586|      -|        no|  639 (147%)|  488 (135%)|   98910 (70%)|  114061 (161%)|    -|
    |  + grp_compute_nodes_features_proj_fu_1522                                                     |       -|   0.21|    89985|  3.599e+05|         -|    89985|      -|        no|           -|     3 (~0%)|     4008 (2%)|       901 (1%)|    -|
    |   + grp_compute_nodes_features_proj_Pipeline_VITIS_LOOP_39_3_fu_10438                          |       -|   0.24|       69|    276.000|         -|       69|      -|        no|           -|     3 (~0%)|     361 (~0%)|       743 (1%)|    -|
    |    o VITIS_LOOP_39_3                                                                           |       -|   2.92|       67|    268.000|         5|        1|     64|       yes|           -|           -|             -|              -|    -|
    |   o VITIS_LOOP_36_1_VITIS_LOOP_37_2                                                            |       -|   2.92|    89984|  3.599e+05|        74|        -|   1216|        no|           -|           -|             -|              -|    -|
    |  + grp_compute_scores_source_fu_2394                                                           |       -|   0.07|       89|    356.000|         -|       89|      -|        no|           -|     1 (~0%)|     2284 (1%)|    11335 (16%)|    -|
    |   o VITIS_LOOP_55_1_VITIS_LOOP_56_2                                                            |       -|   2.92|       87|    348.000|        13|        1|     76|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_scores_target_fu_3041                                                           |       -|   0.07|       89|    356.000|         -|       89|      -|        no|           -|           -|     3470 (2%)|    11913 (16%)|    -|
    |   o VITIS_LOOP_72_1_VITIS_LOOP_73_2                                                            |       -|   2.92|       87|    348.000|        13|        1|     76|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_all_scores_fu_3724                                                              |       -|   0.20|       86|    344.000|         -|       86|      -|        no|           -|     20 (5%)|     4231 (2%)|      5084 (7%)|    -|
    |   o VITIS_LOOP_89_1_VITIS_LOOP_90_2                                                            |       -|   2.92|       84|    336.000|        10|        1|     76|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_attention_coefficients_sum_fu_3806                                              |  Timing|  -0.00|      123|    492.000|         -|      123|      -|        no|    95 (21%)|  381 (105%)|   66488 (47%)|    37986 (53%)|    -|
    |   + grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_fu_1676  |  Timing|  -0.00|      112|    448.000|         -|      112|      -|        no|    95 (21%)|  381 (105%)|   54923 (38%)|    35774 (50%)|    -|
    |    + grp_exp_28_10_s_fu_3575                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3591                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3606                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3621                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3636                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3651                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3666                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3681                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3696                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3711                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3726                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3741                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3756                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3771                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3786                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3801                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3816                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3831                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    + grp_exp_28_10_s_fu_3846                                                                   |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |    o VITIS_LOOP_105_1_VITIS_LOOP_106_2                                                         |       -|   2.92|      110|    440.000|        36|        1|     76|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_all_attention_coefficients_fu_3898                                              |       -|   0.18|     1519|  6.076e+03|         -|     1519|      -|        no|           -|     1 (~0%)|     5478 (3%)|      4512 (6%)|    -|
    |   + grp_exp_28_10_s_fu_1176                                                                    |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |   o VITIS_LOOP_125_1_VITIS_LOOP_126_2_VITIS_LOOP_127_3                                         |       -|   2.92|     1517|  6.068e+03|        75|        1|   1444|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_out_nodes_features_fu_3990                                                      |       -|   0.24|     1234|  4.936e+03|         -|     1234|      -|        no|           -|     2 (~0%)|     2803 (1%)|      2745 (3%)|    -|
    |   o VITIS_LOOP_146_1_VITIS_LOOP_147_2_VITIS_LOOP_148_3                                         |       -|   2.92|     1232|  4.928e+03|        18|        1|   1216|       yes|           -|           -|             -|              -|    -|
    |  + grp_prepare_out_nodes_features_fu_4768                                                      |       -|   0.21|    89985|  3.599e+05|         -|    89985|      -|        no|           -|     3 (~0%)|     4367 (3%)|      1209 (1%)|    -|
    |   + grp_prepare_out_nodes_features_Pipeline_VITIS_LOOP_171_3_fu_3262                           |       -|   0.24|       69|    276.000|         -|       69|      -|        no|           -|     3 (~0%)|     361 (~0%)|       743 (1%)|    -|
    |    o VITIS_LOOP_171_3                                                                          |       -|   2.92|       67|    268.000|         5|        1|     64|       yes|           -|           -|             -|              -|    -|
    |   o VITIS_LOOP_168_1_VITIS_LOOP_169_2                                                          |       -|   2.92|    89984|  3.599e+05|        74|        -|   1216|        no|           -|           -|             -|              -|    -|
    |  + grp_compute_concat_fu_5158                                                                  |       -|   0.21|     1219|  4.876e+03|         -|     1219|      -|        no|           -|           -|      78 (~0%)|      425 (~0%)|    -|
    |   o VITIS_LOOP_201_1_VITIS_LOOP_202_2                                                          |       -|   2.92|     1217|  4.868e+03|         3|        1|   1216|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_activation_fu_5418                                                              |       -|   0.01|     1238|  4.952e+03|         -|     1238|      -|        no|           -|           -|     363 (~0%)|      2526 (3%)|    -|
    |   + grp_exp_28_10_s_fu_2890                                                                    |      II|   0.18|       18|     72.000|         -|        1|      -|       yes|      5 (1%)|     20 (5%)|     2153 (1%)|      1099 (1%)|    -|
    |   o VITIS_LOOP_213_1_VITIS_LOOP_214_2                                                          |       -|   2.92|     1236|  4.944e+03|        22|        1|   1216|       yes|           -|           -|             -|              -|    -|
    |  + grp_compute_not_concat_fu_5688                                                              |       -|   0.11|      309|  1.236e+03|         -|      309|      -|        no|           -|           -|     303 (~0%)|      673 (~0%)|    -|
    |   o VITIS_LOOP_185_1_VITIS_LOOP_186_2                                                          |       -|   2.92|      307|  1.228e+03|         5|        1|    304|       yes|           -|           -|             -|              -|    -|
    | + grp_global_mean_pooling_fu_7094                                                              |       -|   0.04|       37|    148.000|         -|       37|      -|        no|           -|      8 (2%)|     9375 (6%)|     7762 (11%)|    -|
    |  + grp_global_mean_pooling_Pipeline_VITIS_LOOP_249_1_fu_1196                                   |       -|   0.04|       25|    100.000|         -|       25|      -|        no|           -|      8 (2%)|     849 (~0%)|      5889 (8%)|    -|
    |   o VITIS_LOOP_249_1                                                                           |       -|   2.92|       23|     92.000|         9|        1|     16|       yes|           -|           -|             -|              -|    -|
    | + grp_global_graph_prediction_fu_7132                                                          |  Timing|  -0.00|       28|    112.000|         -|       28|      -|        no|           -|     3 (~0%)|     364 (~0%)|      237 (~0%)|    -|
    |  o VITIS_LOOP_264_2                                                                            |       -|   2.92|       20|     80.000|         6|        1|     16|       yes|           -|           -|             -|              -|    -|
    | o VITIS_LOOP_461_1                                                                             |       -|   2.92|    35048|  1.402e+05|      8762|        -|      4|        no|           -|           -|             -|              -|    -|
    +------------------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+------------+--------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------------------+-----------+---------------------------------------+
| Argument                         | Direction | Datatype                              |
+----------------------------------+-----------+---------------------------------------+
| node_feature_in                  | inout     | int*                                  |
| edge_list_in                     | inout     | int*                                  |
| graph_attr                       | inout     | int*                                  |
| num_heads_per_layer_in           | inout     | int*                                  |
| num_features_per_layer_in        | inout     | int*                                  |
| task_tb                          | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| graph_pred_linear_weight_fixed   | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| graph_pred_linear_bias_fixed     | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| gat_net_scoring_fn_target_fixed  | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| gat_net_scoring_fn_source_fixed  | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| gat_net_linear_proj_weight_fixed | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
| gat_net_skip_proj_weight_fixed   | inout     | ap_fixed<28, 10, AP_TRN, AP_WRAP, 0>* |
+----------------------------------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------------------------------+--------------------------------------------------+-----------+----------+-----------------------+
| Argument                         | HW Name                                          | HW Type   | HW Usage | HW Info               |
+----------------------------------+--------------------------------------------------+-----------+----------+-----------------------+
| node_feature_in                  | m_axi_mem                                        | interface |          |                       |
| node_feature_in                  | s_axi_control node_feature_in_1                  | register  | offset   | offset=0x10, range=32 |
| node_feature_in                  | s_axi_control node_feature_in_2                  | register  | offset   | offset=0x14, range=32 |
| edge_list_in                     | m_axi_mem                                        | interface |          |                       |
| edge_list_in                     | s_axi_control edge_list_in_1                     | register  | offset   | offset=0x1c, range=32 |
| edge_list_in                     | s_axi_control edge_list_in_2                     | register  | offset   | offset=0x20, range=32 |
| graph_attr                       | m_axi_mem                                        | interface |          |                       |
| graph_attr                       | s_axi_control graph_attr_1                       | register  | offset   | offset=0x28, range=32 |
| graph_attr                       | s_axi_control graph_attr_2                       | register  | offset   | offset=0x2c, range=32 |
| num_heads_per_layer_in           | m_axi_mem                                        | interface |          |                       |
| num_heads_per_layer_in           | s_axi_control num_heads_per_layer_in_1           | register  | offset   | offset=0x34, range=32 |
| num_heads_per_layer_in           | s_axi_control num_heads_per_layer_in_2           | register  | offset   | offset=0x38, range=32 |
| num_features_per_layer_in        | m_axi_mem                                        | interface |          |                       |
| num_features_per_layer_in        | s_axi_control num_features_per_layer_in_1        | register  | offset   | offset=0x40, range=32 |
| num_features_per_layer_in        | s_axi_control num_features_per_layer_in_2        | register  | offset   | offset=0x44, range=32 |
| task_tb                          | m_axi_mem                                        | interface |          |                       |
| task_tb                          | s_axi_control task_tb_1                          | register  | offset   | offset=0x4c, range=32 |
| task_tb                          | s_axi_control task_tb_2                          | register  | offset   | offset=0x50, range=32 |
| graph_pred_linear_weight_fixed   | m_axi_mem                                        | interface |          |                       |
| graph_pred_linear_weight_fixed   | s_axi_control graph_pred_linear_weight_fixed_1   | register  | offset   | offset=0x58, range=32 |
| graph_pred_linear_weight_fixed   | s_axi_control graph_pred_linear_weight_fixed_2   | register  | offset   | offset=0x5c, range=32 |
| graph_pred_linear_bias_fixed     | m_axi_mem                                        | interface |          |                       |
| graph_pred_linear_bias_fixed     | s_axi_control graph_pred_linear_bias_fixed_1     | register  | offset   | offset=0x64, range=32 |
| graph_pred_linear_bias_fixed     | s_axi_control graph_pred_linear_bias_fixed_2     | register  | offset   | offset=0x68, range=32 |
| gat_net_scoring_fn_target_fixed  | m_axi_mem                                        | interface |          |                       |
| gat_net_scoring_fn_target_fixed  | s_axi_control gat_net_scoring_fn_target_fixed_1  | register  | offset   | offset=0x70, range=32 |
| gat_net_scoring_fn_target_fixed  | s_axi_control gat_net_scoring_fn_target_fixed_2  | register  | offset   | offset=0x74, range=32 |
| gat_net_scoring_fn_source_fixed  | m_axi_mem                                        | interface |          |                       |
| gat_net_scoring_fn_source_fixed  | s_axi_control gat_net_scoring_fn_source_fixed_1  | register  | offset   | offset=0x7c, range=32 |
| gat_net_scoring_fn_source_fixed  | s_axi_control gat_net_scoring_fn_source_fixed_2  | register  | offset   | offset=0x80, range=32 |
| gat_net_linear_proj_weight_fixed | m_axi_mem                                        | interface |          |                       |
| gat_net_linear_proj_weight_fixed | s_axi_control gat_net_linear_proj_weight_fixed_1 | register  | offset   | offset=0x88, range=32 |
| gat_net_linear_proj_weight_fixed | s_axi_control gat_net_linear_proj_weight_fixed_2 | register  | offset   | offset=0x8c, range=32 |
| gat_net_skip_proj_weight_fixed   | m_axi_mem                                        | interface |          |                       |
| gat_net_skip_proj_weight_fixed   | s_axi_control gat_net_skip_proj_weight_fixed_1   | register  | offset   | offset=0x94, range=32 |
| gat_net_skip_proj_weight_fixed   | s_axi_control gat_net_skip_proj_weight_fixed_2   | register  | offset   | offset=0x98, range=32 |
+----------------------------------+--------------------------------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| HW Interface | Loop             | Message                                                                                                                                                                                                                   | Location              |
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| m_axi_mem    | VITIS_LOOP_274_1 | Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cc:274:20 |
| m_axi_mem    | VITIS_LOOP_280_3 | Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cc:280:23 |
| m_axi_mem    | VITIS_LOOP_286_5 | Multiple burst reads of length 576 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | GAT_compute.cc:286:23 |
| m_axi_mem    | VITIS_LOOP_292_7 | Multiple burst reads of length 576 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | GAT_compute.cc:292:23 |
| m_axi_mem    | VITIS_LOOP_304_1 | Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cc:304:20 |
| m_axi_mem    | VITIS_LOOP_310_3 | Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cc:310:23 |
| m_axi_mem    | VITIS_LOOP_316_5 | Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | GAT_compute.cc:316:23 |
| m_axi_mem    | VITIS_LOOP_322_7 | Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | GAT_compute.cc:322:23 |
| m_axi_mem    | VITIS_LOOP_339_2 | Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cc:339:21 |
| m_axi_mem    | VITIS_LOOP_359_1 | Multiple burst reads of length 171 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | GAT_compute.cc:359:20 |
| m_axi_mem    | VITIS_LOOP_365_3 | Multiple burst reads of length 80 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.   | GAT_compute.cc:365:23 |
+--------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


