TimeQuest Timing Analyzer report for Test_VGA
Mon May 09 10:10:35 2022
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Test_VGA                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 296.47 MHz ; 296.47 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 36.627 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.825  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 19.755 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.627 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.308      ;
; 36.627 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.308      ;
; 36.628 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.307      ;
; 36.628 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.307      ;
; 36.629 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.306      ;
; 36.629 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.306      ;
; 36.630 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.305      ;
; 36.630 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.305      ;
; 36.631 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.304      ;
; 36.631 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.304      ;
; 36.631 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.304      ;
; 36.631 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.304      ;
; 36.635 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.300      ;
; 36.635 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.300      ;
; 36.736 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.199      ;
; 36.736 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.199      ;
; 36.737 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.198      ;
; 36.738 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.197      ;
; 36.738 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.197      ;
; 36.739 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.196      ;
; 36.744 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.191      ;
; 36.780 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.155      ;
; 36.780 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.155      ;
; 36.792 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.143      ;
; 36.792 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.143      ;
; 36.793 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.142      ;
; 36.794 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.141      ;
; 36.794 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.141      ;
; 36.795 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.140      ;
; 36.800 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.135      ;
; 36.803 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.132      ;
; 36.804 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.131      ;
; 36.805 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.130      ;
; 36.806 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.129      ;
; 36.807 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.128      ;
; 36.807 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.128      ;
; 36.811 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.124      ;
; 36.828 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.107      ;
; 36.829 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.106      ;
; 36.830 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.105      ;
; 36.831 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.104      ;
; 36.832 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.103      ;
; 36.832 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.103      ;
; 36.836 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.099      ;
; 36.838 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.097      ;
; 36.838 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.097      ;
; 36.839 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.096      ;
; 36.840 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.095      ;
; 36.840 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.095      ;
; 36.841 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.094      ;
; 36.846 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.089      ;
; 36.883 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.052      ;
; 36.887 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.048      ;
; 36.887 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.048      ;
; 36.891 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.044      ;
; 36.892 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.043      ;
; 36.948 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.987      ;
; 36.956 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.979      ;
; 36.981 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.954      ;
; 36.994 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.941      ;
; 36.997 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.937      ;
; 36.998 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.936      ;
; 36.999 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.935      ;
; 37.000 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.934      ;
; 37.001 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.933      ;
; 37.001 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.933      ;
; 37.005 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.929      ;
; 37.010 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.925      ;
; 37.011 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.924      ;
; 37.011 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.924      ;
; 37.011 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.924      ;
; 37.012 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.923      ;
; 37.013 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.922      ;
; 37.018 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.917      ;
; 37.054 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.881      ;
; 37.058 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.877      ;
; 37.072 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.862      ;
; 37.073 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.861      ;
; 37.074 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.860      ;
; 37.075 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.860      ;
; 37.075 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.859      ;
; 37.076 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.858      ;
; 37.076 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.858      ;
; 37.079 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.856      ;
; 37.080 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.854      ;
; 37.127 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.807      ;
; 37.136 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.798      ;
; 37.150 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.784      ;
; 37.151 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.784      ;
; 37.155 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.780      ;
; 37.163 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.772      ;
; 37.170 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.765      ;
; 37.172 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 2.763      ;
; 37.184 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.750      ;
; 37.190 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.744      ;
; 37.191 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.743      ;
; 37.192 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.742      ;
; 37.193 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.741      ;
; 37.194 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.740      ;
; 37.194 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 2.740      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.359 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.376 ; VGA_SYNC:inst2|vert_sync  ; VGA_SYNC:inst2|vert_sync_out  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.418 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.636      ;
; 0.421 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.639      ;
; 0.495 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.713      ;
; 0.496 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.714      ;
; 0.529 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.747      ;
; 0.570 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.574 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.577 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.586 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.804      ;
; 0.598 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.816      ;
; 0.630 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.848      ;
; 0.630 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.848      ;
; 0.688 ; VGA_SYNC:inst2|horiz_sync ; VGA_SYNC:inst2|horiz_sync_out ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.907      ;
; 0.744 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.961      ;
; 0.745 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.962      ;
; 0.745 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.962      ;
; 0.766 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.984      ;
; 0.837 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.055      ;
; 0.849 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.851 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.069      ;
; 0.857 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.075      ;
; 0.858 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.076      ;
; 0.862 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.865 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.867 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.867 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.874 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.876 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.094      ;
; 0.882 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.100      ;
; 0.908 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.126      ;
; 0.919 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.137      ;
; 0.951 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.169      ;
; 0.956 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.174      ;
; 0.959 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.960 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.178      ;
; 0.961 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.961 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.963 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.973 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.977 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.977 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.195      ;
; 0.979 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.197      ;
; 0.984 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.202      ;
; 0.988 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.206      ;
; 1.008 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.227      ;
; 1.008 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.227      ;
; 1.024 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.242      ;
; 1.025 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.243      ;
; 1.026 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.244      ;
; 1.046 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.264      ;
; 1.056 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.275      ;
; 1.056 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.275      ;
; 1.069 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.070 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.288      ;
; 1.073 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.291      ;
; 1.073 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.291      ;
; 1.091 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.309      ;
; 1.092 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.310      ;
; 1.098 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.316      ;
; 1.101 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.319      ;
; 1.117 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.335      ;
; 1.128 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.347      ;
; 1.128 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.347      ;
; 1.140 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.358      ;
; 1.145 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.363      ;
; 1.148 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.366      ;
; 1.159 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.377      ;
; 1.165 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.383      ;
; 1.182 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.400      ;
; 1.183 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.401      ;
; 1.195 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.413      ;
; 1.200 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.418      ;
; 1.201 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.419      ;
; 1.240 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.458      ;
; 1.243 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.461      ;
; 1.253 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.471      ;
; 1.255 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.473      ;
; 1.255 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.473      ;
; 1.268 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.486      ;
; 1.270 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.488      ;
; 1.270 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.488      ;
; 1.278 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.496      ;
; 1.278 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.496      ;
; 1.280 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.498      ;
; 1.295 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.513      ;
; 1.296 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.514      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out                                          ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync                                               ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out                                           ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|blue_out                                                ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out                                               ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out                                                 ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]                                              ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|blue_out                                                ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out                                          ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out                                                 ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync                                               ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out                                           ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v                                              ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|blue_out|clk                                                     ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|green_out|clk                                                    ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[0]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[1]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[2]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[3]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[4]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[5]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[6]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[7]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[8]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[9]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|horiz_sync_out|clk                                               ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|horiz_sync|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|red_out|clk                                                      ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[0]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[1]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[2]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[3]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[4]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[5]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[6]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[7]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[8]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[9]|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|vert_sync_out|clk                                                ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|vert_sync|clk                                                    ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|video_on_h|clk                                                   ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|video_on_v|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|blue_out|clk                                                     ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|green_out|clk                                                    ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[0]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[1]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[2]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[3]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[4]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[5]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[6]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[7]|clk                                                   ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[8]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; sw0       ; clk        ; 4.227 ; 4.683 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw1       ; clk        ; 4.461 ; 4.932 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk        ; 4.071 ; 4.506 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; sw0       ; clk        ; -3.497 ; -3.930 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw1       ; clk        ; -3.722 ; -4.169 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk        ; -3.381 ; -3.795 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.885 ; 3.959 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 4.367 ; 4.415 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 5.449 ; 5.442 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 4.810 ; 4.843 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 4.643 ; 4.721 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.440 ; 3.511 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 3.904 ; 3.949 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 4.942 ; 4.935 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 4.329 ; 4.360 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 4.169 ; 4.243 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 327.12 MHz ; 327.12 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 36.943 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.785  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 19.747 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.943 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.998      ;
; 36.943 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.998      ;
; 36.947 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.994      ;
; 36.947 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.994      ;
; 36.954 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.988      ;
; 36.954 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.988      ;
; 36.956 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.986      ;
; 36.956 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.986      ;
; 36.958 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.984      ;
; 36.958 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.984      ;
; 36.960 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.982      ;
; 36.960 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.982      ;
; 36.962 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.980      ;
; 36.966 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.976      ;
; 37.086 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.855      ;
; 37.086 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.855      ;
; 37.087 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.854      ;
; 37.087 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.855      ;
; 37.088 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.854      ;
; 37.088 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.854      ;
; 37.089 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.853      ;
; 37.091 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.850      ;
; 37.094 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.848      ;
; 37.100 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.841      ;
; 37.100 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.841      ;
; 37.111 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.831      ;
; 37.111 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.831      ;
; 37.113 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.829      ;
; 37.113 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.829      ;
; 37.115 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.826      ;
; 37.115 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.826      ;
; 37.116 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.826      ;
; 37.117 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.825      ;
; 37.117 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.825      ;
; 37.118 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.824      ;
; 37.119 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.823      ;
; 37.123 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.819      ;
; 37.154 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.787      ;
; 37.154 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.787      ;
; 37.165 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.777      ;
; 37.165 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.777      ;
; 37.167 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.775      ;
; 37.167 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.775      ;
; 37.173 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.769      ;
; 37.179 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.762      ;
; 37.179 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.762      ;
; 37.180 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.762      ;
; 37.181 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.761      ;
; 37.181 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.761      ;
; 37.182 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.760      ;
; 37.187 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.755      ;
; 37.220 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.721      ;
; 37.220 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.721      ;
; 37.222 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.719      ;
; 37.224 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.717      ;
; 37.236 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.705      ;
; 37.244 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.697      ;
; 37.265 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.676      ;
; 37.293 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.647      ;
; 37.293 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.647      ;
; 37.298 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.643      ;
; 37.303 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.638      ;
; 37.303 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.638      ;
; 37.304 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.637      ;
; 37.304 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.637      ;
; 37.306 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.635      ;
; 37.306 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.635      ;
; 37.309 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.633      ;
; 37.310 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.632      ;
; 37.310 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.632      ;
; 37.311 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.631      ;
; 37.312 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.629      ;
; 37.316 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 2.626      ;
; 37.325 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.616      ;
; 37.358 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.582      ;
; 37.358 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.582      ;
; 37.365 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.576      ;
; 37.369 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.572      ;
; 37.369 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.572      ;
; 37.369 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.572      ;
; 37.371 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.570      ;
; 37.371 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.570      ;
; 37.374 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.567      ;
; 37.377 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.564      ;
; 37.378 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.563      ;
; 37.437 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.503      ;
; 37.447 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.494      ;
; 37.456 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.485      ;
; 37.456 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.484      ;
; 37.456 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.484      ;
; 37.460 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.481      ;
; 37.463 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.478      ;
; 37.466 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.475      ;
; 37.467 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.474      ;
; 37.467 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.474      ;
; 37.469 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.472      ;
; 37.469 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.472      ;
; 37.475 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.466      ;
; 37.485 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.456      ;
; 37.487 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.454      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.341 ; VGA_SYNC:inst2|vert_sync  ; VGA_SYNC:inst2|vert_sync_out  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.372 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.381 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.580      ;
; 0.445 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.643      ;
; 0.445 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.643      ;
; 0.469 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.667      ;
; 0.512 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.514 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.516 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.526 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.531 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.532 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.730      ;
; 0.558 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.756      ;
; 0.575 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.773      ;
; 0.632 ; VGA_SYNC:inst2|horiz_sync ; VGA_SYNC:inst2|horiz_sync_out ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.831      ;
; 0.671 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.869      ;
; 0.672 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.870      ;
; 0.673 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.871      ;
; 0.701 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.899      ;
; 0.761 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.765 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.772 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.773 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.775 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.973      ;
; 0.782 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.980      ;
; 0.797 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.995      ;
; 0.813 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.012      ;
; 0.829 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.028      ;
; 0.850 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.856 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.857 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.860 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.058      ;
; 0.861 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.059      ;
; 0.862 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.863 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.868 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.066      ;
; 0.878 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.076      ;
; 0.881 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.080      ;
; 0.894 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.093      ;
; 0.894 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.093      ;
; 0.910 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.108      ;
; 0.911 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.109      ;
; 0.926 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.124      ;
; 0.931 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.129      ;
; 0.946 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.144      ;
; 0.953 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.954 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.153      ;
; 0.954 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.153      ;
; 0.957 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.964 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.162      ;
; 0.967 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.165      ;
; 0.976 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.174      ;
; 0.979 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.177      ;
; 0.989 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.188      ;
; 0.996 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.195      ;
; 0.996 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.195      ;
; 1.007 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.205      ;
; 1.025 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.224      ;
; 1.032 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.230      ;
; 1.033 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.231      ;
; 1.042 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.044 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.243      ;
; 1.046 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.244      ;
; 1.053 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.251      ;
; 1.075 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.273      ;
; 1.076 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.275      ;
; 1.078 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.276      ;
; 1.116 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.314      ;
; 1.117 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.315      ;
; 1.126 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.324      ;
; 1.136 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.334      ;
; 1.137 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.335      ;
; 1.137 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.336      ;
; 1.138 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.336      ;
; 1.146 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.345      ;
; 1.146 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.345      ;
; 1.153 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.351      ;
; 1.154 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.352      ;
; 1.157 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.356      ;
; 1.157 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.356      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out                                          ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync                                               ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|blue_out                                                ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out                                               ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync                                              ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out                                                 ;
; 19.748 ; 19.964       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|blue_out                                                ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out                                               ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out                                          ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out                                                 ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync                                               ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out                                           ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h                                              ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]                                              ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]                                              ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|horiz_sync_out|clk                                               ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[0]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[1]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[2]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[3]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[4]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[5]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[6]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[7]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[8]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[9]|clk                                                   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|vert_sync_out|clk                                                ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|vert_sync|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|video_on_v|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|blue_out|clk                                                     ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|green_out|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[0]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[1]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[2]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[3]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[4]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[5]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[6]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[7]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[8]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[9]|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|horiz_sync|clk                                                   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|red_out|clk                                                      ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|video_on_h|clk                                                   ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|blue_out|clk                                                     ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|green_out|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[8]|clk                                                   ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[9]|clk                                                   ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|horiz_sync_out|clk                                               ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|horiz_sync|clk                                                   ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|red_out|clk                                                      ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[0]|clk                                                   ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[1]|clk                                                   ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[7]|clk                                                   ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[8]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; sw0       ; clk        ; 3.658 ; 4.011 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw1       ; clk        ; 3.872 ; 4.245 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk        ; 3.517 ; 3.862 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; sw0       ; clk        ; -3.013 ; -3.350 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw1       ; clk        ; -3.219 ; -3.575 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk        ; -2.907 ; -3.237 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.864 ; 3.885 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 4.307 ; 4.295 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 5.309 ; 5.205 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 4.718 ; 4.673 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 4.556 ; 4.555 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.468 ; 3.488 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 3.895 ; 3.882 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 4.855 ; 4.755 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 4.289 ; 4.246 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 4.132 ; 4.130 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 38.124 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.188 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.585  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 19.785 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 38.124 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.829      ;
; 38.125 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.828      ;
; 38.125 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.828      ;
; 38.126 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.827      ;
; 38.126 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.827      ;
; 38.127 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.826      ;
; 38.127 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.826      ;
; 38.128 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.825      ;
; 38.132 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.821      ;
; 38.133 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.820      ;
; 38.142 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.810      ;
; 38.142 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.810      ;
; 38.143 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.809      ;
; 38.143 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.809      ;
; 38.174 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.778      ;
; 38.174 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.778      ;
; 38.175 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.778      ;
; 38.176 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.777      ;
; 38.177 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.776      ;
; 38.178 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.775      ;
; 38.182 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.771      ;
; 38.209 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.744      ;
; 38.210 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.743      ;
; 38.211 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.742      ;
; 38.212 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.741      ;
; 38.217 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.736      ;
; 38.219 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.733      ;
; 38.220 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.732      ;
; 38.227 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.725      ;
; 38.227 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.725      ;
; 38.229 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.724      ;
; 38.230 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.723      ;
; 38.231 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.722      ;
; 38.232 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.721      ;
; 38.233 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.719      ;
; 38.233 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.719      ;
; 38.237 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.716      ;
; 38.237 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.716      ;
; 38.238 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.715      ;
; 38.238 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.714      ;
; 38.238 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.714      ;
; 38.239 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.714      ;
; 38.239 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.714      ;
; 38.240 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.712      ;
; 38.240 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.713      ;
; 38.240 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.712      ;
; 38.240 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.712      ;
; 38.240 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.713      ;
; 38.241 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.712      ;
; 38.242 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.711      ;
; 38.243 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.709      ;
; 38.244 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.708      ;
; 38.245 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.708      ;
; 38.246 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.707      ;
; 38.247 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.705      ;
; 38.258 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.694      ;
; 38.304 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.648      ;
; 38.317 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.635      ;
; 38.322 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.630      ;
; 38.324 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.628      ;
; 38.327 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.625      ;
; 38.328 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.624      ;
; 38.329 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.623      ;
; 38.330 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.622      ;
; 38.335 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.617      ;
; 38.338 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.615      ;
; 38.338 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.614      ;
; 38.339 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.614      ;
; 38.340 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.613      ;
; 38.341 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.612      ;
; 38.341 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.611      ;
; 38.344 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.608      ;
; 38.344 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.608      ;
; 38.345 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.606      ;
; 38.345 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.606      ;
; 38.346 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 1.607      ;
; 38.367 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.585      ;
; 38.373 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.579      ;
; 38.374 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[6] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.578      ;
; 38.375 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.577      ;
; 38.376 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.576      ;
; 38.381 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.571      ;
; 38.386 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.566      ;
; 38.389 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.563      ;
; 38.391 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.560      ;
; 38.391 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.560      ;
; 38.392 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.560      ;
; 38.393 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.559      ;
; 38.396 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.556      ;
; 38.408 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.544      ;
; 38.411 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.541      ;
; 38.422 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.529      ;
; 38.428 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.524      ;
; 38.432 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.520      ;
; 38.434 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.518      ;
; 38.436 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.516      ;
; 38.436 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|v_count[9] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.516      ;
; 38.439 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[7] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.512      ;
; 38.442 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[8] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.509      ;
; 38.448 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|v_count[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 1.504      ;
+--------+---------------------------+---------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.188 ; VGA_SYNC:inst2|v_count[2] ; VGA_SYNC:inst2|v_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|v_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|v_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|v_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.197 ; VGA_SYNC:inst2|vert_sync  ; VGA_SYNC:inst2|vert_sync_out  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.222 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.341      ;
; 0.225 ; VGA_SYNC:inst2|v_count[9] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.344      ;
; 0.262 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.265 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.384      ;
; 0.286 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.306 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_SYNC:inst2|video_on_h ; VGA_SYNC:inst2|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.308 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.314 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.322 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.330 ; VGA_SYNC:inst2|v_count[4] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.448      ;
; 0.340 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|video_on_h     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.459      ;
; 0.352 ; VGA_SYNC:inst2|horiz_sync ; VGA_SYNC:inst2|horiz_sync_out ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.471      ;
; 0.387 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|red_out        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.506      ;
; 0.387 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|blue_out       ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.506      ;
; 0.389 ; VGA_SYNC:inst2|video_on_v ; VGA_SYNC:inst2|green_out      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.508      ;
; 0.402 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.521      ;
; 0.445 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.458 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.466 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.468 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.472 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[2]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.475 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.489 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.608      ;
; 0.494 ; VGA_SYNC:inst2|v_count[0] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.613      ;
; 0.496 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.615      ;
; 0.502 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.620      ;
; 0.521 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.524 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.530 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; VGA_SYNC:inst2|h_count[5] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.533 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.535 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[3]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.538 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[4]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.539 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.541 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.553 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.672      ;
; 0.553 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.672      ;
; 0.565 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.684      ;
; 0.568 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.687      ;
; 0.568 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.687      ;
; 0.573 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.692      ;
; 0.573 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.692      ;
; 0.585 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.586 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.704      ;
; 0.588 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.590 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.596 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.597 ; VGA_SYNC:inst2|v_count[1] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.604 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.604 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[6]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.607 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|video_on_v     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.725      ;
; 0.614 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.733      ;
; 0.620 ; VGA_SYNC:inst2|h_count[8] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.739      ;
; 0.621 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.740      ;
; 0.629 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.748      ;
; 0.631 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.750      ;
; 0.631 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|v_count[0]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.750      ;
; 0.648 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|horiz_sync     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.767      ;
; 0.649 ; VGA_SYNC:inst2|v_count[7] ; VGA_SYNC:inst2|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.768      ;
; 0.652 ; VGA_SYNC:inst2|v_count[3] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.770      ;
; 0.653 ; VGA_SYNC:inst2|h_count[1] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.772      ;
; 0.659 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.778      ;
; 0.659 ; VGA_SYNC:inst2|h_count[4] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.778      ;
; 0.664 ; VGA_SYNC:inst2|h_count[9] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.783      ;
; 0.667 ; VGA_SYNC:inst2|h_count[0] ; VGA_SYNC:inst2|h_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.786      ;
; 0.676 ; VGA_SYNC:inst2|h_count[3] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.677 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.796      ;
; 0.678 ; VGA_SYNC:inst2|h_count[6] ; VGA_SYNC:inst2|h_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.797      ;
; 0.682 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[7]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.801      ;
; 0.686 ; VGA_SYNC:inst2|h_count[7] ; VGA_SYNC:inst2|h_count[8]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.691 ; VGA_SYNC:inst2|v_count[5] ; VGA_SYNC:inst2|vert_sync      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.809      ;
; 0.692 ; VGA_SYNC:inst2|h_count[2] ; VGA_SYNC:inst2|h_count[5]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.811      ;
; 0.698 ; VGA_SYNC:inst2|v_count[6] ; VGA_SYNC:inst2|v_count[1]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.816      ;
; 0.698 ; VGA_SYNC:inst2|v_count[8] ; VGA_SYNC:inst2|v_count[9]     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.817      ;
+-------+---------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|blue_out                                                ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out                                          ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out                                                 ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync                                               ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out                                           ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h                                              ;
; 19.786 ; 20.002       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|blue_out                                                ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|green_out                                               ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[0]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[1]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[2]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[3]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[4]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[5]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[6]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[7]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[8]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|h_count[9]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|horiz_sync_out                                          ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|red_out                                                 ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[0]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[1]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[7]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[8]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[9]                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync                                               ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|vert_sync_out                                           ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_h                                              ;
; 19.812 ; 19.996       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|video_on_v                                              ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[2]                                              ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[3]                                              ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[4]                                              ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[5]                                              ;
; 19.813 ; 19.997       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC:inst2|v_count[6]                                              ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|blue_out|clk                                                     ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|green_out|clk                                                    ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[0]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[1]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[2]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[3]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[4]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[5]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[6]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[7]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[8]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[9]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|horiz_sync_out|clk                                               ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|horiz_sync|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|red_out|clk                                                      ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[0]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[1]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[7]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[8]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[9]|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|vert_sync_out|clk                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|vert_sync|clk                                                    ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|video_on_h|clk                                                   ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|video_on_v|clk                                                   ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[2]|clk                                                   ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[3]|clk                                                   ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[4]|clk                                                   ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[5]|clk                                                   ;
; 19.993 ; 19.993       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[6]|clk                                                   ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[0]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[1]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[2]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[3]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[4]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[5]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[6]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|h_count[7]|clk                                                   ;
; 20.007 ; 20.007       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|v_count[2]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; sw0       ; clk        ; 2.434 ; 3.040 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw1       ; clk        ; 2.552 ; 3.193 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk        ; 2.351 ; 2.933 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; sw0       ; clk        ; -2.009 ; -2.602 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw1       ; clk        ; -2.122 ; -2.749 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk        ; -1.950 ; -2.518 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 2.362 ; 2.445 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 2.623 ; 2.749 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 3.225 ; 3.389 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 2.874 ; 3.014 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 2.797 ; 2.935 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 2.096 ; 2.175 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 2.347 ; 2.467 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 2.924 ; 3.081 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 2.588 ; 2.721 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 2.514 ; 2.646 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 36.627 ; 0.188 ; N/A      ; N/A     ; 9.585               ;
;  clk                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 36.627 ; 0.188 ; N/A      ; N/A     ; 19.747              ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; sw0       ; clk        ; 4.227 ; 4.683 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw1       ; clk        ; 4.461 ; 4.932 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk        ; 4.071 ; 4.506 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; sw0       ; clk        ; -2.009 ; -2.602 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw1       ; clk        ; -2.122 ; -2.749 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk        ; -1.950 ; -2.518 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 3.885 ; 3.959 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 4.367 ; 4.415 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 5.449 ; 5.442 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 4.810 ; 4.843 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 4.643 ; 4.721 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+
; blue_out       ; clk        ; 2.096 ; 2.175 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; green_out      ; clk        ; 2.347 ; 2.467 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; horiz_sync_out ; clk        ; 2.924 ; 3.081 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; red_out        ; clk        ; 2.588 ; 2.721 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; vert_sync_out  ; clk        ; 2.514 ; 2.646 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; red_out        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_out      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; horiz_sync_out ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vert_sync_out  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; green_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; blue_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; horiz_sync_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; vert_sync_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; red_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; green_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; blue_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; horiz_sync_out ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; vert_sync_out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 665      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 665      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon May 09 10:10:33 2022
Info: Command: quartus_sta Test_VGA -c Test_VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Test_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.627         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.359         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.825         0.000 clk 
    Info (332119):    19.755         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.943
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.943         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.785         0.000 clk 
    Info (332119):    19.747         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.124
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.124         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.188         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.585         0.000 clk 
    Info (332119):    19.785         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4588 megabytes
    Info: Processing ended: Mon May 09 10:10:35 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


