# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TIME_TAG_N.srcs/sources_1/ip/TT_ctr/sim/TT_ctr.vhd" \
"../../../../TIME_TAG_N.srcs/sources_1/new/TIME_TAG_M.vhd" \
"../../../../TIME_TAG_N.srcs/sim_1/new/TIME_TAG_M_TB.vhd" \

# Do not sort compile order
nosort
