vhdl work "C:\Users\mgala\Documents\Xilinx Projects\LAB02_PART_B\FSM.vhd"
