### π― Arty Z7-20 HDMI Sobel Filter Project (Vitis HLS + Vivado + Vitis)

---

### π“ Project Overview  
- λ³Έ ν”„λ΅μ νΈλ” **Vitis HLS + Vivado + Vitis**λ¥Ό μ΄μ©ν•μ—¬ **μ‚¬μ©μ μ •μ μμƒ μ²λ¦¬ IP**λ¥Ό FPGAμ— κµ¬ν„ν•λ” μμ μ…λ‹λ‹¤.  
- μµμΆ… λ©ν‘λ” **Sobel Edge Detection Filter** κµ¬ν„μ΄μ§€λ§, ν„μ¬ λ‹¨κ³„μ—μ„λ” HDMI νμ΄ν”„λΌμΈκ³Ό AXI μΈν„°νμ΄μ¤ κ²€μ¦μ„ μ„ν•΄ **Pass-through λ¨λ“**λ΅ λ™μ‘μ„ ν™•μΈν•μ€μµλ‹λ‹¤.

---

### π“ Workflow  

#### 1. Vitis HLS  
- C/C++λ΅ Pass-through κΈ°λ°μ μμƒ μ²λ¦¬ IP μ„¤κ³„ (**ν–¥ν›„ Sobel Filterλ΅ κµμ²΄ μμ •**)  
- β… C Simulation (csim) μν–‰  
- β… Co-Simulation (cosim) μν–‰  
- β… RTL (Verilog) Export μ™„λ£  

#### 2. Vivado  
- β… **Arty Z7-20** λ³΄λ“ νμΌ λ° Digilent HDMI μμ (HW) κΈ°λ° ν”„λ΅μ νΈ κµ¬μ„±  
- β… HLSλ΅ μƒμ„±λ IPλ¥Ό Vivado Block Designμ— μ¶”κ°€  
- β… AXI μΈν„°νμ΄μ¤ μ—°κ²° λ° Address Editorλ΅ μ£Όμ† λ§¤ν•‘  
- β… HDMI In/Out νμ΄ν”„λΌμΈμ— Pass-through IP μ‚½μ…  

#### 3. Bitstream Generation  
- β… Vivadoμ—μ„ Synthesis β†’ Implementation β†’ Bitstream μƒμ„± μ™„λ£  

#### 4. Vitis (SDK)  
- β… Zynq PSμ© μ• ν”λ¦¬μΌ€μ΄μ… ν”„λ΅μ νΈ μƒμ„±  
- β… **VDMA μ΄κΈ°ν™”** λ° HDMI Frame Buffer κ΄€λ¦¬ μ½”λ“ μ‘μ„±  
- β… Pass-through μμƒ μ¶λ ¥ ν™•μΈ  

---

### π’» Development Environment  
- **Board**: Digilent Arty Z7-20  
- **FPGA Device**: XC7Z020CLG400-1  
- **Toolchain**: Vitis HLS, Vivado, Vitis  
- **Reference Files**: Digilent HDMI In/Out μμ  (HW & SW)

---

### π’΅ Purpose  
- ν–¥ν›„ **Sobel Filter** IPλ¥Ό μ μ©ν•  HDMI μμƒ μ²λ¦¬ μ‹μ¤ν…μ κΈ°λ° κµ¬μ¶•  
- HDMI, AXI μΈν„°νμ΄μ¤, VDMA μ—°λ™ κΈ°λ¥ κ²€μ¦  
- **C β†’ RTL β†’ Vivado β†’ Vitis β†’ HDMI μ¶λ ¥**κΉμ§€μ FPGA μ„¤κ³„ ν”λ΅μ° ν•™μµ

---

### π“ Test Results  
- HDMI Pass-through μμƒ μ¶λ ¥ μ •μƒ λ™μ‘ ν™•μΈ  
- Frame Buffer λ° VDMA μ—°μ† μ „μ†΅ ν…μ¤νΈ μ„±κ³µ  
