INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malee/Documents/school/sem4/CA/labs/Lab01-Git-MaleehaKhan/Lab 05/project_2/project_2.srcs/sources_1/new/ALU_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malee/Documents/school/sem4/CA/labs/Lab01-Git-MaleehaKhan/Lab 05/project_2/project_2.srcs/sim_1/new/testbench_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_task2
