<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Nicholas Seegmiller | UofT Actuarial Research Group</title><link>https://uoftactuarial.github.io/author/nicholas-seegmiller/</link><atom:link href="https://uoftactuarial.github.io/author/nicholas-seegmiller/index.xml" rel="self" type="application/rss+xml"/><description>Nicholas Seegmiller</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Dec 2008 00:00:00 +0000</lastBuildDate><image><url>https://uoftactuarial.github.io/images/icon_hu0b7a4cb9992c9ac0e91bd28ffd38dd00_9727_512x512_fill_lanczos_center_2.png</url><title>Nicholas Seegmiller</title><link>https://uoftactuarial.github.io/author/nicholas-seegmiller/</link></image><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>https://uoftactuarial.github.io/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/walter-verification-2008/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>https://uoftactuarial.github.io/publication/walter-symbolic-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/walter-symbolic-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>https://uoftactuarial.github.io/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/little-verification-2006/</guid><description/></item><item><title>The Case for Analog Circuit Verification</title><link>https://uoftactuarial.github.io/publication/myers-case-2006/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/myers-case-2006/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>https://uoftactuarial.github.io/publication/little-verification-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>https://uoftactuarial.github.io/publication/little-verification-2004/</guid><description/></item></channel></rss>