<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1084" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1084{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1084{left:450px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3_1084{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1084{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1084{left:96px;bottom:1038px;}
#t6_1084{left:124px;bottom:1038px;letter-spacing:0.09px;word-spacing:-0.3px;}
#t7_1084{left:280px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t8_1084{left:124px;bottom:1017px;letter-spacing:0.13px;word-spacing:1.4px;}
#t9_1084{left:124px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.49px;}
#ta_1084{left:96px;bottom:968px;}
#tb_1084{left:124px;bottom:968px;letter-spacing:0.16px;word-spacing:0.28px;}
#tc_1084{left:196px;bottom:968px;letter-spacing:0.13px;word-spacing:0.3px;}
#td_1084{left:124px;bottom:947px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_1084{left:96px;bottom:919px;}
#tf_1084{left:124px;bottom:919px;letter-spacing:0.08px;word-spacing:-0.65px;}
#tg_1084{left:269px;bottom:919px;letter-spacing:0.13px;word-spacing:-0.86px;}
#th_1084{left:124px;bottom:898px;letter-spacing:0.13px;word-spacing:-0.5px;}
#ti_1084{left:96px;bottom:858px;letter-spacing:0.12px;}
#tj_1084{left:157px;bottom:858px;letter-spacing:0.14px;word-spacing:0.02px;}
#tk_1084{left:96px;bottom:823px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tl_1084{left:96px;bottom:801px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tm_1084{left:96px;bottom:780px;letter-spacing:0.04px;word-spacing:-0.48px;}
#tn_1084{left:501px;bottom:780px;}
#to_1084{left:507px;bottom:780px;letter-spacing:0.12px;word-spacing:-0.55px;}
#tp_1084{left:96px;bottom:759px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tq_1084{left:96px;bottom:737px;letter-spacing:0.12px;word-spacing:-0.84px;}
#tr_1084{left:96px;bottom:716px;letter-spacing:0.12px;word-spacing:-0.67px;}
#ts_1084{left:96px;bottom:694px;letter-spacing:0.13px;word-spacing:-0.92px;}
#tt_1084{left:96px;bottom:673px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tu_1084{left:96px;bottom:652px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tv_1084{left:96px;bottom:630px;letter-spacing:0.06px;word-spacing:-0.5px;}
#tw_1084{left:96px;bottom:595px;letter-spacing:0.1px;word-spacing:-0.45px;}
#tx_1084{left:96px;bottom:574px;letter-spacing:0.06px;word-spacing:-0.44px;}
#ty_1084{left:153px;bottom:450px;letter-spacing:0.15px;word-spacing:0.61px;}
#tz_1084{left:234px;bottom:450px;}
#t10_1084{left:240px;bottom:450px;letter-spacing:0.12px;}
#t11_1084{left:274px;bottom:450px;letter-spacing:0.1px;word-spacing:0.05px;}
#t12_1084{left:96px;bottom:403px;letter-spacing:0.13px;word-spacing:-0.65px;}
#t13_1084{left:96px;bottom:372px;}
#t14_1084{left:124px;bottom:372px;letter-spacing:0.12px;word-spacing:-0.69px;}
#t15_1084{left:124px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.65px;}
#t16_1084{left:124px;bottom:329px;letter-spacing:0.14px;word-spacing:1.19px;}
#t17_1084{left:124px;bottom:308px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t18_1084{left:646px;bottom:308px;}
#t19_1084{left:652px;bottom:308px;letter-spacing:0.08px;}
#t1a_1084{left:96px;bottom:280px;}
#t1b_1084{left:124px;bottom:280px;letter-spacing:0.09px;word-spacing:-0.45px;}
#t1c_1084{left:754px;bottom:280px;}
#t1d_1084{left:760px;bottom:280px;letter-spacing:0.13px;}
#t1e_1084{left:96px;bottom:253px;}
#t1f_1084{left:124px;bottom:253px;letter-spacing:0.13px;word-spacing:-0.41px;}
#t1g_1084{left:124px;bottom:232px;letter-spacing:0.15px;word-spacing:2.15px;}
#t1h_1084{left:577px;bottom:232px;}
#t1i_1084{left:583px;bottom:232px;letter-spacing:0.1px;word-spacing:2.17px;}
#t1j_1084{left:124px;bottom:210px;letter-spacing:0.13px;word-spacing:1.13px;}
#t1k_1084{left:564px;bottom:210px;letter-spacing:0.14px;word-spacing:1.27px;}
#t1l_1084{left:124px;bottom:189px;letter-spacing:0.14px;}
#t1m_1084{left:190px;bottom:189px;letter-spacing:0.09px;}
#t1n_1084{left:209px;bottom:189px;letter-spacing:0.08px;word-spacing:-0.39px;}
#t1o_1084{left:531px;bottom:189px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1p_1084{left:101px;bottom:541px;letter-spacing:-0.13px;}
#t1q_1084{left:403px;bottom:541px;letter-spacing:-0.13px;}
#t1r_1084{left:426px;bottom:541px;letter-spacing:-0.13px;}
#t1s_1084{left:449px;bottom:541px;letter-spacing:-0.13px;}
#t1t_1084{left:472px;bottom:541px;letter-spacing:-0.13px;}
#t1u_1084{left:519px;bottom:541px;letter-spacing:-0.13px;}
#t1v_1084{left:542px;bottom:541px;letter-spacing:-0.13px;}
#t1w_1084{left:565px;bottom:541px;letter-spacing:-0.67px;}
#t1x_1084{left:638px;bottom:541px;}
#t1y_1084{left:661px;bottom:541px;}
#t1z_1084{left:824px;bottom:541px;}
#t20_1084{left:233px;bottom:506px;letter-spacing:-0.12px;}
#t21_1084{left:441.2px;bottom:498.5px;letter-spacing:-0.21px;}
#t22_1084{left:464.4px;bottom:508.8px;}
#t23_1084{left:477px;bottom:506px;letter-spacing:-0.13px;}
#t24_1084{left:557.2px;bottom:506.1px;letter-spacing:-0.17px;}
#t25_1084{left:581px;bottom:506px;letter-spacing:-0.12px;}
#t26_1084{left:732px;bottom:506px;letter-spacing:-0.21px;}
#t27_1084{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1084{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1084{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1084{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_1084{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s5_1084{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1084{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1084{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_1084{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s9_1084{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_1084{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.m0_1084{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1084" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1084Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1084" style="-webkit-user-select: none;"><object width="935" height="1210" data="1084/1084.svg" type="image/svg+xml" id="pdf1084" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1084" class="t s1_1084">629 </span><span id="t2_1084" class="t s2_1084">Advanced Programmable Interrupt Controller (APIC) </span>
<span id="t3_1084" class="t s1_1084">AMD64 Technology </span><span id="t4_1084" class="t s1_1084">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1084" class="t s3_1084">• </span><span id="t6_1084" class="t s4_1084">Trigger Mode (TGM)</span><span id="t7_1084" class="t s5_1084">—Bit 15. Specifies how interrupts to the local APIC are triggered. The TGM </span>
<span id="t8_1084" class="t s5_1084">bit is set to 1 when the interrupt is level-sensitive. It is cleared to 0 when the interrupt is edge- </span>
<span id="t9_1084" class="t s5_1084">triggered. When the message type is SMI or NMI, the trigger mode is edge triggered. </span>
<span id="ta_1084" class="t s3_1084">• </span><span id="tb_1084" class="t s4_1084">Mask (M)</span><span id="tc_1084" class="t s5_1084">—Bit 16. When the M bit is set to 1, reception of the interrupt is disabled. When the M </span>
<span id="td_1084" class="t s5_1084">bit is cleared to 0, reception of the interrupt is enabled. </span>
<span id="te_1084" class="t s3_1084">• </span><span id="tf_1084" class="t s4_1084">Timer Mode (TMM)</span><span id="tg_1084" class="t s5_1084">—Bit 17. Specifies the timer mode for the APIC Timer interrupt. The TMM bit </span>
<span id="th_1084" class="t s5_1084">set to 1 indicates periodic timer interrupts. The TMM bit cleared to 0 indicates one-shot operation. </span>
<span id="ti_1084" class="t s6_1084">16.4.1 </span><span id="tj_1084" class="t s6_1084">APIC Timer Interrupt </span>
<span id="tk_1084" class="t s5_1084">The APIC timer is a programmable 32-bit counter used by software to time operations or events. The </span>
<span id="tl_1084" class="t s5_1084">timer can operate in two modes, periodic and one-shot, under the control of bit 17 (Timer Mode) in </span>
<span id="tm_1084" class="t s5_1084">APIC Timer Local Vector Table Register (see Figure 16</span><span id="tn_1084" class="t s7_1084">-</span><span id="to_1084" class="t s5_1084">8). In both modes, the APIC timer is set to a </span>
<span id="tp_1084" class="t s5_1084">programmable initial value and starts to decrement at a programmable clock rate. When the Initial </span>
<span id="tq_1084" class="t s5_1084">Count Register is written to a non-zero value, the APIC timer is initialized to the value just written and </span>
<span id="tr_1084" class="t s5_1084">starts decrementing. When the Initial Count Register is written to zero, the APIC timer is initialized to </span>
<span id="ts_1084" class="t s5_1084">zero and stops decrementing. In one-shot mode, the APIC timer stops counting when the timer reaches </span>
<span id="tt_1084" class="t s5_1084">zero. In periodic mode, the APIC timer is initialized again when it reaches zero, and it starts to </span>
<span id="tu_1084" class="t s5_1084">decrement again. Whenever the timer value is decremented to zero, an APIC timer interrupt is </span>
<span id="tv_1084" class="t s5_1084">generated under the control of bit 16 (Mask) in the APIC Timer Local Vector Table Register. </span>
<span id="tw_1084" class="t s5_1084">To avoid race conditions, software should initialize the Divide Configuration Register and the Timer </span>
<span id="tx_1084" class="t s5_1084">Local Vector Table Register prior to writing the Initial Count Register to start the timer. </span>
<span id="ty_1084" class="t s6_1084">Figure 16</span><span id="tz_1084" class="t s8_1084">-</span><span id="t10_1084" class="t s6_1084">8. </span><span id="t11_1084" class="t s6_1084">APIC Timer Local Vector Table Register (APIC Offset 320h) </span>
<span id="t12_1084" class="t s5_1084">Three APIC registers are defined for the APIC timer function: </span>
<span id="t13_1084" class="t s3_1084">• </span><span id="t14_1084" class="t s5_1084">Current Count Register (CCR) is the actual APIC timer. Whenever the ICR is written to a non-zero </span>
<span id="t15_1084" class="t s5_1084">value, or when the CCR reaches zero while in periodic mode, it is initialized to a start count loaded </span>
<span id="t16_1084" class="t s5_1084">from the ICR and then decrements. The APIC timer interrupt is generated when the CCR value </span>
<span id="t17_1084" class="t s5_1084">reaches zero. The counting rate is controlled by the DCR. See Figure 16</span><span id="t18_1084" class="t s7_1084">-</span><span id="t19_1084" class="t s5_1084">9. </span>
<span id="t1a_1084" class="t s3_1084">• </span><span id="t1b_1084" class="t s5_1084">Initial Count Register (ICR) provides the initial value for the APIC timer. See Table 16</span><span id="t1c_1084" class="t s7_1084">-</span><span id="t1d_1084" class="t s5_1084">10. </span>
<span id="t1e_1084" class="t s3_1084">• </span><span id="t1f_1084" class="t s5_1084">Divide Configuration Register (DCR) controls the counting rate of the APIC timer by dividing the </span>
<span id="t1g_1084" class="t s5_1084">CPU core clock by a programmable amount. See Figure 16</span><span id="t1h_1084" class="t s7_1084">-</span><span id="t1i_1084" class="t s5_1084">11. For the specific details on the </span>
<span id="t1j_1084" class="t s5_1084">implementation of the APIC timer base clock rate, see the </span><span id="t1k_1084" class="t s4_1084">BIOS and Kernel Developer’s Guide </span>
<span id="t1l_1084" class="t s4_1084">(BKDG) </span><span id="t1m_1084" class="t s5_1084">or </span><span id="t1n_1084" class="t s4_1084">Processor Programming Reference Manual </span><span id="t1o_1084" class="t s5_1084">applicable to your product. </span>
<span id="t1p_1084" class="t s9_1084">31 </span><span id="t1q_1084" class="t s9_1084">18 </span><span id="t1r_1084" class="t s9_1084">17 </span><span id="t1s_1084" class="t s9_1084">16 </span><span id="t1t_1084" class="t s9_1084">15 </span><span id="t1u_1084" class="t s9_1084">13 </span><span id="t1v_1084" class="t s9_1084">12 </span><span id="t1w_1084" class="t s9_1084">11 </span><span id="t1x_1084" class="t s9_1084">8 </span><span id="t1y_1084" class="t s9_1084">7 </span><span id="t1z_1084" class="t s9_1084">0 </span>
<span id="t20_1084" class="t s9_1084">Reserved </span>
<span id="t21_1084" class="t m0_1084 s9_1084">TMM </span>
<span id="t22_1084" class="t m0_1084 s9_1084">M </span>
<span id="t23_1084" class="t s9_1084">Reserved </span>
<span id="t24_1084" class="t m0_1084 s9_1084">DS </span>
<span id="t25_1084" class="t s9_1084">Reserved </span><span id="t26_1084" class="t s9_1084">VEC </span>
<span id="t27_1084" class="t sa_1084">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
