<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="templateTable_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  27 #define CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  28 
  29 #include &quot;asm/assembler.hpp&quot;
  30 #include &quot;oops/compressedOops.hpp&quot;

  31 #include &quot;utilities/powerOfTwo.hpp&quot;




  32 
  33 // MacroAssembler extends Assembler by frequently used macros.
  34 //
  35 // Instructions for which a &#39;better&#39; code sequence exists depending
  36 // on arguments should also go in here.
  37 
  38 class MacroAssembler: public Assembler {
  39   friend class LIR_Assembler;
  40 
  41  public:
  42   using Assembler::mov;
  43   using Assembler::movi;
  44 
  45  protected:
  46 
  47   // Support for VM calls
  48   //
  49   // This is the base routine called by the different versions of call_VM_leaf. The interpreter
  50   // may customize this version by overriding it for its purposes (e.g., to save/restore
  51   // additional registers when doing a VM call).
</pre>
<hr />
<pre>
 591     mrs(0b011, 0b0000, 0b0000, 0b001, reg);
 592   }
 593 
 594   // idiv variant which deals with MINLONG as dividend and -1 as divisor
 595   int corrected_idivl(Register result, Register ra, Register rb,
 596                       bool want_remainder, Register tmp = rscratch1);
 597   int corrected_idivq(Register result, Register ra, Register rb,
 598                       bool want_remainder, Register tmp = rscratch1);
 599 
 600   // Support for NULL-checks
 601   //
 602   // Generates code that causes a NULL OS exception if the content of reg is NULL.
 603   // If the accessed location is M[reg + offset] and the offset is known, provide the
 604   // offset. No explicit code generation is needed if the offset is within a certain
 605   // range (0 &lt;= offset &lt;= page_size).
 606 
 607   virtual void null_check(Register reg, int offset = -1);
 608   static bool needs_explicit_null_check(intptr_t offset);
 609   static bool uses_implicit_null_check(void* address);
 610 










 611   static address target_addr_for_insn(address insn_addr, unsigned insn);
 612   static address target_addr_for_insn(address insn_addr) {
 613     unsigned insn = *(unsigned*)insn_addr;
 614     return target_addr_for_insn(insn_addr, insn);
 615   }
 616 
 617   // Required platform-specific helpers for Label::patch_instructions.
 618   // They _shadow_ the declarations in AbstractAssembler, which are undefined.
 619   static int pd_patch_instruction_size(address branch, address target);
 620   static void pd_patch_instruction(address branch, address target, const char* file = NULL, int line = 0) {
 621     pd_patch_instruction_size(branch, target);
 622   }
 623   static address pd_call_destination(address branch) {
 624     return target_addr_for_insn(branch);
 625   }
 626 #ifndef PRODUCT
 627   static void pd_print_patched_instruction(address branch);
 628 #endif
 629 
 630   static int patch_oop(address insn_addr, address o);
</pre>
<hr />
<pre>
 798                            Register scratch);
 799 
 800   void reset_last_Java_frame(Register thread);
 801 
 802   // thread in the default location (rthread)
 803   void reset_last_Java_frame(bool clear_fp);
 804 
 805   // Stores
 806   void store_check(Register obj);                // store check for obj - register is destroyed afterwards
 807   void store_check(Register obj, Address dst);   // same as above, dst is exact store location (reg. is destroyed)
 808 
 809   void resolve_jobject(Register value, Register thread, Register tmp);
 810 
 811   // C &#39;boolean&#39; to Java boolean: x == 0 ? 0 : 1
 812   void c2bool(Register x);
 813 
 814   void load_method_holder_cld(Register rresult, Register rmethod);
 815   void load_method_holder(Register holder, Register method);
 816 
 817   // oop manipulations



 818   void load_klass(Register dst, Register src);
 819   void store_klass(Register dst, Register src);
 820   void cmp_klass(Register oop, Register trial_klass, Register tmp);
 821 
 822   void resolve_weak_handle(Register result, Register tmp);
 823   void resolve_oop_handle(Register result, Register tmp = r5);
 824   void load_mirror(Register dst, Register method, Register tmp = r5);
 825 
 826   void access_load_at(BasicType type, DecoratorSet decorators, Register dst, Address src,
 827                       Register tmp1, Register tmp_thread);
 828 
 829   void access_store_at(BasicType type, DecoratorSet decorators, Address dst, Register src,
<span class="line-modified"> 830                        Register tmp1, Register tmp_thread);</span>
 831 
 832   // Resolves obj for access. Result is placed in the same register.
 833   // All other registers are preserved.
 834   void resolve(DecoratorSet decorators, Register obj);
 835 
 836   void load_heap_oop(Register dst, Address src, Register tmp1 = noreg,
 837                      Register thread_tmp = noreg, DecoratorSet decorators = 0);
 838 
 839   void load_heap_oop_not_null(Register dst, Address src, Register tmp1 = noreg,
 840                               Register thread_tmp = noreg, DecoratorSet decorators = 0);
 841   void store_heap_oop(Address dst, Register src, Register tmp1 = noreg,
<span class="line-modified"> 842                       Register tmp_thread = noreg, DecoratorSet decorators = 0);</span>
 843 
 844   // currently unimplemented
 845   // Used for storing NULL. All other oop constants should be
 846   // stored using routines that take a jobject.
 847   void store_heap_oop_null(Address dst);
 848 
 849   void load_prototype_header(Register dst, Register src);
 850 
 851   void store_klass_gap(Register dst, Register src);
 852 
 853   // This dummy is to prevent a call to store_heap_oop from
 854   // converting a zero (like NULL) into a Register by giving
 855   // the compiler two choices it can&#39;t resolve
 856 
 857   void store_heap_oop(Address dst, void* dummy);
 858 
 859   void encode_heap_oop(Register d, Register s);
 860   void encode_heap_oop(Register r) { encode_heap_oop(r, r); }
 861   void decode_heap_oop(Register d, Register s);
 862   void decode_heap_oop(Register r) { decode_heap_oop(r, r); }
</pre>
<hr />
<pre>
1155   }                                                                     \
1156                                                                         \
1157   void INSN(Register Rd, Register Rn, Register Rm) {                    \
1158     Assembler::INSN(Rd, Rn, Rm);                                        \
1159   }                                                                     \
1160                                                                         \
1161   void INSN(Register Rd, Register Rn, Register Rm,                      \
1162            ext::operation option, int amount = 0) {                     \
1163     Assembler::INSN(Rd, Rn, Rm, option, amount);                        \
1164   }
1165 
1166   WRAP(adds) WRAP(addsw) WRAP(subs) WRAP(subsw)
1167 
1168   void add(Register Rd, Register Rn, RegisterOrConstant increment);
1169   void addw(Register Rd, Register Rn, RegisterOrConstant increment);
1170   void sub(Register Rd, Register Rn, RegisterOrConstant decrement);
1171   void subw(Register Rd, Register Rn, RegisterOrConstant decrement);
1172 
1173   void adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset);
1174 































1175   void tableswitch(Register index, jint lowbound, jint highbound,
1176                    Label &amp;jumptable, Label &amp;jumptable_end, int stride = 1) {
1177     adr(rscratch1, jumptable);
1178     subsw(rscratch2, index, lowbound);
1179     subsw(zr, rscratch2, highbound - lowbound);
1180     br(Assembler::HS, jumptable_end);
1181     add(rscratch1, rscratch1, rscratch2,
1182         ext::sxtw, exact_log2(stride * Assembler::instruction_size));
1183     br(rscratch1);
1184   }
1185 
1186   // Form an address from base + offset in Rd.  Rd may or may not
1187   // actually be used: you must use the Address that is returned.  It
1188   // is up to you to ensure that the shift provided matches the size
1189   // of your data.
1190   Address form_address(Register Rd, Register base, long byte_offset, int shift);
1191 
1192   // Return true iff an address is within the 48-bit AArch64 address
1193   // space.
1194   bool is_valid_AArch64_address(address a) {
</pre>
<hr />
<pre>
1220 
1221   address read_polling_page(Register r, relocInfo::relocType rtype);
1222   void get_polling_page(Register dest, relocInfo::relocType rtype);
1223   address fetch_and_read_polling_page(Register r, relocInfo::relocType rtype);
1224 
1225   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1226   void update_byte_crc32(Register crc, Register val, Register table);
1227   void update_word_crc32(Register crc, Register v, Register tmp,
1228         Register table0, Register table1, Register table2, Register table3,
1229         bool upper = false);
1230 
1231   void has_negatives(Register ary1, Register len, Register result);
1232 
1233   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1234                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1235 
1236   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1237                      int elem_size);
1238 
1239   void fill_words(Register base, Register cnt, Register value);


1240   void zero_words(Register base, uint64_t cnt);
1241   void zero_words(Register ptr, Register cnt);
1242   void zero_dcache_blocks(Register base, Register cnt);
1243 
1244   static const int zero_words_block_size;
1245 
1246   void byte_array_inflate(Register src, Register dst, Register len,
1247                           FloatRegister vtmp1, FloatRegister vtmp2,
1248                           FloatRegister vtmp3, Register tmp4);
1249 
1250   void char_array_compress(Register src, Register dst, Register len,
1251                            FloatRegister tmp1Reg, FloatRegister tmp2Reg,
1252                            FloatRegister tmp3Reg, FloatRegister tmp4Reg,
1253                            Register result);
1254 
1255   void encode_iso_array(Register src, Register dst,
1256                         Register len, Register result,
1257                         FloatRegister Vtmp1, FloatRegister Vtmp2,
1258                         FloatRegister Vtmp3, FloatRegister Vtmp4);
1259   void fast_log(FloatRegister vtmp0, FloatRegister vtmp1, FloatRegister vtmp2,
</pre>
<hr />
<pre>
1341   }
1342   void unspill(FloatRegister Vx, SIMD_RegVariant T, int offset) {
1343     ldr(Vx, T, spill_address(1 &lt;&lt; (int)T, offset));
1344   }
1345   void spill_copy128(int src_offset, int dst_offset,
1346                      Register tmp1=rscratch1, Register tmp2=rscratch2) {
1347     if (src_offset &lt; 512 &amp;&amp; (src_offset &amp; 7) == 0 &amp;&amp;
1348         dst_offset &lt; 512 &amp;&amp; (dst_offset &amp; 7) == 0) {
1349       ldp(tmp1, tmp2, Address(sp, src_offset));
1350       stp(tmp1, tmp2, Address(sp, dst_offset));
1351     } else {
1352       unspill(tmp1, true, src_offset);
1353       spill(tmp1, true, dst_offset);
1354       unspill(tmp1, true, src_offset+8);
1355       spill(tmp1, true, dst_offset+8);
1356     }
1357   }
1358 
1359   void cache_wb(Address line);
1360   void cache_wbsync(bool is_pre);



1361 };
1362 
1363 #ifdef ASSERT
1364 inline bool AbstractAssembler::pd_check_instruction_mark() { return false; }
1365 #endif
1366 
1367 /**
1368  * class SkipIfEqual:
1369  *
1370  * Instantiating this class will result in assembly code being output that will
1371  * jump around any code emitted between the creation of the instance and it&#39;s
1372  * automatic destruction at the end of a scope block, depending on the value of
1373  * the flag passed to the constructor, which will be checked at run-time.
1374  */
1375 class SkipIfEqual {
1376  private:
1377   MacroAssembler* _masm;
1378   Label _label;
1379 
1380  public:
</pre>
</td>
<td>
<hr />
<pre>
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #ifndef CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  27 #define CPU_AARCH64_MACROASSEMBLER_AARCH64_HPP
  28 
  29 #include &quot;asm/assembler.hpp&quot;
  30 #include &quot;oops/compressedOops.hpp&quot;
<span class="line-added">  31 #include &quot;utilities/macros.hpp&quot;</span>
  32 #include &quot;utilities/powerOfTwo.hpp&quot;
<span class="line-added">  33 #include &quot;runtime/signature.hpp&quot;</span>
<span class="line-added">  34 </span>
<span class="line-added">  35 </span>
<span class="line-added">  36 class ciInlineKlass;</span>
  37 
  38 // MacroAssembler extends Assembler by frequently used macros.
  39 //
  40 // Instructions for which a &#39;better&#39; code sequence exists depending
  41 // on arguments should also go in here.
  42 
  43 class MacroAssembler: public Assembler {
  44   friend class LIR_Assembler;
  45 
  46  public:
  47   using Assembler::mov;
  48   using Assembler::movi;
  49 
  50  protected:
  51 
  52   // Support for VM calls
  53   //
  54   // This is the base routine called by the different versions of call_VM_leaf. The interpreter
  55   // may customize this version by overriding it for its purposes (e.g., to save/restore
  56   // additional registers when doing a VM call).
</pre>
<hr />
<pre>
 596     mrs(0b011, 0b0000, 0b0000, 0b001, reg);
 597   }
 598 
 599   // idiv variant which deals with MINLONG as dividend and -1 as divisor
 600   int corrected_idivl(Register result, Register ra, Register rb,
 601                       bool want_remainder, Register tmp = rscratch1);
 602   int corrected_idivq(Register result, Register ra, Register rb,
 603                       bool want_remainder, Register tmp = rscratch1);
 604 
 605   // Support for NULL-checks
 606   //
 607   // Generates code that causes a NULL OS exception if the content of reg is NULL.
 608   // If the accessed location is M[reg + offset] and the offset is known, provide the
 609   // offset. No explicit code generation is needed if the offset is within a certain
 610   // range (0 &lt;= offset &lt;= page_size).
 611 
 612   virtual void null_check(Register reg, int offset = -1);
 613   static bool needs_explicit_null_check(intptr_t offset);
 614   static bool uses_implicit_null_check(void* address);
 615 
<span class="line-added"> 616   void test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value);</span>
<span class="line-added"> 617 </span>
<span class="line-added"> 618   void test_field_is_inline_type(Register flags, Register temp_reg, Label&amp; is_inline);</span>
<span class="line-added"> 619   void test_field_is_not_inline_type(Register flags, Register temp_reg, Label&amp; not_inline);</span>
<span class="line-added"> 620   void test_field_is_inlined(Register flags, Register temp_reg, Label&amp; is_flattened);</span>
<span class="line-added"> 621 </span>
<span class="line-added"> 622   // Check klass/oops is flat inline type array (oop-&gt;_klass-&gt;_layout_helper &amp; vt_bit)</span>
<span class="line-added"> 623   void test_flattened_array_oop(Register klass, Register temp_reg, Label&amp; is_flattened_array);</span>
<span class="line-added"> 624   void test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array);</span>
<span class="line-added"> 625 </span>
 626   static address target_addr_for_insn(address insn_addr, unsigned insn);
 627   static address target_addr_for_insn(address insn_addr) {
 628     unsigned insn = *(unsigned*)insn_addr;
 629     return target_addr_for_insn(insn_addr, insn);
 630   }
 631 
 632   // Required platform-specific helpers for Label::patch_instructions.
 633   // They _shadow_ the declarations in AbstractAssembler, which are undefined.
 634   static int pd_patch_instruction_size(address branch, address target);
 635   static void pd_patch_instruction(address branch, address target, const char* file = NULL, int line = 0) {
 636     pd_patch_instruction_size(branch, target);
 637   }
 638   static address pd_call_destination(address branch) {
 639     return target_addr_for_insn(branch);
 640   }
 641 #ifndef PRODUCT
 642   static void pd_print_patched_instruction(address branch);
 643 #endif
 644 
 645   static int patch_oop(address insn_addr, address o);
</pre>
<hr />
<pre>
 813                            Register scratch);
 814 
 815   void reset_last_Java_frame(Register thread);
 816 
 817   // thread in the default location (rthread)
 818   void reset_last_Java_frame(bool clear_fp);
 819 
 820   // Stores
 821   void store_check(Register obj);                // store check for obj - register is destroyed afterwards
 822   void store_check(Register obj, Address dst);   // same as above, dst is exact store location (reg. is destroyed)
 823 
 824   void resolve_jobject(Register value, Register thread, Register tmp);
 825 
 826   // C &#39;boolean&#39; to Java boolean: x == 0 ? 0 : 1
 827   void c2bool(Register x);
 828 
 829   void load_method_holder_cld(Register rresult, Register rmethod);
 830   void load_method_holder(Register holder, Register method);
 831 
 832   // oop manipulations
<span class="line-added"> 833   void load_metadata(Register dst, Register src);</span>
<span class="line-added"> 834   void load_storage_props(Register dst, Register src);</span>
<span class="line-added"> 835 </span>
 836   void load_klass(Register dst, Register src);
 837   void store_klass(Register dst, Register src);
 838   void cmp_klass(Register oop, Register trial_klass, Register tmp);
 839 
 840   void resolve_weak_handle(Register result, Register tmp);
 841   void resolve_oop_handle(Register result, Register tmp = r5);
 842   void load_mirror(Register dst, Register method, Register tmp = r5);
 843 
 844   void access_load_at(BasicType type, DecoratorSet decorators, Register dst, Address src,
 845                       Register tmp1, Register tmp_thread);
 846 
 847   void access_store_at(BasicType type, DecoratorSet decorators, Address dst, Register src,
<span class="line-modified"> 848                        Register tmp1, Register tmp_thread, Register tmp3 = noreg);</span>
 849 
 850   // Resolves obj for access. Result is placed in the same register.
 851   // All other registers are preserved.
 852   void resolve(DecoratorSet decorators, Register obj);
 853 
 854   void load_heap_oop(Register dst, Address src, Register tmp1 = noreg,
 855                      Register thread_tmp = noreg, DecoratorSet decorators = 0);
 856 
 857   void load_heap_oop_not_null(Register dst, Address src, Register tmp1 = noreg,
 858                               Register thread_tmp = noreg, DecoratorSet decorators = 0);
 859   void store_heap_oop(Address dst, Register src, Register tmp1 = noreg,
<span class="line-modified"> 860                       Register tmp_thread = noreg, Register tmp3 = noreg, DecoratorSet decorators = 0);</span>
 861 
 862   // currently unimplemented
 863   // Used for storing NULL. All other oop constants should be
 864   // stored using routines that take a jobject.
 865   void store_heap_oop_null(Address dst);
 866 
 867   void load_prototype_header(Register dst, Register src);
 868 
 869   void store_klass_gap(Register dst, Register src);
 870 
 871   // This dummy is to prevent a call to store_heap_oop from
 872   // converting a zero (like NULL) into a Register by giving
 873   // the compiler two choices it can&#39;t resolve
 874 
 875   void store_heap_oop(Address dst, void* dummy);
 876 
 877   void encode_heap_oop(Register d, Register s);
 878   void encode_heap_oop(Register r) { encode_heap_oop(r, r); }
 879   void decode_heap_oop(Register d, Register s);
 880   void decode_heap_oop(Register r) { decode_heap_oop(r, r); }
</pre>
<hr />
<pre>
1173   }                                                                     \
1174                                                                         \
1175   void INSN(Register Rd, Register Rn, Register Rm) {                    \
1176     Assembler::INSN(Rd, Rn, Rm);                                        \
1177   }                                                                     \
1178                                                                         \
1179   void INSN(Register Rd, Register Rn, Register Rm,                      \
1180            ext::operation option, int amount = 0) {                     \
1181     Assembler::INSN(Rd, Rn, Rm, option, amount);                        \
1182   }
1183 
1184   WRAP(adds) WRAP(addsw) WRAP(subs) WRAP(subsw)
1185 
1186   void add(Register Rd, Register Rn, RegisterOrConstant increment);
1187   void addw(Register Rd, Register Rn, RegisterOrConstant increment);
1188   void sub(Register Rd, Register Rn, RegisterOrConstant decrement);
1189   void subw(Register Rd, Register Rn, RegisterOrConstant decrement);
1190 
1191   void adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset);
1192 
<span class="line-added">1193 </span>
<span class="line-added">1194   enum RegState {</span>
<span class="line-added">1195      reg_readonly,</span>
<span class="line-added">1196      reg_writable,</span>
<span class="line-added">1197      reg_written</span>
<span class="line-added">1198   };</span>
<span class="line-added">1199 </span>
<span class="line-added">1200   void verified_entry(Compile* C, int sp_inc);</span>
<span class="line-added">1201 </span>
<span class="line-added">1202   int store_inline_type_fields_to_buf(ciInlineKlass* vk, bool from_interpreter = true);</span>
<span class="line-added">1203 </span>
<span class="line-added">1204 // Unpack all inline type arguments passed as oops</span>
<span class="line-added">1205   void unpack_inline_args(Compile* C, bool receiver_only);</span>
<span class="line-added">1206   bool move_helper(VMReg from, VMReg to, BasicType bt, RegState reg_state[], int ret_off, int extra_stack_offset);</span>
<span class="line-added">1207   bool unpack_inline_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, VMReg from, VMRegPair* regs_to, int&amp; to_index,</span>
<span class="line-added">1208                             RegState reg_state[], int ret_off, int extra_stack_offset);</span>
<span class="line-added">1209   bool pack_inline_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, int vtarg_index,</span>
<span class="line-added">1210                           VMReg to, VMRegPair* regs_from, int regs_from_count, int&amp; from_index, RegState reg_state[],</span>
<span class="line-added">1211                           int ret_off, int extra_stack_offset);</span>
<span class="line-added">1212   void restore_stack(Compile* C);</span>
<span class="line-added">1213 </span>
<span class="line-added">1214   int shuffle_inline_args(bool is_packing, bool receiver_only, int extra_stack_offset,</span>
<span class="line-added">1215                           BasicType* sig_bt, const GrowableArray&lt;SigEntry&gt;* sig_cc,</span>
<span class="line-added">1216                           int args_passed, int args_on_stack, VMRegPair* regs,</span>
<span class="line-added">1217                           int args_passed_to, int args_on_stack_to, VMRegPair* regs_to);</span>
<span class="line-added">1218   bool shuffle_inline_args_spill(bool is_packing,  const GrowableArray&lt;SigEntry&gt;* sig_cc, int sig_cc_index,</span>
<span class="line-added">1219                                  VMRegPair* regs_from, int from_index, int regs_from_count,</span>
<span class="line-added">1220                                  RegState* reg_state, int sp_inc, int extra_stack_offset);</span>
<span class="line-added">1221   VMReg spill_reg_for(VMReg reg);</span>
<span class="line-added">1222 </span>
<span class="line-added">1223 </span>
1224   void tableswitch(Register index, jint lowbound, jint highbound,
1225                    Label &amp;jumptable, Label &amp;jumptable_end, int stride = 1) {
1226     adr(rscratch1, jumptable);
1227     subsw(rscratch2, index, lowbound);
1228     subsw(zr, rscratch2, highbound - lowbound);
1229     br(Assembler::HS, jumptable_end);
1230     add(rscratch1, rscratch1, rscratch2,
1231         ext::sxtw, exact_log2(stride * Assembler::instruction_size));
1232     br(rscratch1);
1233   }
1234 
1235   // Form an address from base + offset in Rd.  Rd may or may not
1236   // actually be used: you must use the Address that is returned.  It
1237   // is up to you to ensure that the shift provided matches the size
1238   // of your data.
1239   Address form_address(Register Rd, Register base, long byte_offset, int shift);
1240 
1241   // Return true iff an address is within the 48-bit AArch64 address
1242   // space.
1243   bool is_valid_AArch64_address(address a) {
</pre>
<hr />
<pre>
1269 
1270   address read_polling_page(Register r, relocInfo::relocType rtype);
1271   void get_polling_page(Register dest, relocInfo::relocType rtype);
1272   address fetch_and_read_polling_page(Register r, relocInfo::relocType rtype);
1273 
1274   // CRC32 code for java.util.zip.CRC32::updateBytes() instrinsic.
1275   void update_byte_crc32(Register crc, Register val, Register table);
1276   void update_word_crc32(Register crc, Register v, Register tmp,
1277         Register table0, Register table1, Register table2, Register table3,
1278         bool upper = false);
1279 
1280   void has_negatives(Register ary1, Register len, Register result);
1281 
1282   void arrays_equals(Register a1, Register a2, Register result, Register cnt1,
1283                      Register tmp1, Register tmp2, Register tmp3, int elem_size);
1284 
1285   void string_equals(Register a1, Register a2, Register result, Register cnt1,
1286                      int elem_size);
1287 
1288   void fill_words(Register base, Register cnt, Register value);
<span class="line-added">1289   void fill_words(Register base, uint64_t cnt, Register value);</span>
<span class="line-added">1290 </span>
1291   void zero_words(Register base, uint64_t cnt);
1292   void zero_words(Register ptr, Register cnt);
1293   void zero_dcache_blocks(Register base, Register cnt);
1294 
1295   static const int zero_words_block_size;
1296 
1297   void byte_array_inflate(Register src, Register dst, Register len,
1298                           FloatRegister vtmp1, FloatRegister vtmp2,
1299                           FloatRegister vtmp3, Register tmp4);
1300 
1301   void char_array_compress(Register src, Register dst, Register len,
1302                            FloatRegister tmp1Reg, FloatRegister tmp2Reg,
1303                            FloatRegister tmp3Reg, FloatRegister tmp4Reg,
1304                            Register result);
1305 
1306   void encode_iso_array(Register src, Register dst,
1307                         Register len, Register result,
1308                         FloatRegister Vtmp1, FloatRegister Vtmp2,
1309                         FloatRegister Vtmp3, FloatRegister Vtmp4);
1310   void fast_log(FloatRegister vtmp0, FloatRegister vtmp1, FloatRegister vtmp2,
</pre>
<hr />
<pre>
1392   }
1393   void unspill(FloatRegister Vx, SIMD_RegVariant T, int offset) {
1394     ldr(Vx, T, spill_address(1 &lt;&lt; (int)T, offset));
1395   }
1396   void spill_copy128(int src_offset, int dst_offset,
1397                      Register tmp1=rscratch1, Register tmp2=rscratch2) {
1398     if (src_offset &lt; 512 &amp;&amp; (src_offset &amp; 7) == 0 &amp;&amp;
1399         dst_offset &lt; 512 &amp;&amp; (dst_offset &amp; 7) == 0) {
1400       ldp(tmp1, tmp2, Address(sp, src_offset));
1401       stp(tmp1, tmp2, Address(sp, dst_offset));
1402     } else {
1403       unspill(tmp1, true, src_offset);
1404       spill(tmp1, true, dst_offset);
1405       unspill(tmp1, true, src_offset+8);
1406       spill(tmp1, true, dst_offset+8);
1407     }
1408   }
1409 
1410   void cache_wb(Address line);
1411   void cache_wbsync(bool is_pre);
<span class="line-added">1412 </span>
<span class="line-added">1413   #include &quot;asm/macroAssembler_common.hpp&quot;</span>
<span class="line-added">1414 </span>
1415 };
1416 
1417 #ifdef ASSERT
1418 inline bool AbstractAssembler::pd_check_instruction_mark() { return false; }
1419 #endif
1420 
1421 /**
1422  * class SkipIfEqual:
1423  *
1424  * Instantiating this class will result in assembly code being output that will
1425  * jump around any code emitted between the creation of the instance and it&#39;s
1426  * automatic destruction at the end of a scope block, depending on the value of
1427  * the flag passed to the constructor, which will be checked at run-time.
1428  */
1429 class SkipIfEqual {
1430  private:
1431   MacroAssembler* _masm;
1432   Label _label;
1433 
1434  public:
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="templateTable_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>