===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.2799 seconds

  ----User Time----  ----Wall Time----  ----Name----
   10.4647 ( 24.0%)   10.4647 ( 32.4%)  FIR Parser
   18.9558 ( 43.5%)   11.0908 ( 34.4%)  'firrtl.circuit' Pipeline
    2.7840 (  6.4%)    1.5295 (  4.7%)    'firrtl.module' Pipeline
    2.7839 (  6.4%)    1.5295 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2655 (  0.6%)    0.2655 (  0.8%)    InferWidths
    1.4726 (  3.4%)    1.4726 (  4.6%)    LowerFIRRTLTypes
   12.0857 ( 27.7%)    6.5660 ( 20.3%)    'firrtl.module' Pipeline
    3.8423 (  8.8%)    2.0387 (  6.3%)      ExpandWhens
    8.2433 ( 18.9%)    4.5273 ( 14.0%)      SimpleCanonicalizer
    1.2084 (  2.8%)    1.2084 (  3.7%)    IMConstProp
    0.0617 (  0.1%)    0.0617 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0895 (  0.2%)    0.0450 (  0.1%)    'firrtl.module' Pipeline
    0.0895 (  0.2%)    0.0450 (  0.1%)      CheckWidths
    1.9673 (  4.5%)    1.9673 (  6.1%)  LowerFIRRTLToHW
    1.1834 (  2.7%)    1.1834 (  3.7%)  HWMemSimImpl
    4.8502 ( 11.1%)    2.6545 (  8.2%)  'hw.module' Pipeline
    0.1679 (  0.4%)    0.0940 (  0.3%)    HWCleanup
    2.3687 (  5.4%)    1.3325 (  4.1%)    CSE
    0.0074 (  0.0%)    0.0038 (  0.0%)      (A) DominanceInfo
    2.2619 (  5.2%)    1.2019 (  3.7%)    SimpleCanonicalizer
    1.2797 (  2.9%)    1.2797 (  4.0%)  HWLegalizeNames
    1.6775 (  3.8%)    0.8641 (  2.7%)  'hw.module' Pipeline
    1.6352 (  3.7%)    0.8428 (  2.6%)    PrettifyVerilog
    2.7399 (  6.3%)    2.7399 (  8.5%)  Output
    0.0041 (  0.0%)    0.0041 (  0.0%)  Rest
   43.6128 (100.0%)   32.2799 (100.0%)  Total

{
  totalTime: 32.334,
  maxMemory: 1118765056
}
