<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4936" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4936{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4936{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4936{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4936{left:85px;bottom:998px;letter-spacing:-0.17px;}
#t5_4936{left:146px;bottom:998px;letter-spacing:-0.12px;}
#t6_4936{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4936{left:417px;bottom:998px;letter-spacing:-0.1px;}
#t8_4936{left:417px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t9_4936{left:417px;bottom:959px;letter-spacing:-0.11px;}
#ta_4936{left:189px;bottom:935px;letter-spacing:-0.14px;}
#tb_4936{left:417px;bottom:935px;letter-spacing:-0.12px;}
#tc_4936{left:189px;bottom:910px;letter-spacing:-0.14px;}
#td_4936{left:417px;bottom:910px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#te_4936{left:417px;bottom:889px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#tf_4936{left:417px;bottom:868px;letter-spacing:-0.17px;word-spacing:7.16px;}
#tg_4936{left:417px;bottom:851px;}
#th_4936{left:443px;bottom:851px;}
#ti_4936{left:470px;bottom:851px;}
#tj_4936{left:498px;bottom:851px;letter-spacing:-0.12px;}
#tk_4936{left:417px;bottom:834px;}
#tl_4936{left:443px;bottom:834px;}
#tm_4936{left:470px;bottom:834px;}
#tn_4936{left:498px;bottom:834px;letter-spacing:-0.12px;}
#to_4936{left:417px;bottom:817px;}
#tp_4936{left:443px;bottom:817px;}
#tq_4936{left:470px;bottom:817px;}
#tr_4936{left:498px;bottom:817px;letter-spacing:-0.12px;}
#ts_4936{left:417px;bottom:800px;}
#tt_4936{left:443px;bottom:800px;}
#tu_4936{left:470px;bottom:800px;}
#tv_4936{left:498px;bottom:800px;letter-spacing:-0.12px;}
#tw_4936{left:417px;bottom:784px;}
#tx_4936{left:443px;bottom:784px;}
#ty_4936{left:470px;bottom:784px;}
#tz_4936{left:498px;bottom:784px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_4936{left:417px;bottom:767px;}
#t11_4936{left:443px;bottom:767px;}
#t12_4936{left:470px;bottom:767px;}
#t13_4936{left:498px;bottom:767px;letter-spacing:-0.12px;}
#t14_4936{left:417px;bottom:750px;}
#t15_4936{left:443px;bottom:750px;}
#t16_4936{left:470px;bottom:750px;}
#t17_4936{left:498px;bottom:750px;letter-spacing:-0.12px;}
#t18_4936{left:417px;bottom:733px;}
#t19_4936{left:443px;bottom:733px;}
#t1a_4936{left:470px;bottom:733px;}
#t1b_4936{left:498px;bottom:733px;letter-spacing:-0.12px;}
#t1c_4936{left:189px;bottom:709px;letter-spacing:-0.14px;}
#t1d_4936{left:417px;bottom:709px;letter-spacing:-0.12px;}
#t1e_4936{left:189px;bottom:684px;letter-spacing:-0.15px;}
#t1f_4936{left:417px;bottom:684px;letter-spacing:-0.12px;}
#t1g_4936{left:189px;bottom:660px;letter-spacing:-0.14px;}
#t1h_4936{left:417px;bottom:660px;letter-spacing:-0.11px;}
#t1i_4936{left:189px;bottom:635px;letter-spacing:-0.15px;}
#t1j_4936{left:417px;bottom:635px;letter-spacing:-0.12px;}
#t1k_4936{left:85px;bottom:611px;letter-spacing:-0.17px;}
#t1l_4936{left:146px;bottom:611px;letter-spacing:-0.12px;}
#t1m_4936{left:189px;bottom:611px;letter-spacing:-0.14px;}
#t1n_4936{left:417px;bottom:611px;letter-spacing:-0.11px;}
#t1o_4936{left:189px;bottom:587px;letter-spacing:-0.14px;}
#t1p_4936{left:417px;bottom:587px;letter-spacing:-0.12px;}
#t1q_4936{left:189px;bottom:562px;}
#t1r_4936{left:417px;bottom:562px;letter-spacing:-0.11px;}
#t1s_4936{left:417px;bottom:541px;letter-spacing:-0.13px;}
#t1t_4936{left:189px;bottom:516px;letter-spacing:-0.14px;}
#t1u_4936{left:417px;bottom:516px;letter-spacing:-0.12px;}
#t1v_4936{left:189px;bottom:492px;letter-spacing:-0.13px;}
#t1w_4936{left:417px;bottom:492px;letter-spacing:-0.11px;}
#t1x_4936{left:417px;bottom:470px;letter-spacing:-0.11px;}
#t1y_4936{left:417px;bottom:451px;letter-spacing:-0.11px;}
#t1z_4936{left:189px;bottom:426px;letter-spacing:-0.14px;}
#t20_4936{left:417px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t21_4936{left:189px;bottom:402px;letter-spacing:-0.15px;}
#t22_4936{left:417px;bottom:402px;letter-spacing:-0.12px;}
#t23_4936{left:85px;bottom:377px;letter-spacing:-0.18px;}
#t24_4936{left:146px;bottom:377px;letter-spacing:-0.12px;}
#t25_4936{left:189px;bottom:377px;letter-spacing:-0.16px;}
#t26_4936{left:417px;bottom:377px;letter-spacing:-0.12px;}
#t27_4936{left:417px;bottom:356px;letter-spacing:-0.11px;}
#t28_4936{left:417px;bottom:334px;letter-spacing:-0.11px;}
#t29_4936{left:189px;bottom:310px;}
#t2a_4936{left:417px;bottom:310px;letter-spacing:-0.13px;}
#t2b_4936{left:472px;bottom:317px;}
#t2c_4936{left:189px;bottom:286px;}
#t2d_4936{left:417px;bottom:286px;letter-spacing:-0.12px;}
#t2e_4936{left:417px;bottom:264px;letter-spacing:-0.12px;}
#t2f_4936{left:417px;bottom:244px;letter-spacing:-0.11px;}
#t2g_4936{left:189px;bottom:220px;}
#t2h_4936{left:417px;bottom:220px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2i_4936{left:417px;bottom:199px;letter-spacing:-0.11px;}
#t2j_4936{left:417px;bottom:179px;letter-spacing:-0.12px;}
#t2k_4936{left:189px;bottom:154px;}
#t2l_4936{left:417px;bottom:154px;letter-spacing:-0.12px;}
#t2m_4936{left:417px;bottom:133px;letter-spacing:-0.12px;}
#t2n_4936{left:417px;bottom:113px;letter-spacing:-0.11px;}
#t2o_4936{left:270px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2p_4936{left:356px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2q_4936{left:595px;bottom:1086px;letter-spacing:0.12px;}
#t2r_4936{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2s_4936{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2t_4936{left:216px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2u_4936{left:585px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2v_4936{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2w_4936{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4936{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4936{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4936{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4936{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4936{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4936{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4936" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4936Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4936" style="-webkit-user-select: none;"><object width="935" height="1210" data="4936/4936.svg" type="image/svg+xml" id="pdf4936" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4936" class="t s1_4936">2-414 </span><span id="t2_4936" class="t s1_4936">Vol. 4 </span>
<span id="t3_4936" class="t s2_4936">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4936" class="t s3_4936">17H </span><span id="t5_4936" class="t s3_4936">23 </span><span id="t6_4936" class="t s3_4936">IA32_PLATFORM_ID </span><span id="t7_4936" class="t s3_4936">Platform ID (R) </span>
<span id="t8_4936" class="t s3_4936">The operating system can use this MSR to determine “slot” information for </span>
<span id="t9_4936" class="t s3_4936">the processor and the proper microcode update to load. </span>
<span id="ta_4936" class="t s3_4936">49:0 </span><span id="tb_4936" class="t s3_4936">Reserved </span>
<span id="tc_4936" class="t s3_4936">52:50 </span><span id="td_4936" class="t s3_4936">Platform Id (R) </span>
<span id="te_4936" class="t s3_4936">Contains information concerning the intended platform for the processor. </span>
<span id="tf_4936" class="t s3_4936">52 51 50 </span>
<span id="tg_4936" class="t s3_4936">0 </span><span id="th_4936" class="t s3_4936">0 </span><span id="ti_4936" class="t s3_4936">0 </span><span id="tj_4936" class="t s3_4936">Processor Flag 0 </span>
<span id="tk_4936" class="t s3_4936">0 </span><span id="tl_4936" class="t s3_4936">0 </span><span id="tm_4936" class="t s3_4936">1 </span><span id="tn_4936" class="t s3_4936">Processor Flag 1 </span>
<span id="to_4936" class="t s3_4936">0 </span><span id="tp_4936" class="t s3_4936">1 </span><span id="tq_4936" class="t s3_4936">0 </span><span id="tr_4936" class="t s3_4936">Processor Flag 2 </span>
<span id="ts_4936" class="t s3_4936">0 </span><span id="tt_4936" class="t s3_4936">1 </span><span id="tu_4936" class="t s3_4936">1 </span><span id="tv_4936" class="t s3_4936">Processor Flag 3 </span>
<span id="tw_4936" class="t s3_4936">1 </span><span id="tx_4936" class="t s3_4936">0 </span><span id="ty_4936" class="t s3_4936">0 </span><span id="tz_4936" class="t s3_4936">Processor Flag 4 </span>
<span id="t10_4936" class="t s3_4936">1 </span><span id="t11_4936" class="t s3_4936">0 </span><span id="t12_4936" class="t s3_4936">1 </span><span id="t13_4936" class="t s3_4936">Processor Flag 5 </span>
<span id="t14_4936" class="t s3_4936">1 </span><span id="t15_4936" class="t s3_4936">1 </span><span id="t16_4936" class="t s3_4936">0 </span><span id="t17_4936" class="t s3_4936">Processor Flag 6 </span>
<span id="t18_4936" class="t s3_4936">1 </span><span id="t19_4936" class="t s3_4936">1 </span><span id="t1a_4936" class="t s3_4936">1 </span><span id="t1b_4936" class="t s3_4936">Processor Flag 7 </span>
<span id="t1c_4936" class="t s3_4936">56:53 </span><span id="t1d_4936" class="t s3_4936">L2 Cache Latency Read. </span>
<span id="t1e_4936" class="t s3_4936">59:57 </span><span id="t1f_4936" class="t s3_4936">Reserved </span>
<span id="t1g_4936" class="t s3_4936">60 </span><span id="t1h_4936" class="t s3_4936">Clock Frequency Ratio Read. </span>
<span id="t1i_4936" class="t s3_4936">63:61 </span><span id="t1j_4936" class="t s3_4936">Reserved </span>
<span id="t1k_4936" class="t s3_4936">1BH </span><span id="t1l_4936" class="t s3_4936">27 </span><span id="t1m_4936" class="t s3_4936">APIC_BASE </span><span id="t1n_4936" class="t s3_4936">Section 11.4.4, “Local APIC Status and Location.” </span>
<span id="t1o_4936" class="t s3_4936">7:0 </span><span id="t1p_4936" class="t s3_4936">Reserved </span>
<span id="t1q_4936" class="t s3_4936">8 </span><span id="t1r_4936" class="t s3_4936">Boot Strap Processor Indicator Bit </span>
<span id="t1s_4936" class="t s3_4936">1 = BSP </span>
<span id="t1t_4936" class="t s3_4936">10:9 </span><span id="t1u_4936" class="t s3_4936">Reserved </span>
<span id="t1v_4936" class="t s3_4936">11 </span><span id="t1w_4936" class="t s3_4936">APIC Global Enable Bit - Permanent till reset </span>
<span id="t1x_4936" class="t s3_4936">1 = Enabled </span>
<span id="t1y_4936" class="t s3_4936">0 = Disabled </span>
<span id="t1z_4936" class="t s3_4936">31:12 </span><span id="t20_4936" class="t s3_4936">APIC Base Address. </span>
<span id="t21_4936" class="t s3_4936">63:32 </span><span id="t22_4936" class="t s3_4936">Reserved </span>
<span id="t23_4936" class="t s3_4936">2AH </span><span id="t24_4936" class="t s3_4936">42 </span><span id="t25_4936" class="t s3_4936">EBL_CR_POWERON </span><span id="t26_4936" class="t s3_4936">Processor Hard Power-On Configuration </span>
<span id="t27_4936" class="t s3_4936">(R/W) Enables and disables processor features; </span>
<span id="t28_4936" class="t s3_4936">(R) indicates current processor configuration. </span>
<span id="t29_4936" class="t s3_4936">0 </span><span id="t2a_4936" class="t s3_4936">Reserved </span>
<span id="t2b_4936" class="t s4_4936">1 </span>
<span id="t2c_4936" class="t s3_4936">1 </span><span id="t2d_4936" class="t s3_4936">Data Error Checking Enable (R/W) </span>
<span id="t2e_4936" class="t s3_4936">1 = Enabled </span>
<span id="t2f_4936" class="t s3_4936">0 = Disabled </span>
<span id="t2g_4936" class="t s3_4936">2 </span><span id="t2h_4936" class="t s3_4936">Response Error Checking Enable FRCERR Observation Enable (R/W) </span>
<span id="t2i_4936" class="t s3_4936">1 = Enabled </span>
<span id="t2j_4936" class="t s3_4936">0 = Disabled </span>
<span id="t2k_4936" class="t s3_4936">3 </span><span id="t2l_4936" class="t s3_4936">AERR# Drive Enable (R/W) </span>
<span id="t2m_4936" class="t s3_4936">1 = Enabled </span>
<span id="t2n_4936" class="t s3_4936">0 = Disabled </span>
<span id="t2o_4936" class="t s5_4936">Table 2-60. </span><span id="t2p_4936" class="t s5_4936">MSRs in the P6 Family Processors </span><span id="t2q_4936" class="t s5_4936">(Contd.) </span>
<span id="t2r_4936" class="t s6_4936">Register </span>
<span id="t2s_4936" class="t s6_4936">Address </span><span id="t2t_4936" class="t s6_4936">Register Name / Bit Fields </span><span id="t2u_4936" class="t s6_4936">Bit Description </span>
<span id="t2v_4936" class="t s6_4936">Hex </span><span id="t2w_4936" class="t s6_4936">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
