#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul 18 15:05:56 2022
# Process ID: 5776
# Current directory: F:/Intelligent Traffic Light/optimized_intellight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8516 F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.xpr
# Log file: F:/Intelligent Traffic Light/optimized_intellight/vivado.log
# Journal file: F:/Intelligent Traffic Light/optimized_intellight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Intelligent Traffic Light/ip_repo/intellight_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'intellight_PG_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_PG_0_0/intellight_PG_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_PG_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_PG_0_0/intellight_PG_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_PG_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_PG_0_0/intellight_PG_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_PG_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_PG_0_0/intellight_PG_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_PG_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_PG_0_0/intellight_PG_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_RD_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RD_0_0/intellight_RD_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_RD_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RD_0_0/intellight_RD_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_RD_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RD_0_0/intellight_RD_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_RD_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RD_0_0/intellight_RD_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_RD_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_RD_0_0/intellight_RD_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_intellight_ip_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_intellight_ip_0_0/intellight_intellight_ip_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_intellight_ip_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_intellight_ip_0_0/intellight_intellight_ip_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_intellight_ip_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_intellight_ip_0_0/intellight_intellight_ip_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_intellight_ip_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_intellight_ip_0_0/intellight_intellight_ip_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'intellight_intellight_ip_0_0' generated file not found 'f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_intellight_ip_0_0/intellight_intellight_ip_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_intellight_ip_0_0

open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1329.164 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference intellight_SD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Intelligent Traffic Light/ip_repo/intellight_ip_1.0'.
Reading block design file <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Adding component instance block -- xilinx.com:user:intellight_ip:1.0 - intellight_ip_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Successfully read diagram <intellight> from block design file <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>
Upgrading 'F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_SD_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded intellight_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'A' width 2 differs from original width 3
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_SD_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'intellight_SD_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
upgrade_ip: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 1524.336 ; gain = 195.172
update_module_reference: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 1524.383 ; gain = 195.219
update_module_reference intellight_PG_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Intelligent Traffic Light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_PG_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded intellight_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1538.168 ; gain = 13.723
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:intellight_ip:1.0 [get_ips  intellight_intellight_ip_0_0] -log ip_upgrade.log
Upgrading 'F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_intellight_ip_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded intellight_intellight_ip_0_0 (intellight_ip_v1.0 1.0) from revision 2 to revision 3
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Intelligent Traffic Light/optimized_intellight/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips intellight_intellight_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] intellight_axi_smc_0: SmartConnect intellight_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PG_0 .
Exporting to file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0.hwh
Generated Block Design Tcl file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/synth/intellight_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block intellight_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block QA_0 .
Exporting to file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight.hwh
Generated Block Design Tcl file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight_bd.tcl
Generated Hardware Definition File f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.hwdef
generate_target: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1818.305 ; gain = 264.355
catch { config_ip_cache -export [get_ips -all intellight_SD_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_PG_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_RD_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all intellight_intellight_ip_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_QA_0_0] }
export_ip_user_files -of_objects [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}]
launch_runs intellight_RD_0_0_synth_1 intellight_axi_smc_0_synth_1 intellight_SD_0_0_synth_1 intellight_PG_0_0_synth_1 intellight_intellight_ip_0_0_synth_1 intellight_QA_0_0_synth_1 -jobs 8
[Mon Jul 18 15:09:28 2022] Launched intellight_RD_0_0_synth_1, intellight_axi_smc_0_synth_1, intellight_SD_0_0_synth_1, intellight_PG_0_0_synth_1, intellight_intellight_ip_0_0_synth_1, intellight_QA_0_0_synth_1...
Run output will be captured here:
intellight_RD_0_0_synth_1: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_RD_0_0_synth_1/runme.log
intellight_axi_smc_0_synth_1: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_axi_smc_0_synth_1/runme.log
intellight_SD_0_0_synth_1: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_SD_0_0_synth_1/runme.log
intellight_PG_0_0_synth_1: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_PG_0_0_synth_1/runme.log
intellight_intellight_ip_0_0_synth_1: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_intellight_ip_0_0_synth_1/runme.log
intellight_QA_0_0_synth_1: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_QA_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1824.047 ; gain = 5.742
export_simulation -of_objects [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -directory {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files} -ipstatic_source_dir {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_module_reference intellight_RD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Intelligent Traffic Light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
delete_fileset: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1830.922 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1830.922 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded intellight_RD_0_0 from RD_v1_0 1.0 to RD_v1_0 1.0
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1847.410 ; gain = 16.488
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1847.410 ; gain = 16.488
update_module_reference intellight_PG_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Intelligent Traffic Light/ip_repo/intellight_ip_1.0'.
Upgrading 'F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd'
INFO: [IP_Flow 19-1972] Upgraded intellight_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1847.410 ; gain = 0.000
make_wrapper -files [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] intellight_axi_smc_0: SmartConnect intellight_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
make_wrapper: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1862.047 ; gain = 14.637
make_wrapper -files [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -top
INFO: [BD 41-1662] The design 'intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
generate_target all [get_files  {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}]
INFO: [BD 41-1662] The design 'intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RD_0 .
Exporting to file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0.hwh
Generated Block Design Tcl file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/synth/intellight_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight.hwh
Generated Block Design Tcl file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight_bd.tcl
Generated Hardware Definition File f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1915.551 ; gain = 53.504
catch { config_ip_cache -export [get_ips -all intellight_PG_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_RD_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_axi_smc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP intellight_axi_smc_0, cache-ID = e1b83af857a64ded; cache size = 74.758 MB.
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1946.461 ; gain = 30.910
catch { [ delete_ip_run [get_ips -all intellight_axi_smc_0] ] }
export_ip_user_files -of_objects [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}]
launch_runs intellight_PG_0_0_synth_1 intellight_RD_0_0_synth_1 -jobs 8
[Mon Jul 18 15:20:45 2022] Launched intellight_PG_0_0_synth_1, intellight_RD_0_0_synth_1...
Run output will be captured here:
intellight_PG_0_0_synth_1: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_PG_0_0_synth_1/runme.log
intellight_RD_0_0_synth_1: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/intellight_RD_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1946.461 ; gain = 0.000
export_simulation -of_objects [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -directory {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files} -ipstatic_source_dir {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Jul 18 15:22:21 2022] Launched synth_1...
Run output will be captured here: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jul 18 15:23:47 2022] Launched impl_1...
Run output will be captured here: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/impl_1/runme.log
delete_bd_objs [get_bd_ports READ_ADDR]
delete_bd_objs [get_bd_ports WRITE_ADDR]
delete_bd_objs [get_bd_ports wen0]
save_bd_design
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
startgroup
create_bd_port -dir O finish
connect_bd_net [get_bd_pins /CU_0/finish] [get_bd_ports finish]
endgroup
make_wrapper -files [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:smartconnect:1.0-1] intellight_axi_smc_0: SmartConnect intellight_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
make_wrapper: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1976.969 ; gain = 0.000
generate_target all [get_files  {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}]
INFO: [BD 41-1662] The design 'intellight.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM0/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM1/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM2/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM/RAM3/addra'(32) to pin: '/PL_RAM/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/sim/intellight.v
VHDL Output written to : f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hdl/intellight_wrapper.v
Exporting to file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0.hwh
Generated Block Design Tcl file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/hw_handoff/intellight_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/ip/intellight_axi_smc_0/bd_0/synth/intellight_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight.hwh
Generated Block Design Tcl file f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/hw_handoff/intellight_bd.tcl
Generated Hardware Definition File f:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight/synth/intellight.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2001.012 ; gain = 24.043
catch { config_ip_cache -export [get_ips -all intellight_axi_smc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP intellight_axi_smc_0, cache-ID = e1b83af857a64ded; cache size = 74.758 MB.
config_ip_cache: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2036.465 ; gain = 35.453
export_ip_user_files -of_objects [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}]
export_simulation -of_objects [get_files {{F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}}] -directory {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files} -ipstatic_source_dir {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/modelsim} {questa=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/questa} {riviera=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/riviera} {activehdl=F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jul 18 15:32:08 2022] Launched synth_1...
Run output will be captured here: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/synth_1/runme.log
[Mon Jul 18 15:32:08 2022] Launched impl_1...
Run output will be captured here: F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 15:49:50 2022...
