// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sin_lut_ap_fixed_8_6_5_3_0_s.h"
#include "myproject_mac_muladd_8s_12s_12ns_12_1_1.h"
#include "myproject_mul_mul_11s_11s_16_1_1.h"
#include "myproject_mac_muladd_7ns_8s_12ns_12_1_1.h"
#include "myproject_mac_muladd_8s_8s_5s_10_1_1.h"
#include "myproject_mac_muladd_8ns_8s_12s_12_1_1.h"
#include "myproject_mac_muladd_4s_4s_3s_8_1_1.h"
#include "myproject_am_addmul_3s_4s_5s_10_1_1.h"
#include "myproject_mac_muladd_4s_4s_11s_12_1_1.h"
#include "myproject_am_addmul_3s_4s_10s_15_1_1.h"
#include "myproject_am_submul_4s_4s_8s_13_1_1.h"
#include "myproject_mac_muladd_4s_15s_11s_15_1_1.h"
#include "myproject_mac_muladd_4s_13s_9s_14_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<128> > x_V;
    sc_out< sc_lv<8> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<8> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<8> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<8> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<8> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291;
    sin_lut_ap_fixed_8_6_5_3_0_s* grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296;
    myproject_mac_muladd_8s_12s_12ns_12_1_1<1,1,8,12,12,12>* myproject_mac_muladd_8s_12s_12ns_12_1_1_U8;
    myproject_mul_mul_11s_11s_16_1_1<1,1,11,11,16>* myproject_mul_mul_11s_11s_16_1_1_U9;
    myproject_mul_mul_11s_11s_16_1_1<1,1,11,11,16>* myproject_mul_mul_11s_11s_16_1_1_U10;
    myproject_mac_muladd_7ns_8s_12ns_12_1_1<1,1,7,8,12,12>* myproject_mac_muladd_7ns_8s_12ns_12_1_1_U11;
    myproject_mac_muladd_8s_8s_5s_10_1_1<1,1,8,8,5,10>* myproject_mac_muladd_8s_8s_5s_10_1_1_U12;
    myproject_mac_muladd_8ns_8s_12s_12_1_1<1,1,8,8,12,12>* myproject_mac_muladd_8ns_8s_12s_12_1_1_U13;
    myproject_mac_muladd_4s_4s_3s_8_1_1<1,1,4,4,3,8>* myproject_mac_muladd_4s_4s_3s_8_1_1_U14;
    myproject_am_addmul_3s_4s_5s_10_1_1<1,1,3,4,5,10>* myproject_am_addmul_3s_4s_5s_10_1_1_U15;
    myproject_mac_muladd_4s_4s_11s_12_1_1<1,1,4,4,11,12>* myproject_mac_muladd_4s_4s_11s_12_1_1_U16;
    myproject_am_addmul_3s_4s_10s_15_1_1<1,1,3,4,10,15>* myproject_am_addmul_3s_4s_10s_15_1_1_U17;
    myproject_am_submul_4s_4s_8s_13_1_1<1,1,4,4,8,13>* myproject_am_submul_4s_4s_8s_13_1_1_U18;
    myproject_mac_muladd_4s_15s_11s_15_1_1<1,1,4,15,11,15>* myproject_mac_muladd_4s_15s_11s_15_1_1_U19;
    myproject_mac_muladd_4s_13s_9s_14_1_1<1,1,4,13,9,14>* myproject_mac_muladd_4s_13s_9s_14_1_1_U20;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<128> > x_V_preg;
    sc_signal< sc_lv<128> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > p_Val2_8_fu_301_p4;
    sc_signal< sc_lv<8> > p_Val2_8_reg_1150;
    sc_signal< sc_lv<8> > p_Val2_8_reg_1150_pp0_iter1_reg;
    sc_signal< sc_lv<8> > p_Val2_s_fu_319_p4;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1159;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1159_pp0_iter1_reg;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1159_pp0_iter2_reg;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1159_pp0_iter3_reg;
    sc_signal< sc_lv<8> > p_Val2_s_reg_1159_pp0_iter4_reg;
    sc_signal< sc_lv<8> > p_Val2_1_fu_358_p4;
    sc_signal< sc_lv<8> > p_Val2_1_reg_1171;
    sc_signal< sc_lv<8> > p_Val2_1_reg_1171_pp0_iter1_reg;
    sc_signal< sc_lv<8> > p_Val2_1_reg_1171_pp0_iter2_reg;
    sc_signal< sc_lv<8> > p_Val2_1_reg_1171_pp0_iter3_reg;
    sc_signal< sc_lv<8> > p_Val2_1_reg_1171_pp0_iter4_reg;
    sc_signal< sc_lv<8> > tmp_8_fu_372_p4;
    sc_signal< sc_lv<8> > tmp_8_reg_1176;
    sc_signal< sc_lv<8> > tmp_8_reg_1176_pp0_iter1_reg;
    sc_signal< sc_lv<8> > tmp_8_reg_1176_pp0_iter2_reg;
    sc_signal< sc_lv<8> > tmp_8_reg_1176_pp0_iter3_reg;
    sc_signal< sc_lv<8> > tmp_8_reg_1176_pp0_iter4_reg;
    sc_signal< sc_lv<8> > p_Val2_2_fu_392_p4;
    sc_signal< sc_lv<8> > p_Val2_2_reg_1183;
    sc_signal< sc_lv<8> > p_Val2_2_reg_1183_pp0_iter1_reg;
    sc_signal< sc_lv<8> > p_Val2_2_reg_1183_pp0_iter2_reg;
    sc_signal< sc_lv<8> > p_Val2_2_reg_1183_pp0_iter3_reg;
    sc_signal< sc_lv<8> > p_Val2_2_reg_1183_pp0_iter4_reg;
    sc_signal< sc_lv<8> > trunc_ln708_1_reg_1191;
    sc_signal< sc_lv<10> > sext_ln1192_4_fu_419_p1;
    sc_signal< sc_lv<10> > sext_ln1192_4_reg_1196;
    sc_signal< sc_lv<10> > mul_ln1192_2_fu_423_p2;
    sc_signal< sc_lv<10> > mul_ln1192_2_reg_1201;
    sc_signal< sc_lv<12> > sext_ln700_2_fu_464_p1;
    sc_signal< sc_lv<12> > sext_ln700_2_reg_1212;
    sc_signal< sc_lv<16> > mul_ln1118_fu_1054_p2;
    sc_signal< sc_lv<16> > mul_ln1118_reg_1217;
    sc_signal< sc_lv<12> > mul_ln700_1_fu_504_p2;
    sc_signal< sc_lv<12> > mul_ln700_1_reg_1223;
    sc_signal< sc_lv<8> > trunc_ln708_11_reg_1233;
    sc_signal< sc_lv<12> > grp_fu_1068_p3;
    sc_signal< sc_lv<12> > add_ln700_1_reg_1258;
    sc_signal< sc_lv<8> > trunc_ln708_12_reg_1263;
    sc_signal< sc_lv<8> > trunc_ln708_s_reg_1273;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_return;
    sc_signal< sc_lv<4> > p_s_reg_1288;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_return;
    sc_signal< sc_lv<4> > p_5_reg_1293;
    sc_signal< sc_lv<4> > p_5_reg_1293_pp0_iter5_reg;
    sc_signal< sc_lv<4> > p_5_reg_1293_pp0_iter6_reg;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_return;
    sc_signal< sc_lv<4> > p_1_reg_1298;
    sc_signal< sc_lv<4> > p_1_reg_1298_pp0_iter5_reg;
    sc_signal< sc_lv<4> > p_1_reg_1298_pp0_iter6_reg;
    sc_signal< sc_lv<8> > grp_fu_1092_p3;
    sc_signal< sc_lv<8> > add_ln700_reg_1303;
    sc_signal< sc_lv<9> > add_ln1192_fu_767_p2;
    sc_signal< sc_lv<9> > add_ln1192_reg_1308;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_return;
    sc_signal< sc_lv<4> > p_Val2_4_reg_1313;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_return;
    sc_signal< sc_lv<4> > p_Val2_5_reg_1318;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_return;
    sc_signal< sc_lv<4> > p_Val2_s_26_reg_1323;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_return;
    sc_signal< sc_lv<4> > p_6_reg_1328;
    sc_signal< sc_lv<4> > p_6_reg_1328_pp0_iter6_reg;
    sc_signal< sc_lv<4> > p_6_reg_1328_pp0_iter7_reg;
    sc_signal< sc_lv<8> > trunc_ln708_9_reg_1334;
    sc_signal< sc_lv<8> > trunc_ln708_9_reg_1334_pp0_iter6_reg;
    sc_signal< sc_lv<8> > trunc_ln708_9_reg_1334_pp0_iter7_reg;
    sc_signal< sc_lv<9> > ret_V_33_fu_863_p2;
    sc_signal< sc_lv<9> > ret_V_33_reg_1339;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_return;
    sc_signal< sc_lv<4> > p_Val2_9_reg_1344;
    sc_signal< sc_lv<4> > p_Val2_9_reg_1344_pp0_iter6_reg;
    sc_signal< sc_lv<8> > trunc_ln708_3_reg_1349;
    sc_signal< sc_lv<8> > trunc_ln708_3_reg_1349_pp0_iter7_reg;
    sc_signal< sc_lv<10> > grp_fu_1100_p3;
    sc_signal< sc_lv<10> > r_V_reg_1354;
    sc_signal< sc_lv<8> > trunc_ln708_6_reg_1359;
    sc_signal< sc_lv<8> > trunc_ln708_6_reg_1359_pp0_iter7_reg;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_return;
    sc_signal< sc_lv<4> > p_Val2_6_reg_1364;
    sc_signal< sc_lv<15> > grp_fu_1117_p3;
    sc_signal< sc_lv<15> > mul_ln1192_3_reg_1369;
    sc_signal< sc_lv<13> > grp_fu_1125_p3;
    sc_signal< sc_lv<13> > mul_ln1192_6_reg_1374;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_return;
    sc_signal< sc_lv<4> > p_0_reg_1379;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call20;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call20;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call20;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call20;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call20;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call20;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call20;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call20;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call20;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp18;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call77;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call77;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call77;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call77;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call77;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call77;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call77;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call77;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call77;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp35;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call151;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call151;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call151;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call151;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call151;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call151;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call151;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call151;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call151;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp49;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call35;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call35;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call35;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call35;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call35;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call35;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call35;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call35;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call35;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp60;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call52;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call52;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call52;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call52;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call52;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call52;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call52;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call52;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call52;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp69;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call58;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call58;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call58;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call58;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call58;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call58;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call58;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call58;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call58;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp70;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call67;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call67;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call67;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call67;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call67;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call67;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call67;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call67;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call67;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp76;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call83;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call83;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call83;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call83;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call83;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call83;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call83;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call83;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call83;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp78;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_input_V;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call93;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call93;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call93;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call93;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call93;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call93;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call93;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call93;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call93;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp81;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_input_V;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call115;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call115;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call115;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call115;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call115;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call115;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call115;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call115;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call115;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp85;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call164;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call164;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call164;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call164;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call164;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call164;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call164;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call164;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call164;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp90;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_input_V;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call123;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call123;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call123;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call123;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call123;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call123;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call123;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call123;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call123;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp106;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_input_V;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call139;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call139;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call139;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call139;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call139;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call139;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call139;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call139;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call139;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp111;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call169;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call169;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call169;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call169;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call169;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call169;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call169;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call169;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call169;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp114;
    sc_signal< sc_lv<4> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_return;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call131;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call131;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call131;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call131;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call131;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call131;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call131;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call131;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call131;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp125;
    sc_signal< sc_lv<8> > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_input_V;
    sc_signal< sc_logic > grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call177;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call177;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call177;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call177;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call177;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call177;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call177;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7_ignore_call177;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8_ignore_call177;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp131;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<9> > r_V_9_fu_311_p3;
    sc_signal< sc_lv<10> > lhs_V_fu_329_p3;
    sc_signal< sc_lv<10> > sext_ln1193_fu_337_p1;
    sc_signal< sc_lv<10> > ret_V_21_fu_341_p2;
    sc_signal< sc_lv<8> > mul_ln1192_fu_386_p0;
    sc_signal< sc_lv<12> > sext_ln1118_fu_368_p1;
    sc_signal< sc_lv<8> > mul_ln1192_fu_386_p1;
    sc_signal< sc_lv<12> > grp_fu_1045_p3;
    sc_signal< sc_lv<8> > mul_ln1192_2_fu_423_p0;
    sc_signal< sc_lv<8> > mul_ln1192_2_fu_423_p1;
    sc_signal< sc_lv<7> > tmp_9_fu_429_p4;
    sc_signal< sc_lv<10> > r_V_s_fu_439_p3;
    sc_signal< sc_lv<10> > add_ln1192_7_fu_447_p2;
    sc_signal< sc_lv<9> > r_V_12_fu_472_p3;
    sc_signal< sc_lv<10> > sext_ln703_3_fu_480_p1;
    sc_signal< sc_lv<10> > ret_V_30_fu_484_p2;
    sc_signal< sc_lv<11> > sext_ln1193_1_fu_490_p1;
    sc_signal< sc_lv<11> > add_ln1192_13_fu_494_p2;
    sc_signal< sc_lv<8> > mul_ln700_1_fu_504_p0;
    sc_signal< sc_lv<8> > mul_ln700_1_fu_504_p1;
    sc_signal< sc_lv<10> > add_ln1192_21_fu_510_p2;
    sc_signal< sc_lv<10> > add_ln1192_22_fu_516_p2;
    sc_signal< sc_lv<11> > sext_ln1118_5_fu_533_p1;
    sc_signal< sc_lv<11> > sext_ln1118_3_fu_468_p1;
    sc_signal< sc_lv<11> > r_V_16_fu_537_p2;
    sc_signal< sc_lv<11> > add_ln1192_23_fu_543_p2;
    sc_signal< sc_lv<16> > mul_ln1118_3_fu_1060_p2;
    sc_signal< sc_lv<16> > shl_ln1118_2_fu_558_p2;
    sc_signal< sc_lv<16> > shl_ln1118_1_fu_553_p2;
    sc_signal< sc_lv<16> > r_V_17_fu_563_p2;
    sc_signal< sc_lv<10> > sext_ln1192_3_fu_579_p1;
    sc_signal< sc_lv<10> > lhs_V_2_fu_582_p3;
    sc_signal< sc_lv<10> > shl_ln1_fu_595_p3;
    sc_signal< sc_lv<10> > sub_ln1192_fu_602_p2;
    sc_signal< sc_lv<10> > sub_ln1192_3_fu_589_p2;
    sc_signal< sc_lv<10> > add_ln1192_2_fu_607_p2;
    sc_signal< sc_lv<10> > ret_V_24_fu_613_p2;
    sc_signal< sc_lv<10> > add_ln1192_5_fu_630_p2;
    sc_signal< sc_lv<10> > rhs_V_1_fu_635_p3;
    sc_signal< sc_lv<10> > sub_ln1192_1_fu_642_p2;
    sc_signal< sc_lv<10> > ret_V_26_fu_648_p2;
    sc_signal< sc_lv<10> > ret_V_28_fu_665_p2;
    sc_signal< sc_lv<16> > shl_ln1118_fu_681_p2;
    sc_signal< sc_lv<16> > r_V_13_fu_686_p2;
    sc_signal< sc_lv<10> > grp_fu_1075_p3;
    sc_signal< sc_lv<12> > grp_fu_1084_p3;
    sc_signal< sc_lv<9> > sext_ln1192_2_fu_757_p1;
    sc_signal< sc_lv<9> > sext_ln1192_1_fu_754_p1;
    sc_signal< sc_lv<9> > ret_V_23_fu_761_p2;
    sc_signal< sc_lv<9> > lhs_V_4_fu_748_p1;
    sc_signal< sc_lv<9> > r_V_11_fu_773_p2;
    sc_signal< sc_lv<13> > lhs_V_6_fu_779_p3;
    sc_signal< sc_lv<13> > rhs_V_2_fu_791_p3;
    sc_signal< sc_lv<14> > sext_ln703_2_fu_787_p1;
    sc_signal< sc_lv<14> > sext_ln728_fu_798_p1;
    sc_signal< sc_lv<4> > tmp_s_fu_808_p1;
    sc_signal< sc_lv<9> > tmp_s_fu_808_p3;
    sc_signal< sc_lv<14> > ret_V_29_fu_802_p2;
    sc_signal< sc_lv<14> > sext_ln1192_9_fu_816_p1;
    sc_signal< sc_lv<9> > tmp_1_fu_826_p3;
    sc_signal< sc_lv<14> > add_ln1192_14_fu_820_p2;
    sc_signal< sc_lv<14> > sext_ln1192_10_fu_834_p1;
    sc_signal< sc_lv<14> > add_ln1192_15_fu_838_p2;
    sc_signal< sc_lv<14> > ret_V_31_fu_844_p2;
    sc_signal< sc_lv<9> > rhs_V_4_fu_860_p1;
    sc_signal< sc_lv<8> > mul_ln700_fu_875_p0;
    sc_signal< sc_lv<9> > mul_ln700_fu_875_p1;
    sc_signal< sc_lv<14> > mul_ln700_fu_875_p2;
    sc_signal< sc_lv<14> > tmp_5_fu_889_p3;
    sc_signal< sc_lv<18> > shl_ln_fu_881_p3;
    sc_signal< sc_lv<18> > rhs_V_fu_896_p1;
    sc_signal< sc_lv<18> > ret_V_25_fu_900_p2;
    sc_signal< sc_lv<5> > sext_ln703_fu_916_p1;
    sc_signal< sc_lv<5> > ret_V_fu_919_p2;
    sc_signal< sc_lv<11> > lhs_V_5_fu_935_p3;
    sc_signal< sc_lv<6> > tmp_2_fu_946_p3;
    sc_signal< sc_lv<12> > sext_ln1192_13_fu_954_p1;
    sc_signal< sc_lv<12> > grp_fu_1108_p3;
    sc_signal< sc_lv<12> > add_ln1192_20_fu_958_p2;
    sc_signal< sc_lv<14> > shl_ln2_fu_963_p3;
    sc_signal< sc_lv<14> > ret_V_34_fu_971_p2;
    sc_signal< sc_lv<4> > r_V_15_fu_996_p0;
    sc_signal< sc_lv<8> > sext_ln1116_2_fu_993_p1;
    sc_signal< sc_lv<4> > r_V_15_fu_996_p1;
    sc_signal< sc_lv<8> > r_V_15_fu_996_p2;
    sc_signal< sc_lv<15> > grp_fu_1133_p3;
    sc_signal< sc_lv<7> > tmp_fu_1015_p4;
    sc_signal< sc_lv<14> > grp_fu_1141_p3;
    sc_signal< sc_lv<12> > grp_fu_1045_p1;
    sc_signal< sc_lv<12> > grp_fu_1045_p2;
    sc_signal< sc_lv<11> > mul_ln1118_fu_1054_p0;
    sc_signal< sc_lv<16> > sext_ln1118_4_fu_500_p1;
    sc_signal< sc_lv<11> > mul_ln1118_fu_1054_p1;
    sc_signal< sc_lv<11> > mul_ln1118_3_fu_1060_p0;
    sc_signal< sc_lv<16> > sext_ln1118_6_fu_549_p1;
    sc_signal< sc_lv<11> > mul_ln1118_3_fu_1060_p1;
    sc_signal< sc_lv<7> > grp_fu_1068_p0;
    sc_signal< sc_lv<8> > grp_fu_1068_p1;
    sc_signal< sc_lv<12> > grp_fu_1068_p2;
    sc_signal< sc_lv<8> > grp_fu_1075_p0;
    sc_signal< sc_lv<10> > sext_ln1118_7_fu_707_p1;
    sc_signal< sc_lv<8> > grp_fu_1075_p1;
    sc_signal< sc_lv<5> > grp_fu_1075_p2;
    sc_signal< sc_lv<8> > grp_fu_1084_p0;
    sc_signal< sc_lv<4> > grp_fu_1092_p0;
    sc_signal< sc_lv<8> > sext_ln1116_fu_751_p1;
    sc_signal< sc_lv<4> > grp_fu_1092_p1;
    sc_signal< sc_lv<3> > grp_fu_1092_p2;
    sc_signal< sc_lv<3> > grp_fu_1100_p0;
    sc_signal< sc_lv<4> > grp_fu_1108_p0;
    sc_signal< sc_lv<8> > sext_ln1118_2_fu_932_p1;
    sc_signal< sc_lv<4> > grp_fu_1108_p1;
    sc_signal< sc_lv<3> > grp_fu_1117_p0;
    sc_signal< sc_lv<11> > grp_fu_1133_p2;
    sc_signal< sc_lv<9> > grp_fu_1141_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to7;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_3FC;
    static const sc_lv<11> ap_const_lv11_10;
    static const sc_lv<10> ap_const_lv10_3E4;
    static const sc_lv<16> ap_const_lv16_4;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<10> ap_const_lv10_C;
    static const sc_lv<10> ap_const_lv10_3EC;
    static const sc_lv<16> ap_const_lv16_3;
    static const sc_lv<12> ap_const_lv12_D;
    static const sc_lv<8> ap_const_lv8_FD;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<9> ap_const_lv9_F;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<14> ap_const_lv14_3F40;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<14> ap_const_lv14_3FF0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<12> ap_const_lv12_34;
    static const sc_lv<10> ap_const_lv10_3F4;
    static const sc_lv<12> ap_const_lv12_68;
    static const sc_lv<8> ap_const_lv8_FC;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<15> ap_const_lv15_7C00;
    static const sc_lv<14> ap_const_lv14_3F00;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_13_fu_494_p2();
    void thread_add_ln1192_14_fu_820_p2();
    void thread_add_ln1192_15_fu_838_p2();
    void thread_add_ln1192_20_fu_958_p2();
    void thread_add_ln1192_21_fu_510_p2();
    void thread_add_ln1192_22_fu_516_p2();
    void thread_add_ln1192_23_fu_543_p2();
    void thread_add_ln1192_2_fu_607_p2();
    void thread_add_ln1192_5_fu_630_p2();
    void thread_add_ln1192_7_fu_447_p2();
    void thread_add_ln1192_fu_767_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp106();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp111();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp114();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp125();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp131();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp18();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp35();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp49();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp60();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp69();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp70();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp76();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp78();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp81();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp85();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp90();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call115();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call123();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call131();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call139();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call151();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call164();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call169();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call177();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call20();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call35();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call52();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call58();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call67();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call77();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call83();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call93();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call115();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call123();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call131();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call139();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call151();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call164();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call169();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call177();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call20();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call35();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call52();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call58();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call67();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call77();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call83();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call93();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call115();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call123();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call131();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call139();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call151();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call164();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call169();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call177();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call20();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call35();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call52();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call58();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call67();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call77();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call83();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call93();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call115();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call123();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call131();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call139();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call151();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call164();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call169();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call177();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call20();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call35();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call52();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call58();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call67();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call77();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call83();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call93();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call115();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call123();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call131();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call139();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call151();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call164();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call169();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call177();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call20();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call35();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call52();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call58();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call67();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call77();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call83();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call93();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call115();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call123();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call131();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call139();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call151();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call164();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call169();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call177();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call20();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call35();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call52();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call58();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call67();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call77();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call83();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call93();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call115();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call123();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call131();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call139();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call151();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call164();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call169();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call177();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call20();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call35();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call52();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call58();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call67();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call77();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call83();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call93();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call115();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call123();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call131();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call139();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call151();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call164();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call169();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call177();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call20();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call35();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call52();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call58();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call67();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call77();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call83();
    void thread_ap_block_state8_pp0_stage0_iter7_ignore_call93();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call115();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call123();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call131();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call139();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call151();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call164();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call169();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call177();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call20();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call35();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call52();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call58();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call67();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call77();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call83();
    void thread_ap_block_state9_pp0_stage0_iter8_ignore_call93();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to7();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1045_p1();
    void thread_grp_fu_1045_p2();
    void thread_grp_fu_1068_p0();
    void thread_grp_fu_1068_p1();
    void thread_grp_fu_1068_p2();
    void thread_grp_fu_1075_p0();
    void thread_grp_fu_1075_p1();
    void thread_grp_fu_1075_p2();
    void thread_grp_fu_1084_p0();
    void thread_grp_fu_1092_p0();
    void thread_grp_fu_1092_p1();
    void thread_grp_fu_1092_p2();
    void thread_grp_fu_1100_p0();
    void thread_grp_fu_1108_p0();
    void thread_grp_fu_1108_p1();
    void thread_grp_fu_1117_p0();
    void thread_grp_fu_1133_p2();
    void thread_grp_fu_1141_p2();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_221_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_226_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_231_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_236_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_241_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_246_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_251_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_256_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_261_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_266_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_271_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_276_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_281_input_V();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_286_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_291_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_ap_ce();
    void thread_grp_sin_lut_ap_fixed_8_6_5_3_0_s_fu_296_input_V();
    void thread_lhs_V_2_fu_582_p3();
    void thread_lhs_V_4_fu_748_p1();
    void thread_lhs_V_5_fu_935_p3();
    void thread_lhs_V_6_fu_779_p3();
    void thread_lhs_V_fu_329_p3();
    void thread_mul_ln1118_3_fu_1060_p0();
    void thread_mul_ln1118_3_fu_1060_p1();
    void thread_mul_ln1118_fu_1054_p0();
    void thread_mul_ln1118_fu_1054_p1();
    void thread_mul_ln1192_2_fu_423_p0();
    void thread_mul_ln1192_2_fu_423_p1();
    void thread_mul_ln1192_2_fu_423_p2();
    void thread_mul_ln1192_fu_386_p0();
    void thread_mul_ln1192_fu_386_p1();
    void thread_mul_ln700_1_fu_504_p0();
    void thread_mul_ln700_1_fu_504_p1();
    void thread_mul_ln700_1_fu_504_p2();
    void thread_mul_ln700_fu_875_p0();
    void thread_mul_ln700_fu_875_p1();
    void thread_mul_ln700_fu_875_p2();
    void thread_p_Val2_1_fu_358_p4();
    void thread_p_Val2_2_fu_392_p4();
    void thread_p_Val2_8_fu_301_p4();
    void thread_p_Val2_s_fu_319_p4();
    void thread_r_V_11_fu_773_p2();
    void thread_r_V_12_fu_472_p3();
    void thread_r_V_13_fu_686_p2();
    void thread_r_V_15_fu_996_p0();
    void thread_r_V_15_fu_996_p1();
    void thread_r_V_15_fu_996_p2();
    void thread_r_V_16_fu_537_p2();
    void thread_r_V_17_fu_563_p2();
    void thread_r_V_9_fu_311_p3();
    void thread_r_V_s_fu_439_p3();
    void thread_ret_V_21_fu_341_p2();
    void thread_ret_V_23_fu_761_p2();
    void thread_ret_V_24_fu_613_p2();
    void thread_ret_V_25_fu_900_p2();
    void thread_ret_V_26_fu_648_p2();
    void thread_ret_V_28_fu_665_p2();
    void thread_ret_V_29_fu_802_p2();
    void thread_ret_V_30_fu_484_p2();
    void thread_ret_V_31_fu_844_p2();
    void thread_ret_V_33_fu_863_p2();
    void thread_ret_V_34_fu_971_p2();
    void thread_ret_V_fu_919_p2();
    void thread_rhs_V_1_fu_635_p3();
    void thread_rhs_V_2_fu_791_p3();
    void thread_rhs_V_4_fu_860_p1();
    void thread_rhs_V_fu_896_p1();
    void thread_sext_ln1116_2_fu_993_p1();
    void thread_sext_ln1116_fu_751_p1();
    void thread_sext_ln1118_2_fu_932_p1();
    void thread_sext_ln1118_3_fu_468_p1();
    void thread_sext_ln1118_4_fu_500_p1();
    void thread_sext_ln1118_5_fu_533_p1();
    void thread_sext_ln1118_6_fu_549_p1();
    void thread_sext_ln1118_7_fu_707_p1();
    void thread_sext_ln1118_fu_368_p1();
    void thread_sext_ln1192_10_fu_834_p1();
    void thread_sext_ln1192_13_fu_954_p1();
    void thread_sext_ln1192_1_fu_754_p1();
    void thread_sext_ln1192_2_fu_757_p1();
    void thread_sext_ln1192_3_fu_579_p1();
    void thread_sext_ln1192_4_fu_419_p1();
    void thread_sext_ln1192_9_fu_816_p1();
    void thread_sext_ln1193_1_fu_490_p1();
    void thread_sext_ln1193_fu_337_p1();
    void thread_sext_ln700_2_fu_464_p1();
    void thread_sext_ln703_2_fu_787_p1();
    void thread_sext_ln703_3_fu_480_p1();
    void thread_sext_ln703_fu_916_p1();
    void thread_sext_ln728_fu_798_p1();
    void thread_shl_ln1118_1_fu_553_p2();
    void thread_shl_ln1118_2_fu_558_p2();
    void thread_shl_ln1118_fu_681_p2();
    void thread_shl_ln1_fu_595_p3();
    void thread_shl_ln2_fu_963_p3();
    void thread_shl_ln_fu_881_p3();
    void thread_sub_ln1192_1_fu_642_p2();
    void thread_sub_ln1192_3_fu_589_p2();
    void thread_sub_ln1192_fu_602_p2();
    void thread_tmp_1_fu_826_p3();
    void thread_tmp_2_fu_946_p3();
    void thread_tmp_5_fu_889_p3();
    void thread_tmp_8_fu_372_p4();
    void thread_tmp_9_fu_429_p4();
    void thread_tmp_fu_1015_p4();
    void thread_tmp_s_fu_808_p1();
    void thread_tmp_s_fu_808_p3();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
