This project is the verification environment of a Fifo written in System Verilog and UVM. 