{"files":[{"patch":"@@ -635,14 +635,7 @@\n-      case Op_AddReductionVI:\n-        vadduwm(dst, a, b); break;\n-      case Op_MulReductionVI:\n-        vmuluwm(dst, a , b); break;\n-      case Op_AndReductionV:\n-        vand(dst, a, b); break;\n-      case Op_OrReductionV:\n-        vor(dst, a, b); break;\n-      case Op_XorReductionV:\n-        vxor(dst, a, b); break;\n-      case Op_MinReductionV:\n-        vminsw(dst, a, b); break;\n-      case Op_MaxReductionV:\n-        vmaxsw(dst, a, b); break;\n+      case Op_AddReductionVI: vadduwm(dst, a, b);  break;\n+      case Op_MulReductionVI: vmuluwm(dst, a , b); break;\n+      case Op_AndReductionV:  vand(dst, a, b);     break;\n+      case Op_OrReductionV:   vor(dst, a, b);      break;\n+      case Op_XorReductionV:  vxor(dst, a, b);     break;\n+      case Op_MinReductionV:  vminsw(dst, a, b);   break;\n+      case Op_MaxReductionV:  vmaxsw(dst, a, b);   break;\n@@ -653,1 +646,1 @@\n-  auto fn_scalar_op = [this](int opcode, const Register &dst, const Register &src) {\n+  auto fn_scalar_op = [this](int opcode, const Register &dst, const Register &a, const Register &b) {\n@@ -655,10 +648,5 @@\n-      case Op_AddReductionVI:\n-        add(dst, src, dst); break;\n-      case Op_MulReductionVI:\n-        mullw(dst, src, dst); break;\n-      case Op_AndReductionV:\n-        andr(dst, src, dst); break;\n-      case Op_OrReductionV:\n-        orr(dst, src, dst); break;\n-      case Op_XorReductionV:\n-        xorr(dst, src, dst); break;\n+      case Op_AddReductionVI: add(dst, a, b);   break;\n+      case Op_MulReductionVI: mullw(dst, a, b); break;\n+      case Op_AndReductionV:  andr(dst, a, b);  break;\n+      case Op_OrReductionV:   orr(dst, a, b);   break;\n+      case Op_XorReductionV:  xorr(dst, a, b);  break;\n@@ -666,2 +654,2 @@\n-        cmpw(CR0, src, dst);\n-        isel(dst, CR0, Assembler::less, \/*invert*\/false, src, dst);\n+        cmpw(CR0, a, b);\n+        isel(dst, CR0, Assembler::less, \/*invert*\/false, a, b);\n@@ -670,2 +658,2 @@\n-        cmpw(CR0, src, dst);\n-        isel(dst, CR0, Assembler::greater, \/*invert*\/false, src, dst);\n+        cmpw(CR0, a, b);\n+        isel(dst, CR0, Assembler::greater, \/*invert*\/false, a, b);\n@@ -682,2 +670,2 @@\n-  mfvsrwz(dst, vTmp1.to_vsr());           \/\/\n-  fn_scalar_op(opcode, dst, iSrc);        \/\/ dst <- op(iSrc, dst)\n+  mfvsrwz(R0, vTmp1.to_vsr());            \/\/ R0    <- op(i0,i1,i2,i3)\n+  fn_scalar_op(opcode, dst, iSrc, R0);    \/\/ dst   <- op(iSrc, R0)\n","filename":"src\/hotspot\/cpu\/ppc\/c2_MacroAssembler_ppc.cpp","additions":19,"deletions":31,"binary":false,"changes":50,"status":"modified"},{"patch":"@@ -14360,1 +14360,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1, TEMP tmp2);\n+  effect(TEMP tmp1, TEMP tmp2);\n@@ -14376,1 +14376,1 @@\n-  effect(TEMP_DEF dst, TEMP tmp1, TEMP tmp2, KILL cr0);\n+  effect(TEMP tmp1, TEMP tmp2, KILL cr0);\n","filename":"src\/hotspot\/cpu\/ppc\/ppc.ad","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}