{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748522261834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748522261835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 09:37:41 2025 " "Processing started: Thu May 29 09:37:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748522261835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748522261835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sad -c sad " "Command: quartus_map --read_settings_files=on --write_settings_files=off sad -c sad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748522261835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748522262008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute_difference.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file absolute_difference.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absolute_difference-structure " "Found design unit 1: absolute_difference-structure" {  } { { "absolute_difference.vhdl" "" { Text "/home/100000001379183/Documentos/sad/absolute_difference.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262329 ""} { "Info" "ISGN_ENTITY_NAME" "1 absolute_difference " "Found entity 1: absolute_difference" {  } { { "absolute_difference.vhdl" "" { Text "/home/100000001379183/Documentos/sad/absolute_difference.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "mux_2to1.vhdl" "" { Text "/home/100000001379183/Documentos/sad/mux_2to1.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262330 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhdl" "" { Text "/home/100000001379183/Documentos/sad/mux_2to1.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sad.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad-structure " "Found design unit 1: sad-structure" {  } { { "sad.vhdl" "" { Text "/home/100000001379183/Documentos/sad/sad.vhdl" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262330 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad " "Found entity 1: sad" {  } { { "sad.vhdl" "" { Text "/home/100000001379183/Documentos/sad/sad.vhdl" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sad_bc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bc-behavior " "Found design unit 1: sad_bc-behavior" {  } { { "sad_bc.vhdl" "" { Text "/home/100000001379183/Documentos/sad/sad_bc.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262331 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bc " "Found entity 1: sad_bc" {  } { { "sad_bc.vhdl" "" { Text "/home/100000001379183/Documentos/sad/sad_bc.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_bo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sad_bo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_bo-structure " "Found design unit 1: sad_bo-structure" {  } { { "sad_bo.vhdl" "" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262331 ""} { "Info" "ISGN_ENTITY_NAME" "1 sad_bo " "Found entity 1: sad_bo" {  } { { "sad_bo.vhdl" "" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_pack.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file sad_pack.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sad_pack " "Found design unit 1: sad_pack" {  } { { "sad_pack.vhdl" "" { Text "/home/100000001379183/Documentos/sad/sad_pack.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262332 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sad_pack-body " "Found design unit 2: sad_pack-body" {  } { { "sad_pack.vhdl" "" { Text "/home/100000001379183/Documentos/sad/sad_pack.vhdl" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file signed_subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_subtractor-arch " "Found design unit 1: signed_subtractor-arch" {  } { { "signed_subtractor.vhdl" "" { Text "/home/100000001379183/Documentos/sad/signed_subtractor.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262332 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_subtractor " "Found entity 1: signed_subtractor" {  } { { "signed_subtractor.vhdl" "" { Text "/home/100000001379183/Documentos/sad/signed_subtractor.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_adder-arch " "Found design unit 1: unsigned_adder-arch" {  } { { "unsigned_adder.vhdl" "" { Text "/home/100000001379183/Documentos/sad/unsigned_adder.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262333 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_adder " "Found entity 1: unsigned_adder" {  } { { "unsigned_adder.vhdl" "" { Text "/home/100000001379183/Documentos/sad/unsigned_adder.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_register-behavior " "Found design unit 1: unsigned_register-behavior" {  } { { "unsigned_register.vhdl" "" { Text "/home/100000001379183/Documentos/sad/unsigned_register.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262333 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_register " "Found entity 1: unsigned_register" {  } { { "unsigned_register.vhdl" "" { Text "/home/100000001379183/Documentos/sad/unsigned_register.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748522262333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748522262333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sad " "Elaborating entity \"sad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748522262381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sad_bc sad_bc:bc_inst " "Elaborating entity \"sad_bc\" for hierarchy \"sad_bc:bc_inst\"" {  } { { "sad.vhdl" "bc_inst" { Text "/home/100000001379183/Documentos/sad/sad.vhdl" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sad_bo sad_bo:bo_inst " "Elaborating entity \"sad_bo\" for hierarchy \"sad_bo:bo_inst\"" {  } { { "sad.vhdl" "bo_inst" { Text "/home/100000001379183/Documentos/sad/sad.vhdl" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 sad_bo:bo_inst\|mux_2to1:mult1_inst " "Elaborating entity \"mux_2to1\" for hierarchy \"sad_bo:bo_inst\|mux_2to1:mult1_inst\"" {  } { { "sad_bo.vhdl" "mult1_inst" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_register sad_bo:bo_inst\|unsigned_register:reg1_inst " "Elaborating entity \"unsigned_register\" for hierarchy \"sad_bo:bo_inst\|unsigned_register:reg1_inst\"" {  } { { "sad_bo.vhdl" "reg1_inst" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_adder sad_bo:bo_inst\|unsigned_adder:som1_inst " "Elaborating entity \"unsigned_adder\" for hierarchy \"sad_bo:bo_inst\|unsigned_adder:som1_inst\"" {  } { { "sad_bo.vhdl" "som1_inst" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_register sad_bo:bo_inst\|unsigned_register:reg2_inst " "Elaborating entity \"unsigned_register\" for hierarchy \"sad_bo:bo_inst\|unsigned_register:reg2_inst\"" {  } { { "sad_bo.vhdl" "reg2_inst" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_difference sad_bo:bo_inst\|absolute_difference:sub1_inst " "Elaborating entity \"absolute_difference\" for hierarchy \"sad_bo:bo_inst\|absolute_difference:sub1_inst\"" {  } { { "sad_bo.vhdl" "sub1_inst" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_subtractor sad_bo:bo_inst\|absolute_difference:sub1_inst\|signed_subtractor:sub_ab " "Elaborating entity \"signed_subtractor\" for hierarchy \"sad_bo:bo_inst\|absolute_difference:sub1_inst\|signed_subtractor:sub_ab\"" {  } { { "absolute_difference.vhdl" "sub_ab" { Text "/home/100000001379183/Documentos/sad/absolute_difference.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 sad_bo:bo_inst\|absolute_difference:sub1_inst\|mux_2to1:mux " "Elaborating entity \"mux_2to1\" for hierarchy \"sad_bo:bo_inst\|absolute_difference:sub1_inst\|mux_2to1:mux\"" {  } { { "absolute_difference.vhdl" "mux" { Text "/home/100000001379183/Documentos/sad/absolute_difference.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_adder sad_bo:bo_inst\|unsigned_adder:som2_inst " "Elaborating entity \"unsigned_adder\" for hierarchy \"sad_bo:bo_inst\|unsigned_adder:som2_inst\"" {  } { { "sad_bo.vhdl" "som2_inst" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 sad_bo:bo_inst\|mux_2to1:mult2_inst " "Elaborating entity \"mux_2to1\" for hierarchy \"sad_bo:bo_inst\|mux_2to1:mult2_inst\"" {  } { { "sad_bo.vhdl" "mult2_inst" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_register sad_bo:bo_inst\|unsigned_register:reg4_inst " "Elaborating entity \"unsigned_register\" for hierarchy \"sad_bo:bo_inst\|unsigned_register:reg4_inst\"" {  } { { "sad_bo.vhdl" "reg4_inst" { Text "/home/100000001379183/Documentos/sad/sad_bo.vhdl" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748522262403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748522262797 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748522262797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748522262846 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748522262846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1748522262846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748522262846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748522262852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 09:37:42 2025 " "Processing ended: Thu May 29 09:37:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748522262852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748522262852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748522262852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748522262852 ""}
