/** @file
*
*  Copyright (c) 2018-2022, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
*
*  SPDX-License-Identifier: BSD-2-Clause-Patent
*
**/

#include <Uefi.h>
#include <Pi/PiMultiPhase.h>
#include <Library/BaseMemoryLib.h>
#include <Library/DramCarveoutLib.h>
#include <Library/DebugLib.h>
#include <Library/HobLib.h>
#include <Library/MemoryAllocationLib.h>
#include <Library/TegraPlatformInfoLib.h>
#include <Library/GoldenRegisterLib.h>
#include "T194ResourceConfigPrivate.h"
#include "T194ResourceConfig.h"
#include <T194/T194Definitions.h>
#include <Protocol/Eeprom.h>
#include <Library/IoLib.h>

TEGRA_MMIO_INFO T194MmioInfo[] = {
  {
    FixedPcdGet64(PcdTegraCombinedUartTxMailbox),
    SIZE_4KB
  },
  {
    FixedPcdGet64(PcdTegraCombinedUartRxMailbox),
    SIZE_4KB
  },
  {
    FixedPcdGet64(PcdTegraMCBBaseAddress),
    SIZE_4KB
  },
  {
    T194_GIC_INTERRUPT_INTERFACE_BASE,
    SIZE_4KB
  },
  {
    0,
    0
  }
};

TEGRA_FUSE_INFO T194FloorsweepingFuseList[] = {
};

/**
  Installs resources into the HOB list

  This function install all memory regions into the HOB list.
  This function is called by the platform memory initialization library.

  @param  NumberOfMemoryRegions Number of regions installed into HOB list.

  @retval EFI_SUCCESS           Resources have been installed
  @retval EFI_DEVICE_ERROR      Error setting up memory

**/
EFI_STATUS
T194ResourceConfig (
  IN UINTN                 CpuBootloaderAddress,
  OUT TEGRA_RESOURCE_INFO  *PlatformInfo
  )
{
  TEGRA_CPUBL_PARAMS   *CpuBootloaderParams;
  NVDA_MEMORY_REGION   *CarveoutRegions;
  UINTN                CarveoutRegionsCount=0;
  UINTN                Index;
  UINT64               *DramPageBlacklistInfo;

  CpuBootloaderParams = (TEGRA_CPUBL_PARAMS *)(VOID *)CpuBootloaderAddress;
  PlatformInfo->SdramSize = CpuBootloaderParams->SdramSize;
  PlatformInfo->DtbLoadAddress = CpuBootloaderParams->BlDtbLoadAddress;

  //Build Carveout regions
  CarveoutRegions = (NVDA_MEMORY_REGION *)AllocatePool ((sizeof (NVDA_MEMORY_REGION) * (CARVEOUT_NUM)) +
                                                        (sizeof (UINT64) * NUM_DRAM_BAD_PAGES));
  ASSERT (CarveoutRegions != NULL);
  if (CarveoutRegions == NULL) {
    return EFI_DEVICE_ERROR;
  }

  for (Index = CARVEOUT_NONE; Index < CARVEOUT_NUM; Index++) {
    if (CpuBootloaderParams->CarveoutInfo[Index].Base == 0 ||
        CpuBootloaderParams->CarveoutInfo[Index].Size == 0) {
      continue;
    }
    DEBUG ((EFI_D_ERROR, "Carveout %d Region: Base: 0x%016lx, Size: 0x%016lx\n",
            Index,
            CpuBootloaderParams->CarveoutInfo[Index].Base,
            CpuBootloaderParams->CarveoutInfo[Index].Size));
    if (Index == CARVEOUT_MISC) {
      //Leave in memory map but marked as used
      BuildMemoryAllocationHob (
        CpuBootloaderParams->CarveoutInfo[Index].Base,
        EFI_PAGES_TO_SIZE (EFI_SIZE_TO_PAGES (CpuBootloaderParams->CarveoutInfo[Index].Size)),
        (ValidateGrBlobHeader(GetGRBlobBaseAddress ()) == EFI_SUCCESS) ? EfiReservedMemoryType : EfiBootServicesData
      );
    } else if ((Index != CARVEOUT_CPUBL) &&
               (Index != CARVEOUT_OS) &&
               (Index != CARVEOUT_MB2) &&
               (Index != CARVEOUT_RCM_BLOB) &&
               (CpuBootloaderParams->CarveoutInfo[Index].Size != 0)) {
      CarveoutRegions[CarveoutRegionsCount].MemoryBaseAddress = CpuBootloaderParams->CarveoutInfo[Index].Base;
      CarveoutRegions[CarveoutRegionsCount].MemoryLength      = CpuBootloaderParams->CarveoutInfo[Index].Size;
      CarveoutRegionsCount++;
    }
  }

  if (CpuBootloaderParams->FeatureFlag.EnableDramPageBlacklisting) {
    DramPageBlacklistInfo = (UINT64 *)CpuBootloaderParams->DramPageBlacklistInfoAddress;
    for (Index = 0; Index < NUM_DRAM_BAD_PAGES; Index++) {
      if (DramPageBlacklistInfo[Index] == 0) {
        break;
      } else {
        CarveoutRegions[CarveoutRegionsCount].MemoryBaseAddress = DramPageBlacklistInfo[Index];
        CarveoutRegions[CarveoutRegionsCount].MemoryLength      = SIZE_4KB;
        CarveoutRegionsCount++;
      }
    }
  }

  PlatformInfo->CarveoutRegions = CarveoutRegions;
  PlatformInfo->CarveoutRegionsCount = CarveoutRegionsCount;

  return EFI_SUCCESS;
}

/**
  Retrieve DTB Address

**/
UINT64
T194GetDTBBaseAddress (
  IN UINTN CpuBootloaderAddress
  )
{
  TEGRA_CPUBL_PARAMS   *CpuBootloaderParams;

  CpuBootloaderParams = (TEGRA_CPUBL_PARAMS *)(VOID *)CpuBootloaderAddress;

  return CpuBootloaderParams->BlDtbLoadAddress;
}

/**
  Retrieve Carveout Info

**/
EFI_STATUS
EFIAPI
T194GetCarveoutInfo (
  IN UINTN               CpuBootloaderAddress,
  IN TEGRA_CARVEOUT_TYPE Type,
  IN UINTN               *Base,
  IN UINT32              *Size
  )
{
  TEGRA_CPUBL_PARAMS   *CpuBootloaderParams;

  CpuBootloaderParams = (TEGRA_CPUBL_PARAMS *)(VOID *)CpuBootloaderAddress;

  switch (Type) {
    case TegraRcmCarveout:
      *Base = CpuBootloaderParams->CarveoutInfo[CARVEOUT_RCM_BLOB].Base;
      *Size = CpuBootloaderParams->CarveoutInfo[CARVEOUT_RCM_BLOB].Size;
      break;
    default:
      return EFI_UNSUPPORTED;
  }

  return EFI_SUCCESS;
}

/**
  Retrieve Boot Type

**/
TEGRA_BOOT_TYPE
T194GetBootType (
  IN UINTN CpuBootloaderAddress
  )
{
  return TegrablBootColdBoot;
}

/**
  Retrieve GR Blob Address

**/
UINT64
T194GetGRBlobBaseAddress (
  IN UINTN CpuBootloaderAddress
  )
{
  TEGRA_CPUBL_PARAMS         *CpuBootloaderParams;
  UINT64                     MemoryBase;
  UINT64                     MemorySize;
  EFI_FIRMWARE_VOLUME_HEADER *FvHeader;
  UINT64                     FvOffset;
  UINT64                     FvSize;

  CpuBootloaderParams = (TEGRA_CPUBL_PARAMS *)(VOID *)CpuBootloaderAddress;
  MemoryBase = CpuBootloaderParams->CarveoutInfo[CARVEOUT_CPUBL].Base;
  MemorySize = CpuBootloaderParams->CarveoutInfo[CARVEOUT_CPUBL].Size;
  FvOffset = 0;

  while (FvOffset < MemorySize) {
    FvHeader = (EFI_FIRMWARE_VOLUME_HEADER *)(VOID *)(MemoryBase + FvOffset);
    if (FvHeader->Signature == EFI_FVH_SIGNATURE) {
      break;
    }
    FvOffset += SIZE_64KB;
  }
  ASSERT (FvOffset < MemorySize);
  FvSize = FvHeader->FvLength;
  // Make UEFI FV size aligned to 64KB.
  FvSize = ALIGN_VALUE (FvSize, SIZE_64KB);

  return (UINT64)FvHeader + FvSize;
}

/**
  Retrieve GR Output Base and Size

**/
BOOLEAN
T194GetGROutputBaseAndSize (
  IN  UINTN CpuBootloaderAddress,
  OUT UINTN *Base,
  OUT UINTN *Size
  )
{
  TEGRA_CPUBL_PARAMS *CpuBootloaderParams;

  CpuBootloaderParams = (TEGRA_CPUBL_PARAMS *)(VOID *)CpuBootloaderAddress;
  *Base = CpuBootloaderParams->GoldenRegisterAddress;
  *Size = CpuBootloaderParams->GoldenRegisterSize;

  return TRUE;
}

/**
  Retrieve MMIO Base and Size

**/
TEGRA_MMIO_INFO*
EFIAPI
T194GetMmioBaseAndSize (
  VOID
)
{
  return T194MmioInfo;
}

/**
  Retrieve EEPROM Data

**/
TEGRABL_EEPROM_DATA*
EFIAPI
T194GetEepromData (
  IN  UINTN CpuBootloaderAddress
)
{
  TEGRA_CPUBL_PARAMS *CpuBootloaderParams;

  CpuBootloaderParams = (TEGRA_CPUBL_PARAMS *)(VOID *)CpuBootloaderAddress;

  return &CpuBootloaderParams->Eeprom;
}

/**
  Retrieve Board Information

**/
BOOLEAN
T194GetBoardInfo(
  IN  UINTN            CpuBootloaderAddress,
  OUT TEGRA_BOARD_INFO *BoardInfo
)
{
  TEGRABL_EEPROM_DATA *EepromData;
  T194_EEPROM_DATA    *T194EepromData;

  EepromData = T194GetEepromData (CpuBootloaderAddress);
  T194EepromData = (T194_EEPROM_DATA *)EepromData->CvmEepromData;

  BoardInfo->FuseBaseAddr = T194_FUSE_BASE_ADDRESS;
  BoardInfo->FuseList = T194FloorsweepingFuseList;
  BoardInfo->FuseCount = sizeof(T194FloorsweepingFuseList) / sizeof(T194FloorsweepingFuseList[0]);
  CopyMem ((VOID *) BoardInfo->CvmBoardId, (VOID *) T194EepromData->PartNumber.Id, BOARD_ID_LEN);
  CopyMem ((VOID *) BoardInfo->CvmProductId, (VOID *) &T194EepromData->PartNumber, sizeof (T194EepromData->PartNumber));
  CopyMem ((VOID *) BoardInfo->SerialNumber, (VOID *) &T194EepromData->SerialNumber, sizeof (T194EepromData->SerialNumber));

  T194EepromData = (T194_EEPROM_DATA *)EepromData->CvbEepromData;
  CopyMem ((VOID *) BoardInfo->CvbBoardId, (VOID *) T194EepromData->PartNumber.Id, BOARD_ID_LEN);
  CopyMem ((VOID *) BoardInfo->CvbProductId, (VOID *) &T194EepromData->PartNumber, sizeof (T194EepromData->PartNumber));

  return TRUE;
}

/**
  Validate Boot Chain

**/
BOOLEAN
T194BootChainIsValid()
{
  UINT32     RegisterValue;
  RegisterValue = MmioRead32 (FixedPcdGet64(PcdBootLoaderRegisterBaseAddressT194));
  return (BOOLEAN)
    ((SR_BL_MAGIC_GET(RegisterValue) == SR_BL_MAGIC) &&
    (SR_BL_MAX_SLOTS_GET(RegisterValue) > 1U));
}

/**
  Retrieve Active Boot Chain Information

**/
EFI_STATUS
T194GetActiveBootChain(
  IN  UINTN   CpuBootloaderAddress,
  OUT UINT32  *BootChain
)
{
  if (T194BootChainIsValid() != TRUE) {
    // No valid slot number is found in scratch register. Return default slot
    *BootChain = BOOT_CHAIN_A;
  } else {
    *BootChain = MmioBitFieldRead32 (FixedPcdGet64(PcdBootLoaderRegisterBaseAddressT194),
                                     BL_CURRENT_BOOT_CHAIN_BIT_FIELD_LO,
                                     BL_CURRENT_BOOT_CHAIN_BIT_FIELD_HI);
  }

  return EFI_SUCCESS;
}

/**
  Validate Active Boot Chain

**/
EFI_STATUS
T194ValidateActiveBootChain(
  IN  UINTN   CpuBootloaderAddress
)
{
  EFI_STATUS Status;
  UINT32     BootChain;

  if (T194BootChainIsValid() != TRUE) {
    // Default case. No need to modify SR register
    return EFI_SUCCESS;
  }

  Status = T194GetActiveBootChain (CpuBootloaderAddress, &BootChain);
  if (EFI_ERROR (Status)) {
    return Status;
  }

  MmioBitFieldWrite32 (FixedPcdGet64(PcdBootROMRegisterBaseAddressT194),
                       BR_CURRENT_BOOT_CHAIN_BIT_FIELD,
                       BR_CURRENT_BOOT_CHAIN_BIT_FIELD,
                       BootChain);

  if (BootChain == BOOT_CHAIN_A) {
    MmioBitFieldWrite32 (FixedPcdGet64(PcdBootLoaderRegisterBaseAddressT194),
                         BL_BOOT_CHAIN_STATUS_A_BIT_FIELD,
                         BL_BOOT_CHAIN_STATUS_A_BIT_FIELD,
                         BOOT_CHAIN_GOOD);
  } else {
    MmioBitFieldWrite32 (FixedPcdGet64(PcdBootLoaderRegisterBaseAddressT194),
                         BL_BOOT_CHAIN_STATUS_B_BIT_FIELD,
                         BL_BOOT_CHAIN_STATUS_B_BIT_FIELD,
                         BOOT_CHAIN_GOOD);
  }

  return EFI_SUCCESS;
}

/**
  Get Platform Resource Information

**/
EFI_STATUS
EFIAPI
T194GetPlatformResourceInformation(
  IN UINTN                        CpuBootloaderAddress,
  IN TEGRA_PLATFORM_RESOURCE_INFO *PlatformResourceInfo
)
{
  PlatformResourceInfo->NumSockets = 1;

  return EFI_SUCCESS;
}
