INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/6_4bit_Adder_Subtractor/6_4bit_Adder_Subtractor.srcs/sources_1/new/Adder_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/5_4Bit_RCA/5_4Bit_RCA.srcs/sources_1/new/RCA_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/3_half_adder/3_half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/6_4bit_Adder_Subtractor/6_4bit_Adder_Subtractor.srcs/sim_1/new/Adder_Subtractor_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Subtractor_tb2
