{
  "module_name": "ov08x40.c",
  "hash_id": "75a2a517fef82c8e72f6f89dfbdaf8feee4389c40f77584b99f78ac221e9a23d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov08x40.c",
  "human_readable_source": "\n\n\n#include <linux/acpi.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/delay.h>\n#include <linux/pm_runtime.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n\n#define OV08X40_REG_VALUE_08BIT\t\t1\n#define OV08X40_REG_VALUE_16BIT\t\t2\n#define OV08X40_REG_VALUE_24BIT\t\t3\n\n#define OV08X40_REG_MODE_SELECT\t\t0x0100\n#define OV08X40_MODE_STANDBY\t\t0x00\n#define OV08X40_MODE_STREAMING\t\t0x01\n\n#define OV08X40_REG_AO_STANDBY\t\t0x1000\n#define OV08X40_AO_STREAMING\t\t0x04\n\n#define OV08X40_REG_MS_SELECT\t\t0x1001\n#define OV08X40_MS_STANDBY\t\t\t0x00\n#define OV08X40_MS_STREAMING\t\t0x04\n\n#define OV08X40_REG_SOFTWARE_RST\t0x0103\n#define OV08X40_SOFTWARE_RST\t\t0x01\n\n \n#define OV08X40_REG_CHIP_ID\t\t0x300a\n#define OV08X40_CHIP_ID\t\t\t0x560858\n\n \n#define OV08X40_REG_VTS\t\t\t0x380e\n#define OV08X40_VTS_30FPS\t\t0x1388\n#define OV08X40_VTS_BIN_30FPS\t\t0x115c\n#define OV08X40_VTS_MAX\t\t\t0x7fff\n\n \n#define OV08X40_REG_HTS\t\t\t0x380c\n#define OV08X40_HTS_30FPS\t\t0x0280\n\n \n#define OV08X40_REG_EXPOSURE\t\t0x3500\n#define OV08X40_EXPOSURE_MAX_MARGIN 31\n#define OV08X40_EXPOSURE_MIN\t\t1\n#define OV08X40_EXPOSURE_STEP\t\t1\n#define OV08X40_EXPOSURE_DEFAULT\t0x40\n\n \n#define OV08X40_REG_SHORT_EXPOSURE\t0x3540\n\n \n#define OV08X40_REG_ANALOG_GAIN\t\t0x3508\n#define OV08X40_ANA_GAIN_MIN\t\t0x80\n#define OV08X40_ANA_GAIN_MAX\t\t0x07c0\n#define OV08X40_ANA_GAIN_STEP\t\t1\n#define OV08X40_ANA_GAIN_DEFAULT\t0x80\n\n \n#define OV08X40_REG_DGTL_GAIN_H\t\t0x350a\n#define OV08X40_REG_DGTL_GAIN_M\t\t0x350b\n#define OV08X40_REG_DGTL_GAIN_L\t\t0x350c\n\n#define OV08X40_DGTL_GAIN_MIN\t\t1024\t      \n#define OV08X40_DGTL_GAIN_MAX\t\t(4096 - 1)    \n#define OV08X40_DGTL_GAIN_DEFAULT\t2560\t      \n#define OV08X40_DGTL_GAIN_STEP\t\t1             \n\n#define OV08X40_DGTL_GAIN_L_SHIFT\t6\n#define OV08X40_DGTL_GAIN_L_MASK\t0x3\n#define OV08X40_DGTL_GAIN_M_SHIFT\t2\n#define OV08X40_DGTL_GAIN_M_MASK\t0xff\n#define OV08X40_DGTL_GAIN_H_SHIFT\t10\n#define OV08X40_DGTL_GAIN_H_MASK\t0x1F\n\n \n#define OV08X40_REG_TEST_PATTERN\t0x50C1\n#define OV08X40_REG_ISP             0x5000\n#define OV08X40_REG_SHORT_TEST_PATTERN  0x53C1\n#define OV08X40_TEST_PATTERN_ENABLE\tBIT(0)\n#define OV08X40_TEST_PATTERN_MASK\t0xcf\n#define OV08X40_TEST_PATTERN_BAR_SHIFT\t4\n\n \n#define OV08X40_REG_VFLIP\t\t0x3820\n#define OV08X40_REG_MIRROR\t\t0x3821\n\n \n#define OV08X40_REG_H_WIN_OFFSET\t0x3811\n\n \n#define OV08X40_REG_V_WIN_OFFSET\t0x3813\n\nenum {\n\tOV08X40_LINK_FREQ_400MHZ_INDEX,\n};\n\nstruct ov08x40_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct ov08x40_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov08x40_reg *regs;\n};\n\n \nstruct ov08x40_link_freq_config {\n\t \n\tstruct ov08x40_reg_list reg_list;\n};\n\n \nstruct ov08x40_mode {\n\t \n\tu32 width;\n\t \n\tu32 height;\n\n\tu32 lanes;\n\t \n\tu32 vts_def;\n\tu32 vts_min;\n\n\t \n\tu32 hts;\n\n\t \n\tu32 link_freq_index;\n\t \n\tstruct ov08x40_reg_list reg_list;\n};\n\nstatic const struct ov08x40_reg mipi_data_rate_800mbps[] = {\n\t{0x0103, 0x01},\n\t{0x1000, 0x00},\n\t{0x1601, 0xd0},\n\t{0x1001, 0x04},\n\t{0x5004, 0x53},\n\t{0x5110, 0x00},\n\t{0x5111, 0x14},\n\t{0x5112, 0x01},\n\t{0x5113, 0x7b},\n\t{0x5114, 0x00},\n\t{0x5152, 0xa3},\n\t{0x5a52, 0x1f},\n\t{0x5a1a, 0x0e},\n\t{0x5a1b, 0x10},\n\t{0x5a1f, 0x0e},\n\t{0x5a27, 0x0e},\n\t{0x6002, 0x2e},\n};\n\nstatic const struct ov08x40_reg mode_3856x2416_regs[] = {\n\t{0x5000, 0x5d},\n\t{0x5001, 0x20},\n\t{0x5008, 0xb0},\n\t{0x50c1, 0x00},\n\t{0x53c1, 0x00},\n\t{0x5f40, 0x00},\n\t{0x5f41, 0x40},\n\t{0x0300, 0x3a},\n\t{0x0301, 0xc8},\n\t{0x0302, 0x31},\n\t{0x0303, 0x03},\n\t{0x0304, 0x01},\n\t{0x0305, 0xa1},\n\t{0x0306, 0x04},\n\t{0x0307, 0x01},\n\t{0x0308, 0x03},\n\t{0x0309, 0x03},\n\t{0x0310, 0x0a},\n\t{0x0311, 0x02},\n\t{0x0312, 0x01},\n\t{0x0313, 0x08},\n\t{0x0314, 0x66},\n\t{0x0315, 0x00},\n\t{0x0316, 0x34},\n\t{0x0320, 0x02},\n\t{0x0321, 0x03},\n\t{0x0323, 0x05},\n\t{0x0324, 0x01},\n\t{0x0325, 0xb8},\n\t{0x0326, 0x4a},\n\t{0x0327, 0x04},\n\t{0x0329, 0x00},\n\t{0x032a, 0x05},\n\t{0x032b, 0x00},\n\t{0x032c, 0x00},\n\t{0x032d, 0x00},\n\t{0x032e, 0x02},\n\t{0x032f, 0xa0},\n\t{0x0350, 0x00},\n\t{0x0360, 0x01},\n\t{0x1216, 0x60},\n\t{0x1217, 0x5b},\n\t{0x1218, 0x00},\n\t{0x1220, 0x24},\n\t{0x198a, 0x00},\n\t{0x198b, 0x01},\n\t{0x198e, 0x00},\n\t{0x198f, 0x01},\n\t{0x3009, 0x04},\n\t{0x3012, 0x41},\n\t{0x3015, 0x00},\n\t{0x3016, 0xb0},\n\t{0x3017, 0xf0},\n\t{0x3018, 0xf0},\n\t{0x3019, 0xd2},\n\t{0x301a, 0xb0},\n\t{0x301c, 0x81},\n\t{0x301d, 0x02},\n\t{0x301e, 0x80},\n\t{0x3022, 0xf0},\n\t{0x3025, 0x89},\n\t{0x3030, 0x03},\n\t{0x3044, 0xc2},\n\t{0x3050, 0x35},\n\t{0x3051, 0x60},\n\t{0x3052, 0x25},\n\t{0x3053, 0x00},\n\t{0x3054, 0x00},\n\t{0x3055, 0x02},\n\t{0x3056, 0x80},\n\t{0x3057, 0x80},\n\t{0x3058, 0x80},\n\t{0x3059, 0x00},\n\t{0x3107, 0x86},\n\t{0x3400, 0x1c},\n\t{0x3401, 0x80},\n\t{0x3402, 0x8c},\n\t{0x3419, 0x13},\n\t{0x341a, 0x89},\n\t{0x341b, 0x30},\n\t{0x3420, 0x00},\n\t{0x3421, 0x00},\n\t{0x3422, 0x00},\n\t{0x3423, 0x00},\n\t{0x3424, 0x00},\n\t{0x3425, 0x00},\n\t{0x3426, 0x00},\n\t{0x3427, 0x00},\n\t{0x3428, 0x0f},\n\t{0x3429, 0x00},\n\t{0x342a, 0x00},\n\t{0x342b, 0x00},\n\t{0x342c, 0x00},\n\t{0x342d, 0x00},\n\t{0x342e, 0x00},\n\t{0x342f, 0x11},\n\t{0x3430, 0x11},\n\t{0x3431, 0x10},\n\t{0x3432, 0x00},\n\t{0x3433, 0x00},\n\t{0x3434, 0x00},\n\t{0x3435, 0x00},\n\t{0x3436, 0x00},\n\t{0x3437, 0x00},\n\t{0x3442, 0x02},\n\t{0x3443, 0x02},\n\t{0x3444, 0x07},\n\t{0x3450, 0x00},\n\t{0x3451, 0x00},\n\t{0x3452, 0x18},\n\t{0x3453, 0x18},\n\t{0x3454, 0x00},\n\t{0x3455, 0x80},\n\t{0x3456, 0x08},\n\t{0x3500, 0x00},\n\t{0x3501, 0x02},\n\t{0x3502, 0x00},\n\t{0x3504, 0x4c},\n\t{0x3506, 0x30},\n\t{0x3507, 0x00},\n\t{0x3508, 0x01},\n\t{0x3509, 0x00},\n\t{0x350a, 0x01},\n\t{0x350b, 0x00},\n\t{0x350c, 0x00},\n\t{0x3540, 0x00},\n\t{0x3541, 0x01},\n\t{0x3542, 0x00},\n\t{0x3544, 0x4c},\n\t{0x3546, 0x30},\n\t{0x3547, 0x00},\n\t{0x3548, 0x01},\n\t{0x3549, 0x00},\n\t{0x354a, 0x01},\n\t{0x354b, 0x00},\n\t{0x354c, 0x00},\n\t{0x3688, 0x02},\n\t{0x368a, 0x2e},\n\t{0x368e, 0x71},\n\t{0x3696, 0xd1},\n\t{0x3699, 0x00},\n\t{0x369a, 0x00},\n\t{0x36a4, 0x00},\n\t{0x36a6, 0x00},\n\t{0x3711, 0x00},\n\t{0x3712, 0x51},\n\t{0x3713, 0x00},\n\t{0x3714, 0x24},\n\t{0x3716, 0x00},\n\t{0x3718, 0x07},\n\t{0x371a, 0x1c},\n\t{0x371b, 0x00},\n\t{0x3720, 0x08},\n\t{0x3725, 0x32},\n\t{0x3727, 0x05},\n\t{0x3760, 0x02},\n\t{0x3761, 0x17},\n\t{0x3762, 0x02},\n\t{0x3763, 0x02},\n\t{0x3764, 0x02},\n\t{0x3765, 0x2c},\n\t{0x3766, 0x04},\n\t{0x3767, 0x2c},\n\t{0x3768, 0x02},\n\t{0x3769, 0x00},\n\t{0x376b, 0x20},\n\t{0x376e, 0x03},\n\t{0x37b0, 0x00},\n\t{0x37b1, 0xab},\n\t{0x37b2, 0x01},\n\t{0x37b3, 0x82},\n\t{0x37b4, 0x00},\n\t{0x37b5, 0xe4},\n\t{0x37b6, 0x01},\n\t{0x37b7, 0xee},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x0f},\n\t{0x3805, 0x1f},\n\t{0x3806, 0x09},\n\t{0x3807, 0x7f},\n\t{0x3808, 0x0f},\n\t{0x3809, 0x10},\n\t{0x380a, 0x09},\n\t{0x380b, 0x70},\n\t{0x380c, 0x02},\n\t{0x380d, 0x80},\n\t{0x380e, 0x13},\n\t{0x380f, 0x88},\n\t{0x3810, 0x00},\n\t{0x3811, 0x08},\n\t{0x3812, 0x00},\n\t{0x3813, 0x07},\n\t{0x3814, 0x11},\n\t{0x3815, 0x11},\n\t{0x3820, 0x00},\n\t{0x3821, 0x04},\n\t{0x3822, 0x00},\n\t{0x3823, 0x04},\n\t{0x3828, 0x0f},\n\t{0x382a, 0x80},\n\t{0x382e, 0x41},\n\t{0x3837, 0x08},\n\t{0x383a, 0x81},\n\t{0x383b, 0x81},\n\t{0x383c, 0x11},\n\t{0x383d, 0x11},\n\t{0x383e, 0x00},\n\t{0x383f, 0x38},\n\t{0x3840, 0x00},\n\t{0x3847, 0x00},\n\t{0x384a, 0x00},\n\t{0x384c, 0x02},\n\t{0x384d, 0x80},\n\t{0x3856, 0x50},\n\t{0x3857, 0x30},\n\t{0x3858, 0x80},\n\t{0x3859, 0x40},\n\t{0x3860, 0x00},\n\t{0x3888, 0x00},\n\t{0x3889, 0x00},\n\t{0x388a, 0x00},\n\t{0x388b, 0x00},\n\t{0x388c, 0x00},\n\t{0x388d, 0x00},\n\t{0x388e, 0x00},\n\t{0x388f, 0x00},\n\t{0x3894, 0x00},\n\t{0x3895, 0x00},\n\t{0x3c84, 0x00},\n\t{0x3d85, 0x8b},\n\t{0x3daa, 0x80},\n\t{0x3dab, 0x14},\n\t{0x3dac, 0x80},\n\t{0x3dad, 0xc8},\n\t{0x3dae, 0x81},\n\t{0x3daf, 0x7b},\n\t{0x3f00, 0x10},\n\t{0x3f01, 0x11},\n\t{0x3f06, 0x0d},\n\t{0x3f07, 0x0b},\n\t{0x3f08, 0x0d},\n\t{0x3f09, 0x0b},\n\t{0x3f0a, 0x01},\n\t{0x3f0b, 0x11},\n\t{0x3f0c, 0x33},\n\t{0x4001, 0x07},\n\t{0x4007, 0x20},\n\t{0x4008, 0x00},\n\t{0x4009, 0x05},\n\t{0x400a, 0x00},\n\t{0x400b, 0x08},\n\t{0x400c, 0x00},\n\t{0x400d, 0x08},\n\t{0x400e, 0x14},\n\t{0x4010, 0xf4},\n\t{0x4011, 0x03},\n\t{0x4012, 0x55},\n\t{0x4015, 0x00},\n\t{0x4016, 0x2d},\n\t{0x4017, 0x00},\n\t{0x4018, 0x0f},\n\t{0x401b, 0x08},\n\t{0x401c, 0x00},\n\t{0x401d, 0x10},\n\t{0x401e, 0x02},\n\t{0x401f, 0x00},\n\t{0x4050, 0x06},\n\t{0x4051, 0xff},\n\t{0x4052, 0xff},\n\t{0x4053, 0xff},\n\t{0x4054, 0xff},\n\t{0x4055, 0xff},\n\t{0x4056, 0xff},\n\t{0x4057, 0x7f},\n\t{0x4058, 0x00},\n\t{0x4059, 0x00},\n\t{0x405a, 0x00},\n\t{0x405b, 0x00},\n\t{0x405c, 0x07},\n\t{0x405d, 0xff},\n\t{0x405e, 0x07},\n\t{0x405f, 0xff},\n\t{0x4080, 0x78},\n\t{0x4081, 0x78},\n\t{0x4082, 0x78},\n\t{0x4083, 0x78},\n\t{0x4019, 0x00},\n\t{0x401a, 0x40},\n\t{0x4020, 0x04},\n\t{0x4021, 0x00},\n\t{0x4022, 0x04},\n\t{0x4023, 0x00},\n\t{0x4024, 0x04},\n\t{0x4025, 0x00},\n\t{0x4026, 0x04},\n\t{0x4027, 0x00},\n\t{0x4030, 0x00},\n\t{0x4031, 0x00},\n\t{0x4032, 0x00},\n\t{0x4033, 0x00},\n\t{0x4034, 0x00},\n\t{0x4035, 0x00},\n\t{0x4036, 0x00},\n\t{0x4037, 0x00},\n\t{0x4040, 0x00},\n\t{0x4041, 0x80},\n\t{0x4042, 0x00},\n\t{0x4043, 0x80},\n\t{0x4044, 0x00},\n\t{0x4045, 0x80},\n\t{0x4046, 0x00},\n\t{0x4047, 0x80},\n\t{0x4060, 0x00},\n\t{0x4061, 0x00},\n\t{0x4062, 0x00},\n\t{0x4063, 0x00},\n\t{0x4064, 0x00},\n\t{0x4065, 0x00},\n\t{0x4066, 0x00},\n\t{0x4067, 0x00},\n\t{0x4068, 0x00},\n\t{0x4069, 0x00},\n\t{0x406a, 0x00},\n\t{0x406b, 0x00},\n\t{0x406c, 0x00},\n\t{0x406d, 0x00},\n\t{0x406e, 0x00},\n\t{0x406f, 0x00},\n\t{0x4070, 0x00},\n\t{0x4071, 0x00},\n\t{0x4072, 0x00},\n\t{0x4073, 0x00},\n\t{0x4074, 0x00},\n\t{0x4075, 0x00},\n\t{0x4076, 0x00},\n\t{0x4077, 0x00},\n\t{0x4078, 0x00},\n\t{0x4079, 0x00},\n\t{0x407a, 0x00},\n\t{0x407b, 0x00},\n\t{0x407c, 0x00},\n\t{0x407d, 0x00},\n\t{0x407e, 0x00},\n\t{0x407f, 0x00},\n\t{0x40e0, 0x00},\n\t{0x40e1, 0x00},\n\t{0x40e2, 0x00},\n\t{0x40e3, 0x00},\n\t{0x40e4, 0x00},\n\t{0x40e5, 0x00},\n\t{0x40e6, 0x00},\n\t{0x40e7, 0x00},\n\t{0x40e8, 0x00},\n\t{0x40e9, 0x80},\n\t{0x40ea, 0x00},\n\t{0x40eb, 0x80},\n\t{0x40ec, 0x00},\n\t{0x40ed, 0x80},\n\t{0x40ee, 0x00},\n\t{0x40ef, 0x80},\n\t{0x40f0, 0x02},\n\t{0x40f1, 0x04},\n\t{0x4300, 0x00},\n\t{0x4301, 0x00},\n\t{0x4302, 0x00},\n\t{0x4303, 0x00},\n\t{0x4304, 0x00},\n\t{0x4305, 0x00},\n\t{0x4306, 0x00},\n\t{0x4307, 0x00},\n\t{0x4308, 0x00},\n\t{0x4309, 0x00},\n\t{0x430a, 0x00},\n\t{0x430b, 0xff},\n\t{0x430c, 0xff},\n\t{0x430d, 0x00},\n\t{0x430e, 0x00},\n\t{0x4315, 0x00},\n\t{0x4316, 0x00},\n\t{0x4317, 0x00},\n\t{0x4318, 0x00},\n\t{0x4319, 0x00},\n\t{0x431a, 0x00},\n\t{0x431b, 0x00},\n\t{0x431c, 0x00},\n\t{0x4500, 0x07},\n\t{0x4501, 0x00},\n\t{0x4502, 0x00},\n\t{0x4503, 0x0f},\n\t{0x4504, 0x80},\n\t{0x4506, 0x01},\n\t{0x4509, 0x05},\n\t{0x450c, 0x00},\n\t{0x450d, 0x20},\n\t{0x450e, 0x00},\n\t{0x450f, 0x00},\n\t{0x4510, 0x00},\n\t{0x4523, 0x00},\n\t{0x4526, 0x00},\n\t{0x4542, 0x00},\n\t{0x4543, 0x00},\n\t{0x4544, 0x00},\n\t{0x4545, 0x00},\n\t{0x4546, 0x00},\n\t{0x4547, 0x10},\n\t{0x4602, 0x00},\n\t{0x4603, 0x15},\n\t{0x460b, 0x07},\n\t{0x4680, 0x11},\n\t{0x4686, 0x00},\n\t{0x4687, 0x00},\n\t{0x4700, 0x00},\n\t{0x4800, 0x64},\n\t{0x4806, 0x40},\n\t{0x480b, 0x10},\n\t{0x480c, 0x80},\n\t{0x480f, 0x32},\n\t{0x4813, 0xe4},\n\t{0x4837, 0x14},\n\t{0x4850, 0x42},\n\t{0x4884, 0x04},\n\t{0x4c00, 0xf8},\n\t{0x4c01, 0x44},\n\t{0x4c03, 0x00},\n\t{0x4d00, 0x00},\n\t{0x4d01, 0x16},\n\t{0x4d04, 0x10},\n\t{0x4d05, 0x00},\n\t{0x4d06, 0x0c},\n\t{0x4d07, 0x00},\n\t{0x3d84, 0x04},\n\t{0x3680, 0xa4},\n\t{0x3682, 0x80},\n\t{0x3601, 0x40},\n\t{0x3602, 0x90},\n\t{0x3608, 0x0a},\n\t{0x3938, 0x09},\n\t{0x3a74, 0x84},\n\t{0x3a99, 0x84},\n\t{0x3ab9, 0xa6},\n\t{0x3aba, 0xba},\n\t{0x3b12, 0x84},\n\t{0x3b14, 0xbb},\n\t{0x3b15, 0xbf},\n\t{0x3a29, 0x26},\n\t{0x3a1f, 0x8a},\n\t{0x3a22, 0x91},\n\t{0x3a25, 0x96},\n\t{0x3a28, 0xb4},\n\t{0x3a2b, 0xba},\n\t{0x3a2e, 0xbf},\n\t{0x3a31, 0xc1},\n\t{0x3a20, 0x00},\n\t{0x3939, 0x9d},\n\t{0x3902, 0x0e},\n\t{0x3903, 0x0e},\n\t{0x3904, 0x0e},\n\t{0x3905, 0x0e},\n\t{0x3906, 0x07},\n\t{0x3907, 0x0d},\n\t{0x3908, 0x11},\n\t{0x3909, 0x12},\n\t{0x360f, 0x99},\n\t{0x390c, 0x33},\n\t{0x390d, 0x66},\n\t{0x390e, 0xaa},\n\t{0x3911, 0x90},\n\t{0x3913, 0x90},\n\t{0x3915, 0x90},\n\t{0x3917, 0x90},\n\t{0x3b3f, 0x9d},\n\t{0x3b45, 0x9d},\n\t{0x3b1b, 0xc9},\n\t{0x3b21, 0xc9},\n\t{0x3440, 0xa4},\n\t{0x3a23, 0x15},\n\t{0x3a26, 0x1d},\n\t{0x3a2c, 0x4a},\n\t{0x3a2f, 0x18},\n\t{0x3a32, 0x55},\n\t{0x3b0a, 0x01},\n\t{0x3b0b, 0x00},\n\t{0x3b0e, 0x01},\n\t{0x3b0f, 0x00},\n\t{0x392c, 0x02},\n\t{0x392d, 0x02},\n\t{0x392e, 0x04},\n\t{0x392f, 0x03},\n\t{0x3930, 0x08},\n\t{0x3931, 0x07},\n\t{0x3932, 0x10},\n\t{0x3933, 0x0c},\n\t{0x3609, 0x08},\n\t{0x3921, 0x0f},\n\t{0x3928, 0x15},\n\t{0x3929, 0x2a},\n\t{0x392a, 0x54},\n\t{0x392b, 0xa8},\n\t{0x3426, 0x10},\n\t{0x3407, 0x01},\n\t{0x3404, 0x01},\n\t{0x3500, 0x00},\n\t{0x3501, 0x10},\n\t{0x3502, 0x10},\n\t{0x3508, 0x0f},\n\t{0x3509, 0x80},\n\t{0x5a80, 0x75},\n\t{0x5a81, 0x75},\n\t{0x5a82, 0x75},\n\t{0x5a83, 0x75},\n\t{0x5a84, 0x75},\n\t{0x5a85, 0x75},\n\t{0x5a86, 0x75},\n\t{0x5a87, 0x75},\n\t{0x5a88, 0x75},\n\t{0x5a89, 0x75},\n\t{0x5a8a, 0x75},\n\t{0x5a8b, 0x75},\n\t{0x5a8c, 0x75},\n\t{0x5a8d, 0x75},\n\t{0x5a8e, 0x75},\n\t{0x5a8f, 0x75},\n\t{0x5a90, 0x75},\n\t{0x5a91, 0x75},\n\t{0x5a92, 0x75},\n\t{0x5a93, 0x75},\n\t{0x5a94, 0x75},\n\t{0x5a95, 0x75},\n\t{0x5a96, 0x75},\n\t{0x5a97, 0x75},\n\t{0x5a98, 0x75},\n\t{0x5a99, 0x75},\n\t{0x5a9a, 0x75},\n\t{0x5a9b, 0x75},\n\t{0x5a9c, 0x75},\n\t{0x5a9d, 0x75},\n\t{0x5a9e, 0x75},\n\t{0x5a9f, 0x75},\n\t{0x5aa0, 0x75},\n\t{0x5aa1, 0x75},\n\t{0x5aa2, 0x75},\n\t{0x5aa3, 0x75},\n\t{0x5aa4, 0x75},\n\t{0x5aa5, 0x75},\n\t{0x5aa6, 0x75},\n\t{0x5aa7, 0x75},\n\t{0x5aa8, 0x75},\n\t{0x5aa9, 0x75},\n\t{0x5aaa, 0x75},\n\t{0x5aab, 0x75},\n\t{0x5aac, 0x75},\n\t{0x5aad, 0x75},\n\t{0x5aae, 0x75},\n\t{0x5aaf, 0x75},\n\t{0x5ab0, 0x75},\n\t{0x5ab1, 0x75},\n\t{0x5ab2, 0x75},\n\t{0x5ab3, 0x75},\n\t{0x5ab4, 0x75},\n\t{0x5ab5, 0x75},\n\t{0x5ab6, 0x75},\n\t{0x5ab7, 0x75},\n\t{0x5ab8, 0x75},\n\t{0x5ab9, 0x75},\n\t{0x5aba, 0x75},\n\t{0x5abb, 0x75},\n\t{0x5abc, 0x75},\n\t{0x5abd, 0x75},\n\t{0x5abe, 0x75},\n\t{0x5abf, 0x75},\n\t{0x5ac0, 0x75},\n\t{0x5ac1, 0x75},\n\t{0x5ac2, 0x75},\n\t{0x5ac3, 0x75},\n\t{0x5ac4, 0x75},\n\t{0x5ac5, 0x75},\n\t{0x5ac6, 0x75},\n\t{0x5ac7, 0x75},\n\t{0x5ac8, 0x75},\n\t{0x5ac9, 0x75},\n\t{0x5aca, 0x75},\n\t{0x5acb, 0x75},\n\t{0x5acc, 0x75},\n\t{0x5acd, 0x75},\n\t{0x5ace, 0x75},\n\t{0x5acf, 0x75},\n\t{0x5ad0, 0x75},\n\t{0x5ad1, 0x75},\n\t{0x5ad2, 0x75},\n\t{0x5ad3, 0x75},\n\t{0x5ad4, 0x75},\n\t{0x5ad5, 0x75},\n\t{0x5ad6, 0x75},\n\t{0x5ad7, 0x75},\n\t{0x5ad8, 0x75},\n\t{0x5ad9, 0x75},\n\t{0x5ada, 0x75},\n\t{0x5adb, 0x75},\n\t{0x5adc, 0x75},\n\t{0x5add, 0x75},\n\t{0x5ade, 0x75},\n\t{0x5adf, 0x75},\n\t{0x5ae0, 0x75},\n\t{0x5ae1, 0x75},\n\t{0x5ae2, 0x75},\n\t{0x5ae3, 0x75},\n\t{0x5ae4, 0x75},\n\t{0x5ae5, 0x75},\n\t{0x5ae6, 0x75},\n\t{0x5ae7, 0x75},\n\t{0x5ae8, 0x75},\n\t{0x5ae9, 0x75},\n\t{0x5aea, 0x75},\n\t{0x5aeb, 0x75},\n\t{0x5aec, 0x75},\n\t{0x5aed, 0x75},\n\t{0x5aee, 0x75},\n\t{0x5aef, 0x75},\n\t{0x5af0, 0x75},\n\t{0x5af1, 0x75},\n\t{0x5af2, 0x75},\n\t{0x5af3, 0x75},\n\t{0x5af4, 0x75},\n\t{0x5af5, 0x75},\n\t{0x5af6, 0x75},\n\t{0x5af7, 0x75},\n\t{0x5af8, 0x75},\n\t{0x5af9, 0x75},\n\t{0x5afa, 0x75},\n\t{0x5afb, 0x75},\n\t{0x5afc, 0x75},\n\t{0x5afd, 0x75},\n\t{0x5afe, 0x75},\n\t{0x5aff, 0x75},\n\t{0x5b00, 0x75},\n\t{0x5b01, 0x75},\n\t{0x5b02, 0x75},\n\t{0x5b03, 0x75},\n\t{0x5b04, 0x75},\n\t{0x5b05, 0x75},\n\t{0x5b06, 0x75},\n\t{0x5b07, 0x75},\n\t{0x5b08, 0x75},\n\t{0x5b09, 0x75},\n\t{0x5b0a, 0x75},\n\t{0x5b0b, 0x75},\n\t{0x5b0c, 0x75},\n\t{0x5b0d, 0x75},\n\t{0x5b0e, 0x75},\n\t{0x5b0f, 0x75},\n\t{0x5b10, 0x75},\n\t{0x5b11, 0x75},\n\t{0x5b12, 0x75},\n\t{0x5b13, 0x75},\n\t{0x5b14, 0x75},\n\t{0x5b15, 0x75},\n\t{0x5b16, 0x75},\n\t{0x5b17, 0x75},\n\t{0x5b18, 0x75},\n\t{0x5b19, 0x75},\n\t{0x5b1a, 0x75},\n\t{0x5b1b, 0x75},\n\t{0x5b1c, 0x75},\n\t{0x5b1d, 0x75},\n\t{0x5b1e, 0x75},\n\t{0x5b1f, 0x75},\n\t{0x5b20, 0x75},\n\t{0x5b21, 0x75},\n\t{0x5b22, 0x75},\n\t{0x5b23, 0x75},\n\t{0x5b24, 0x75},\n\t{0x5b25, 0x75},\n\t{0x5b26, 0x75},\n\t{0x5b27, 0x75},\n\t{0x5b28, 0x75},\n\t{0x5b29, 0x75},\n\t{0x5b2a, 0x75},\n\t{0x5b2b, 0x75},\n\t{0x5b2c, 0x75},\n\t{0x5b2d, 0x75},\n\t{0x5b2e, 0x75},\n\t{0x5b2f, 0x75},\n\t{0x5b30, 0x75},\n\t{0x5b31, 0x75},\n\t{0x5b32, 0x75},\n\t{0x5b33, 0x75},\n\t{0x5b34, 0x75},\n\t{0x5b35, 0x75},\n\t{0x5b36, 0x75},\n\t{0x5b37, 0x75},\n\t{0x5b38, 0x75},\n\t{0x5b39, 0x75},\n\t{0x5b3a, 0x75},\n\t{0x5b3b, 0x75},\n\t{0x5b3c, 0x75},\n\t{0x5b3d, 0x75},\n\t{0x5b3e, 0x75},\n\t{0x5b3f, 0x75},\n\t{0x5b40, 0x75},\n\t{0x5b41, 0x75},\n\t{0x5b42, 0x75},\n\t{0x5b43, 0x75},\n\t{0x5b44, 0x75},\n\t{0x5b45, 0x75},\n\t{0x5b46, 0x75},\n\t{0x5b47, 0x75},\n\t{0x5b48, 0x75},\n\t{0x5b49, 0x75},\n\t{0x5b4a, 0x75},\n\t{0x5b4b, 0x75},\n\t{0x5b4c, 0x75},\n\t{0x5b4d, 0x75},\n\t{0x5b4e, 0x75},\n\t{0x5b4f, 0x75},\n\t{0x5b50, 0x75},\n\t{0x5b51, 0x75},\n\t{0x5b52, 0x75},\n\t{0x5b53, 0x75},\n\t{0x5b54, 0x75},\n\t{0x5b55, 0x75},\n\t{0x5b56, 0x75},\n\t{0x5b57, 0x75},\n\t{0x5b58, 0x75},\n\t{0x5b59, 0x75},\n\t{0x5b5a, 0x75},\n\t{0x5b5b, 0x75},\n\t{0x5b5c, 0x75},\n\t{0x5b5d, 0x75},\n\t{0x5b5e, 0x75},\n\t{0x5b5f, 0x75},\n\t{0x5b60, 0x75},\n\t{0x5b61, 0x75},\n\t{0x5b62, 0x75},\n\t{0x5b63, 0x75},\n\t{0x5b64, 0x75},\n\t{0x5b65, 0x75},\n\t{0x5b66, 0x75},\n\t{0x5b67, 0x75},\n\t{0x5b68, 0x75},\n\t{0x5b69, 0x75},\n\t{0x5b6a, 0x75},\n\t{0x5b6b, 0x75},\n\t{0x5b6c, 0x75},\n\t{0x5b6d, 0x75},\n\t{0x5b6e, 0x75},\n\t{0x5b6f, 0x75},\n\t{0x5b70, 0x75},\n\t{0x5b71, 0x75},\n\t{0x5b72, 0x75},\n\t{0x5b73, 0x75},\n\t{0x5b74, 0x75},\n\t{0x5b75, 0x75},\n\t{0x5b76, 0x75},\n\t{0x5b77, 0x75},\n\t{0x5b78, 0x75},\n\t{0x5b79, 0x75},\n\t{0x5b7a, 0x75},\n\t{0x5b7b, 0x75},\n\t{0x5b7c, 0x75},\n\t{0x5b7d, 0x75},\n\t{0x5b7e, 0x75},\n\t{0x5b7f, 0x75},\n\t{0x5b80, 0x75},\n\t{0x5b81, 0x75},\n\t{0x5b82, 0x75},\n\t{0x5b83, 0x75},\n\t{0x5b84, 0x75},\n\t{0x5b85, 0x75},\n\t{0x5b86, 0x75},\n\t{0x5b87, 0x75},\n\t{0x5b88, 0x75},\n\t{0x5b89, 0x75},\n\t{0x5b8a, 0x75},\n\t{0x5b8b, 0x75},\n\t{0x5b8c, 0x75},\n\t{0x5b8d, 0x75},\n\t{0x5b8e, 0x75},\n\t{0x5b8f, 0x75},\n\t{0x5b90, 0x75},\n\t{0x5b91, 0x75},\n\t{0x5b92, 0x75},\n\t{0x5b93, 0x75},\n\t{0x5b94, 0x75},\n\t{0x5b95, 0x75},\n\t{0x5b96, 0x75},\n\t{0x5b97, 0x75},\n\t{0x5b98, 0x75},\n\t{0x5b99, 0x75},\n\t{0x5b9a, 0x75},\n\t{0x5b9b, 0x75},\n\t{0x5b9c, 0x75},\n\t{0x5b9d, 0x75},\n\t{0x5b9e, 0x75},\n\t{0x5b9f, 0x75},\n\t{0x5bc0, 0x75},\n\t{0x5bc1, 0x75},\n\t{0x5bc2, 0x75},\n\t{0x5bc3, 0x75},\n\t{0x5bc4, 0x75},\n\t{0x5bc5, 0x75},\n\t{0x5bc6, 0x75},\n\t{0x5bc7, 0x75},\n\t{0x5bc8, 0x75},\n\t{0x5bc9, 0x75},\n\t{0x5bca, 0x75},\n\t{0x5bcb, 0x75},\n\t{0x5bcc, 0x75},\n\t{0x5bcd, 0x75},\n\t{0x5bce, 0x75},\n\t{0x5bcf, 0x75},\n\t{0x5bd0, 0x75},\n\t{0x5bd1, 0x75},\n\t{0x5bd2, 0x75},\n\t{0x5bd3, 0x75},\n\t{0x5bd4, 0x75},\n\t{0x5bd5, 0x75},\n\t{0x5bd6, 0x75},\n\t{0x5bd7, 0x75},\n\t{0x5bd8, 0x75},\n\t{0x5bd9, 0x75},\n\t{0x5bda, 0x75},\n\t{0x5bdb, 0x75},\n\t{0x5bdc, 0x75},\n\t{0x5bdd, 0x75},\n\t{0x5bde, 0x75},\n\t{0x5bdf, 0x75},\n\t{0x5be0, 0x75},\n\t{0x5be1, 0x75},\n\t{0x5be2, 0x75},\n\t{0x5be3, 0x75},\n\t{0x5be4, 0x75},\n\t{0x5be5, 0x75},\n\t{0x5be6, 0x75},\n\t{0x5be7, 0x75},\n\t{0x5be8, 0x75},\n\t{0x5be9, 0x75},\n\t{0x5bea, 0x75},\n\t{0x5beb, 0x75},\n\t{0x5bec, 0x75},\n\t{0x5bed, 0x75},\n\t{0x5bee, 0x75},\n\t{0x5bef, 0x75},\n\t{0x5bf0, 0x75},\n\t{0x5bf1, 0x75},\n\t{0x5bf2, 0x75},\n\t{0x5bf3, 0x75},\n\t{0x5bf4, 0x75},\n\t{0x5bf5, 0x75},\n\t{0x5bf6, 0x75},\n\t{0x5bf7, 0x75},\n\t{0x5bf8, 0x75},\n\t{0x5bf9, 0x75},\n\t{0x5bfa, 0x75},\n\t{0x5bfb, 0x75},\n\t{0x5bfc, 0x75},\n\t{0x5bfd, 0x75},\n\t{0x5bfe, 0x75},\n\t{0x5bff, 0x75},\n\t{0x5c00, 0x75},\n\t{0x5c01, 0x75},\n\t{0x5c02, 0x75},\n\t{0x5c03, 0x75},\n\t{0x5c04, 0x75},\n\t{0x5c05, 0x75},\n\t{0x5c06, 0x75},\n\t{0x5c07, 0x75},\n\t{0x5c08, 0x75},\n\t{0x5c09, 0x75},\n\t{0x5c0a, 0x75},\n\t{0x5c0b, 0x75},\n\t{0x5c0c, 0x75},\n\t{0x5c0d, 0x75},\n\t{0x5c0e, 0x75},\n\t{0x5c0f, 0x75},\n\t{0x5c10, 0x75},\n\t{0x5c11, 0x75},\n\t{0x5c12, 0x75},\n\t{0x5c13, 0x75},\n\t{0x5c14, 0x75},\n\t{0x5c15, 0x75},\n\t{0x5c16, 0x75},\n\t{0x5c17, 0x75},\n\t{0x5c18, 0x75},\n\t{0x5c19, 0x75},\n\t{0x5c1a, 0x75},\n\t{0x5c1b, 0x75},\n\t{0x5c1c, 0x75},\n\t{0x5c1d, 0x75},\n\t{0x5c1e, 0x75},\n\t{0x5c1f, 0x75},\n\t{0x5c20, 0x75},\n\t{0x5c21, 0x75},\n\t{0x5c22, 0x75},\n\t{0x5c23, 0x75},\n\t{0x5c24, 0x75},\n\t{0x5c25, 0x75},\n\t{0x5c26, 0x75},\n\t{0x5c27, 0x75},\n\t{0x5c28, 0x75},\n\t{0x5c29, 0x75},\n\t{0x5c2a, 0x75},\n\t{0x5c2b, 0x75},\n\t{0x5c2c, 0x75},\n\t{0x5c2d, 0x75},\n\t{0x5c2e, 0x75},\n\t{0x5c2f, 0x75},\n\t{0x5c30, 0x75},\n\t{0x5c31, 0x75},\n\t{0x5c32, 0x75},\n\t{0x5c33, 0x75},\n\t{0x5c34, 0x75},\n\t{0x5c35, 0x75},\n\t{0x5c36, 0x75},\n\t{0x5c37, 0x75},\n\t{0x5c38, 0x75},\n\t{0x5c39, 0x75},\n\t{0x5c3a, 0x75},\n\t{0x5c3b, 0x75},\n\t{0x5c3c, 0x75},\n\t{0x5c3d, 0x75},\n\t{0x5c3e, 0x75},\n\t{0x5c3f, 0x75},\n\t{0x5c40, 0x75},\n\t{0x5c41, 0x75},\n\t{0x5c42, 0x75},\n\t{0x5c43, 0x75},\n\t{0x5c44, 0x75},\n\t{0x5c45, 0x75},\n\t{0x5c46, 0x75},\n\t{0x5c47, 0x75},\n\t{0x5c48, 0x75},\n\t{0x5c49, 0x75},\n\t{0x5c4a, 0x75},\n\t{0x5c4b, 0x75},\n\t{0x5c4c, 0x75},\n\t{0x5c4d, 0x75},\n\t{0x5c4e, 0x75},\n\t{0x5c4f, 0x75},\n\t{0x5c50, 0x75},\n\t{0x5c51, 0x75},\n\t{0x5c52, 0x75},\n\t{0x5c53, 0x75},\n\t{0x5c54, 0x75},\n\t{0x5c55, 0x75},\n\t{0x5c56, 0x75},\n\t{0x5c57, 0x75},\n\t{0x5c58, 0x75},\n\t{0x5c59, 0x75},\n\t{0x5c5a, 0x75},\n\t{0x5c5b, 0x75},\n\t{0x5c5c, 0x75},\n\t{0x5c5d, 0x75},\n\t{0x5c5e, 0x75},\n\t{0x5c5f, 0x75},\n\t{0x5c60, 0x75},\n\t{0x5c61, 0x75},\n\t{0x5c62, 0x75},\n\t{0x5c63, 0x75},\n\t{0x5c64, 0x75},\n\t{0x5c65, 0x75},\n\t{0x5c66, 0x75},\n\t{0x5c67, 0x75},\n\t{0x5c68, 0x75},\n\t{0x5c69, 0x75},\n\t{0x5c6a, 0x75},\n\t{0x5c6b, 0x75},\n\t{0x5c6c, 0x75},\n\t{0x5c6d, 0x75},\n\t{0x5c6e, 0x75},\n\t{0x5c6f, 0x75},\n\t{0x5c70, 0x75},\n\t{0x5c71, 0x75},\n\t{0x5c72, 0x75},\n\t{0x5c73, 0x75},\n\t{0x5c74, 0x75},\n\t{0x5c75, 0x75},\n\t{0x5c76, 0x75},\n\t{0x5c77, 0x75},\n\t{0x5c78, 0x75},\n\t{0x5c79, 0x75},\n\t{0x5c7a, 0x75},\n\t{0x5c7b, 0x75},\n\t{0x5c7c, 0x75},\n\t{0x5c7d, 0x75},\n\t{0x5c7e, 0x75},\n\t{0x5c7f, 0x75},\n\t{0x5c80, 0x75},\n\t{0x5c81, 0x75},\n\t{0x5c82, 0x75},\n\t{0x5c83, 0x75},\n\t{0x5c84, 0x75},\n\t{0x5c85, 0x75},\n\t{0x5c86, 0x75},\n\t{0x5c87, 0x75},\n\t{0x5c88, 0x75},\n\t{0x5c89, 0x75},\n\t{0x5c8a, 0x75},\n\t{0x5c8b, 0x75},\n\t{0x5c8c, 0x75},\n\t{0x5c8d, 0x75},\n\t{0x5c8e, 0x75},\n\t{0x5c8f, 0x75},\n\t{0x5c90, 0x75},\n\t{0x5c91, 0x75},\n\t{0x5c92, 0x75},\n\t{0x5c93, 0x75},\n\t{0x5c94, 0x75},\n\t{0x5c95, 0x75},\n\t{0x5c96, 0x75},\n\t{0x5c97, 0x75},\n\t{0x5c98, 0x75},\n\t{0x5c99, 0x75},\n\t{0x5c9a, 0x75},\n\t{0x5c9b, 0x75},\n\t{0x5c9c, 0x75},\n\t{0x5c9d, 0x75},\n\t{0x5c9e, 0x75},\n\t{0x5c9f, 0x75},\n\t{0x5ca0, 0x75},\n\t{0x5ca1, 0x75},\n\t{0x5ca2, 0x75},\n\t{0x5ca3, 0x75},\n\t{0x5ca4, 0x75},\n\t{0x5ca5, 0x75},\n\t{0x5ca6, 0x75},\n\t{0x5ca7, 0x75},\n\t{0x5ca8, 0x75},\n\t{0x5ca9, 0x75},\n\t{0x5caa, 0x75},\n\t{0x5cab, 0x75},\n\t{0x5cac, 0x75},\n\t{0x5cad, 0x75},\n\t{0x5cae, 0x75},\n\t{0x5caf, 0x75},\n\t{0x5cb0, 0x75},\n\t{0x5cb1, 0x75},\n\t{0x5cb2, 0x75},\n\t{0x5cb3, 0x75},\n\t{0x5cb4, 0x75},\n\t{0x5cb5, 0x75},\n\t{0x5cb6, 0x75},\n\t{0x5cb7, 0x75},\n\t{0x5cb8, 0x75},\n\t{0x5cb9, 0x75},\n\t{0x5cba, 0x75},\n\t{0x5cbb, 0x75},\n\t{0x5cbc, 0x75},\n\t{0x5cbd, 0x75},\n\t{0x5cbe, 0x75},\n\t{0x5cbf, 0x75},\n\t{0x5cc0, 0x75},\n\t{0x5cc1, 0x75},\n\t{0x5cc2, 0x75},\n\t{0x5cc3, 0x75},\n\t{0x5cc4, 0x75},\n\t{0x5cc5, 0x75},\n\t{0x5cc6, 0x75},\n\t{0x5cc7, 0x75},\n\t{0x5cc8, 0x75},\n\t{0x5cc9, 0x75},\n\t{0x5cca, 0x75},\n\t{0x5ccb, 0x75},\n\t{0x5ccc, 0x75},\n\t{0x5ccd, 0x75},\n\t{0x5cce, 0x75},\n\t{0x5ccf, 0x75},\n\t{0x5cd0, 0x75},\n\t{0x5cd1, 0x75},\n\t{0x5cd2, 0x75},\n\t{0x5cd3, 0x75},\n\t{0x5cd4, 0x75},\n\t{0x5cd5, 0x75},\n\t{0x5cd6, 0x75},\n\t{0x5cd7, 0x75},\n\t{0x5cd8, 0x75},\n\t{0x5cd9, 0x75},\n\t{0x5cda, 0x75},\n\t{0x5cdb, 0x75},\n\t{0x5cdc, 0x75},\n\t{0x5cdd, 0x75},\n\t{0x5cde, 0x75},\n\t{0x5cdf, 0x75},\n\t{0x5ce0, 0x75},\n\t{0x5ce1, 0x75},\n\t{0x5ce2, 0x75},\n\t{0x5ce3, 0x75},\n\t{0x5ce4, 0x75},\n\t{0x5ce5, 0x75},\n\t{0x5ce6, 0x75},\n\t{0x5ce7, 0x75},\n\t{0x5ce8, 0x75},\n\t{0x5ce9, 0x75},\n\t{0x5cea, 0x75},\n\t{0x5ceb, 0x75},\n\t{0x5cec, 0x75},\n\t{0x5ced, 0x75},\n\t{0x5cee, 0x75},\n\t{0x5cef, 0x75},\n\t{0x5cf0, 0x75},\n\t{0x5cf1, 0x75},\n\t{0x5cf2, 0x75},\n\t{0x5cf3, 0x75},\n\t{0x5cf4, 0x75},\n\t{0x5cf5, 0x75},\n\t{0x5cf6, 0x75},\n\t{0x5cf7, 0x75},\n\t{0x5cf8, 0x75},\n\t{0x5cf9, 0x75},\n\t{0x5cfa, 0x75},\n\t{0x5cfb, 0x75},\n\t{0x5cfc, 0x75},\n\t{0x5cfd, 0x75},\n\t{0x5cfe, 0x75},\n\t{0x5cff, 0x75},\n\t{0x5d00, 0x75},\n\t{0x5d01, 0x75},\n\t{0x5d02, 0x75},\n\t{0x5d03, 0x75},\n\t{0x5d04, 0x75},\n\t{0x5d05, 0x75},\n\t{0x5d06, 0x75},\n\t{0x5d07, 0x75},\n\t{0x5d08, 0x75},\n\t{0x5d09, 0x75},\n\t{0x5d0a, 0x75},\n\t{0x5d0b, 0x75},\n\t{0x5d0c, 0x75},\n\t{0x5d0d, 0x75},\n\t{0x5d0e, 0x75},\n\t{0x5d0f, 0x75},\n\t{0x5d10, 0x75},\n\t{0x5d11, 0x75},\n\t{0x5d12, 0x75},\n\t{0x5d13, 0x75},\n\t{0x5d14, 0x75},\n\t{0x5d15, 0x75},\n\t{0x5d16, 0x75},\n\t{0x5d17, 0x75},\n\t{0x5d18, 0x75},\n\t{0x5d19, 0x75},\n\t{0x5d1a, 0x75},\n\t{0x5d1b, 0x75},\n\t{0x5d1c, 0x75},\n\t{0x5d1d, 0x75},\n\t{0x5d1e, 0x75},\n\t{0x5d1f, 0x75},\n\t{0x5d20, 0x75},\n\t{0x5d21, 0x75},\n\t{0x5d22, 0x75},\n\t{0x5d23, 0x75},\n\t{0x5d24, 0x75},\n\t{0x5d25, 0x75},\n\t{0x5d26, 0x75},\n\t{0x5d27, 0x75},\n\t{0x5d28, 0x75},\n\t{0x5d29, 0x75},\n\t{0x5d2a, 0x75},\n\t{0x5d2b, 0x75},\n\t{0x5d2c, 0x75},\n\t{0x5d2d, 0x75},\n\t{0x5d2e, 0x75},\n\t{0x5d2f, 0x75},\n\t{0x5d30, 0x75},\n\t{0x5d31, 0x75},\n\t{0x5d32, 0x75},\n\t{0x5d33, 0x75},\n\t{0x5d34, 0x75},\n\t{0x5d35, 0x75},\n\t{0x5d36, 0x75},\n\t{0x5d37, 0x75},\n\t{0x5d38, 0x75},\n\t{0x5d39, 0x75},\n\t{0x5d3a, 0x75},\n\t{0x5d3b, 0x75},\n\t{0x5d3c, 0x75},\n\t{0x5d3d, 0x75},\n\t{0x5d3e, 0x75},\n\t{0x5d3f, 0x75},\n\t{0x5d40, 0x75},\n\t{0x5d41, 0x75},\n\t{0x5d42, 0x75},\n\t{0x5d43, 0x75},\n\t{0x5d44, 0x75},\n\t{0x5d45, 0x75},\n\t{0x5d46, 0x75},\n\t{0x5d47, 0x75},\n\t{0x5d48, 0x75},\n\t{0x5d49, 0x75},\n\t{0x5d4a, 0x75},\n\t{0x5d4b, 0x75},\n\t{0x5d4c, 0x75},\n\t{0x5d4d, 0x75},\n\t{0x5d4e, 0x75},\n\t{0x5d4f, 0x75},\n\t{0x5d50, 0x75},\n\t{0x5d51, 0x75},\n\t{0x5d52, 0x75},\n\t{0x5d53, 0x75},\n\t{0x5d54, 0x75},\n\t{0x5d55, 0x75},\n\t{0x5d56, 0x75},\n\t{0x5d57, 0x75},\n\t{0x5d58, 0x75},\n\t{0x5d59, 0x75},\n\t{0x5d5a, 0x75},\n\t{0x5d5b, 0x75},\n\t{0x5d5c, 0x75},\n\t{0x5d5d, 0x75},\n\t{0x5d5e, 0x75},\n\t{0x5d5f, 0x75},\n\t{0x5d60, 0x75},\n\t{0x5d61, 0x75},\n\t{0x5d62, 0x75},\n\t{0x5d63, 0x75},\n\t{0x5d64, 0x75},\n\t{0x5d65, 0x75},\n\t{0x5d66, 0x75},\n\t{0x5d67, 0x75},\n\t{0x5d68, 0x75},\n\t{0x5d69, 0x75},\n\t{0x5d6a, 0x75},\n\t{0x5d6b, 0x75},\n\t{0x5d6c, 0x75},\n\t{0x5d6d, 0x75},\n\t{0x5d6e, 0x75},\n\t{0x5d6f, 0x75},\n\t{0x5d70, 0x75},\n\t{0x5d71, 0x75},\n\t{0x5d72, 0x75},\n\t{0x5d73, 0x75},\n\t{0x5d74, 0x75},\n\t{0x5d75, 0x75},\n\t{0x5d76, 0x75},\n\t{0x5d77, 0x75},\n\t{0x5d78, 0x75},\n\t{0x5d79, 0x75},\n\t{0x5d7a, 0x75},\n\t{0x5d7b, 0x75},\n\t{0x5d7c, 0x75},\n\t{0x5d7d, 0x75},\n\t{0x5d7e, 0x75},\n\t{0x5d7f, 0x75},\n\t{0x5d80, 0x75},\n\t{0x5d81, 0x75},\n\t{0x5d82, 0x75},\n\t{0x5d83, 0x75},\n\t{0x5d84, 0x75},\n\t{0x5d85, 0x75},\n\t{0x5d86, 0x75},\n\t{0x5d87, 0x75},\n\t{0x5d88, 0x75},\n\t{0x5d89, 0x75},\n\t{0x5d8a, 0x75},\n\t{0x5d8b, 0x75},\n\t{0x5d8c, 0x75},\n\t{0x5d8d, 0x75},\n\t{0x5d8e, 0x75},\n\t{0x5d8f, 0x75},\n\t{0x5d90, 0x75},\n\t{0x5d91, 0x75},\n\t{0x5d92, 0x75},\n\t{0x5d93, 0x75},\n\t{0x5d94, 0x75},\n\t{0x5d95, 0x75},\n\t{0x5d96, 0x75},\n\t{0x5d97, 0x75},\n\t{0x5d98, 0x75},\n\t{0x5d99, 0x75},\n\t{0x5d9a, 0x75},\n\t{0x5d9b, 0x75},\n\t{0x5d9c, 0x75},\n\t{0x5d9d, 0x75},\n\t{0x5d9e, 0x75},\n\t{0x5d9f, 0x75},\n\t{0x5da0, 0x75},\n\t{0x5da1, 0x75},\n\t{0x5da2, 0x75},\n\t{0x5da3, 0x75},\n\t{0x5da4, 0x75},\n\t{0x5da5, 0x75},\n\t{0x5da6, 0x75},\n\t{0x5da7, 0x75},\n\t{0x5da8, 0x75},\n\t{0x5da9, 0x75},\n\t{0x5daa, 0x75},\n\t{0x5dab, 0x75},\n\t{0x5dac, 0x75},\n\t{0x5dad, 0x75},\n\t{0x5dae, 0x75},\n\t{0x5daf, 0x75},\n\t{0x5db0, 0x75},\n\t{0x5db1, 0x75},\n\t{0x5db2, 0x75},\n\t{0x5db3, 0x75},\n\t{0x5db4, 0x75},\n\t{0x5db5, 0x75},\n\t{0x5db6, 0x75},\n\t{0x5db7, 0x75},\n\t{0x5db8, 0x75},\n\t{0x5db9, 0x75},\n\t{0x5dba, 0x75},\n\t{0x5dbb, 0x75},\n\t{0x5dbc, 0x75},\n\t{0x5dbd, 0x75},\n\t{0x5dbe, 0x75},\n\t{0x5dbf, 0x75},\n\t{0x5dc0, 0x75},\n\t{0x5dc1, 0x75},\n\t{0x5dc2, 0x75},\n\t{0x5dc3, 0x75},\n\t{0x5dc4, 0x75},\n\t{0x5dc5, 0x75},\n\t{0x5dc6, 0x75},\n\t{0x5dc7, 0x75},\n\t{0x5dc8, 0x75},\n\t{0x5dc9, 0x75},\n\t{0x5dca, 0x75},\n\t{0x5dcb, 0x75},\n\t{0x5dcc, 0x75},\n\t{0x5dcd, 0x75},\n\t{0x5dce, 0x75},\n\t{0x5dcf, 0x75},\n\t{0x5dd0, 0x75},\n\t{0x5dd1, 0x75},\n\t{0x5dd2, 0x75},\n\t{0x5dd3, 0x75},\n\t{0x5dd4, 0x75},\n\t{0x5dd5, 0x75},\n\t{0x5dd6, 0x75},\n\t{0x5dd7, 0x75},\n\t{0x5dd8, 0x75},\n\t{0x5dd9, 0x75},\n\t{0x5dda, 0x75},\n\t{0x5ddb, 0x75},\n\t{0x5ddc, 0x75},\n\t{0x5ddd, 0x75},\n\t{0x5dde, 0x75},\n\t{0x5ddf, 0x75},\n\t{0x5de0, 0x75},\n\t{0x5de1, 0x75},\n\t{0x5de2, 0x75},\n\t{0x5de3, 0x75},\n\t{0x5de4, 0x75},\n\t{0x5de5, 0x75},\n\t{0x5de6, 0x75},\n\t{0x5de7, 0x75},\n\t{0x5de8, 0x75},\n\t{0x5de9, 0x75},\n\t{0x5dea, 0x75},\n\t{0x5deb, 0x75},\n\t{0x5dec, 0x75},\n\t{0x5ded, 0x75},\n\t{0x5dee, 0x75},\n\t{0x5def, 0x75},\n\t{0x5df0, 0x75},\n\t{0x5df1, 0x75},\n\t{0x5df2, 0x75},\n\t{0x5df3, 0x75},\n\t{0x5df4, 0x75},\n\t{0x5df5, 0x75},\n\t{0x5df6, 0x75},\n\t{0x5df7, 0x75},\n\t{0x5df8, 0x75},\n\t{0x5df9, 0x75},\n\t{0x5dfa, 0x75},\n\t{0x5dfb, 0x75},\n\t{0x5dfc, 0x75},\n\t{0x5dfd, 0x75},\n\t{0x5dfe, 0x75},\n\t{0x5dff, 0x75},\n\t{0x5e00, 0x75},\n\t{0x5e01, 0x75},\n\t{0x5e02, 0x75},\n\t{0x5e03, 0x75},\n\t{0x5e04, 0x75},\n\t{0x5e05, 0x75},\n\t{0x5e06, 0x75},\n\t{0x5e07, 0x75},\n\t{0x5e08, 0x75},\n\t{0x5e09, 0x75},\n\t{0x5e0a, 0x75},\n\t{0x5e0b, 0x75},\n\t{0x5e0c, 0x75},\n\t{0x5e0d, 0x75},\n\t{0x5e0e, 0x75},\n\t{0x5e0f, 0x75},\n\t{0x5e10, 0x75},\n\t{0x5e11, 0x75},\n\t{0x5e12, 0x75},\n\t{0x5e13, 0x75},\n\t{0x5e14, 0x75},\n\t{0x5e15, 0x75},\n\t{0x5e16, 0x75},\n\t{0x5e17, 0x75},\n\t{0x5e18, 0x75},\n\t{0x5e19, 0x75},\n\t{0x5e1a, 0x75},\n\t{0x5e1b, 0x75},\n\t{0x5e1c, 0x75},\n\t{0x5e1d, 0x75},\n\t{0x5e1e, 0x75},\n\t{0x5e1f, 0x75},\n\t{0x5e20, 0x75},\n\t{0x5e21, 0x75},\n\t{0x5e22, 0x75},\n\t{0x5e23, 0x75},\n\t{0x5e24, 0x75},\n\t{0x5e25, 0x75},\n\t{0x5e26, 0x75},\n\t{0x5e27, 0x75},\n\t{0x5e28, 0x75},\n\t{0x5e29, 0x75},\n\t{0x5e2a, 0x75},\n\t{0x5e2b, 0x75},\n\t{0x5e2c, 0x75},\n\t{0x5e2d, 0x75},\n\t{0x5e2e, 0x75},\n\t{0x5e2f, 0x75},\n\t{0x5e30, 0x75},\n\t{0x5e31, 0x75},\n\t{0x5e32, 0x75},\n\t{0x5e33, 0x75},\n\t{0x5e34, 0x75},\n\t{0x5e35, 0x75},\n\t{0x5e36, 0x75},\n\t{0x5e37, 0x75},\n\t{0x5e38, 0x75},\n\t{0x5e39, 0x75},\n\t{0x5e3a, 0x75},\n\t{0x5e3b, 0x75},\n\t{0x5e3c, 0x75},\n\t{0x5e3d, 0x75},\n\t{0x5e3e, 0x75},\n\t{0x5e3f, 0x75},\n\t{0x5e40, 0x75},\n\t{0x5e41, 0x75},\n\t{0x5e42, 0x75},\n\t{0x5e43, 0x75},\n\t{0x5e44, 0x75},\n\t{0x5e45, 0x75},\n\t{0x5e46, 0x75},\n\t{0x5e47, 0x75},\n\t{0x5e48, 0x75},\n\t{0x5e49, 0x75},\n\t{0x5e4a, 0x75},\n\t{0x5e4b, 0x75},\n\t{0x5e4c, 0x75},\n\t{0x5e4d, 0x75},\n\t{0x5e4e, 0x75},\n\t{0x5e4f, 0x75},\n\t{0x5e50, 0x75},\n\t{0x5e51, 0x75},\n\t{0x5e52, 0x75},\n\t{0x5e53, 0x75},\n\t{0x5e54, 0x75},\n\t{0x5e55, 0x75},\n\t{0x5e56, 0x75},\n\t{0x5e57, 0x75},\n\t{0x5e58, 0x75},\n\t{0x5e59, 0x75},\n\t{0x5e5a, 0x75},\n\t{0x5e5b, 0x75},\n\t{0x5e5c, 0x75},\n\t{0x5e5d, 0x75},\n\t{0x5e5e, 0x75},\n\t{0x5e5f, 0x75},\n\t{0x5e60, 0x75},\n\t{0x5e61, 0x75},\n\t{0x5e62, 0x75},\n\t{0x5e63, 0x75},\n\t{0x5e64, 0x75},\n\t{0x5e65, 0x75},\n\t{0x5e66, 0x75},\n\t{0x5e67, 0x75},\n\t{0x5e68, 0x75},\n\t{0x5e69, 0x75},\n\t{0x5e6a, 0x75},\n\t{0x5e6b, 0x75},\n\t{0x5e6c, 0x75},\n\t{0x5e6d, 0x75},\n\t{0x5e6e, 0x75},\n\t{0x5e6f, 0x75},\n\t{0x5e70, 0x75},\n\t{0x5e71, 0x75},\n\t{0x5e72, 0x75},\n\t{0x5e73, 0x75},\n\t{0x5e74, 0x75},\n\t{0x5e75, 0x75},\n\t{0x5e76, 0x75},\n\t{0x5e77, 0x75},\n\t{0x5e78, 0x75},\n\t{0x5e79, 0x75},\n\t{0x5e7a, 0x75},\n\t{0x5e7b, 0x75},\n\t{0x5e7c, 0x75},\n\t{0x5e7d, 0x75},\n\t{0x5e7e, 0x75},\n\t{0x5e7f, 0x75},\n\t{0x5e80, 0x75},\n\t{0x5e81, 0x75},\n\t{0x5e82, 0x75},\n\t{0x5e83, 0x75},\n\t{0x5e84, 0x75},\n\t{0x5e85, 0x75},\n\t{0x5e86, 0x75},\n\t{0x5e87, 0x75},\n\t{0x5e88, 0x75},\n\t{0x5e89, 0x75},\n\t{0x5e8a, 0x75},\n\t{0x5e8b, 0x75},\n\t{0x5e8c, 0x75},\n\t{0x5e8d, 0x75},\n\t{0x5e8e, 0x75},\n\t{0x5e8f, 0x75},\n\t{0x5e90, 0x75},\n\t{0x5e91, 0x75},\n\t{0x5e92, 0x75},\n\t{0x5e93, 0x75},\n\t{0x5e94, 0x75},\n\t{0x5e95, 0x75},\n\t{0x5e96, 0x75},\n\t{0x5e97, 0x75},\n\t{0x5e98, 0x75},\n\t{0x5e99, 0x75},\n\t{0x5e9a, 0x75},\n\t{0x5e9b, 0x75},\n\t{0x5e9c, 0x75},\n\t{0x5e9d, 0x75},\n\t{0x5e9e, 0x75},\n\t{0x5e9f, 0x75},\n\t{0x5ea0, 0x75},\n\t{0x5ea1, 0x75},\n\t{0x5ea2, 0x75},\n\t{0x5ea3, 0x75},\n\t{0x5ea4, 0x75},\n\t{0x5ea5, 0x75},\n\t{0x5ea6, 0x75},\n\t{0x5ea7, 0x75},\n\t{0x5ea8, 0x75},\n\t{0x5ea9, 0x75},\n\t{0x5eaa, 0x75},\n\t{0x5eab, 0x75},\n\t{0x5eac, 0x75},\n\t{0x5ead, 0x75},\n\t{0x5eae, 0x75},\n\t{0x5eaf, 0x75},\n\t{0x5eb0, 0x75},\n\t{0x5eb1, 0x75},\n\t{0x5eb2, 0x75},\n\t{0x5eb3, 0x75},\n\t{0x5eb4, 0x75},\n\t{0x5eb5, 0x75},\n\t{0x5eb6, 0x75},\n\t{0x5eb7, 0x75},\n\t{0x5eb8, 0x75},\n\t{0x5eb9, 0x75},\n\t{0x5eba, 0x75},\n\t{0x5ebb, 0x75},\n\t{0x5ebc, 0x75},\n\t{0x5ebd, 0x75},\n\t{0x5ebe, 0x75},\n\t{0x5ebf, 0x75},\n\t{0x5ec0, 0x75},\n\t{0x5ec1, 0x75},\n\t{0x5ec2, 0x75},\n\t{0x5ec3, 0x75},\n\t{0x5ec4, 0x75},\n\t{0x5ec5, 0x75},\n\t{0x5ec6, 0x75},\n\t{0x5ec7, 0x75},\n\t{0x5ec8, 0x75},\n\t{0x5ec9, 0x75},\n\t{0x5eca, 0x75},\n\t{0x5ecb, 0x75},\n\t{0x5ecc, 0x75},\n\t{0x5ecd, 0x75},\n\t{0x5ece, 0x75},\n\t{0x5ecf, 0x75},\n\t{0x5ed0, 0x75},\n\t{0x5ed1, 0x75},\n\t{0x5ed2, 0x75},\n\t{0x5ed3, 0x75},\n\t{0x5ed4, 0x75},\n\t{0x5ed5, 0x75},\n\t{0x5ed6, 0x75},\n\t{0x5ed7, 0x75},\n\t{0x5ed8, 0x75},\n\t{0x5ed9, 0x75},\n\t{0x5eda, 0x75},\n\t{0x5edb, 0x75},\n\t{0x5edc, 0x75},\n\t{0x5edd, 0x75},\n\t{0x5ede, 0x75},\n\t{0x5edf, 0x75},\n\t{0x5ee0, 0x75},\n\t{0x5ee1, 0x75},\n\t{0x5ee2, 0x75},\n\t{0x5ee3, 0x75},\n\t{0x5ee4, 0x75},\n\t{0x5ee5, 0x75},\n\t{0x5ee6, 0x75},\n\t{0x5ee7, 0x75},\n\t{0x5ee8, 0x75},\n\t{0x5ee9, 0x75},\n\t{0x5eea, 0x75},\n\t{0x5eeb, 0x75},\n\t{0x5eec, 0x75},\n\t{0x5eed, 0x75},\n\t{0x5eee, 0x75},\n\t{0x5eef, 0x75},\n\t{0x5ef0, 0x75},\n\t{0x5ef1, 0x75},\n\t{0x5ef2, 0x75},\n\t{0x5ef3, 0x75},\n\t{0x5ef4, 0x75},\n\t{0x5ef5, 0x75},\n\t{0x5ef6, 0x75},\n\t{0x5ef7, 0x75},\n\t{0x5ef8, 0x75},\n\t{0x5ef9, 0x75},\n\t{0x5efa, 0x75},\n\t{0x5efb, 0x75},\n\t{0x5efc, 0x75},\n\t{0x5efd, 0x75},\n\t{0x5efe, 0x75},\n\t{0x5eff, 0x75},\n\t{0x5f00, 0x75},\n\t{0x5f01, 0x75},\n\t{0x5f02, 0x75},\n\t{0x5f03, 0x75},\n\t{0x5f04, 0x75},\n\t{0x5f05, 0x75},\n\t{0x5f06, 0x75},\n\t{0x5f07, 0x75},\n\t{0x5f08, 0x75},\n\t{0x5f09, 0x75},\n\t{0x5f0a, 0x75},\n\t{0x5f0b, 0x75},\n\t{0x5f0c, 0x75},\n\t{0x5f0d, 0x75},\n\t{0x5f0e, 0x75},\n\t{0x5f0f, 0x75},\n\t{0x5f10, 0x75},\n\t{0x5f11, 0x75},\n\t{0x5f12, 0x75},\n\t{0x5f13, 0x75},\n\t{0x5f14, 0x75},\n\t{0x5f15, 0x75},\n\t{0x5f16, 0x75},\n\t{0x5f17, 0x75},\n\t{0x5f18, 0x75},\n\t{0x5f19, 0x75},\n\t{0x5f1a, 0x75},\n\t{0x5f1b, 0x75},\n\t{0x5f1c, 0x75},\n\t{0x5f1d, 0x75},\n\t{0x5f1e, 0x75},\n\t{0x5f1f, 0x75},\n};\n\nstatic const struct ov08x40_reg mode_1928x1208_regs[] = {\n\t{0x5000, 0x55},\n\t{0x5001, 0x00},\n\t{0x5008, 0xb0},\n\t{0x50c1, 0x00},\n\t{0x53c1, 0x00},\n\t{0x5f40, 0x00},\n\t{0x5f41, 0x40},\n\t{0x0300, 0x3a},\n\t{0x0301, 0xc8},\n\t{0x0302, 0x31},\n\t{0x0303, 0x03},\n\t{0x0304, 0x01},\n\t{0x0305, 0xa1},\n\t{0x0306, 0x04},\n\t{0x0307, 0x01},\n\t{0x0308, 0x03},\n\t{0x0309, 0x03},\n\t{0x0310, 0x0a},\n\t{0x0311, 0x02},\n\t{0x0312, 0x01},\n\t{0x0313, 0x08},\n\t{0x0314, 0x66},\n\t{0x0315, 0x00},\n\t{0x0316, 0x34},\n\t{0x0320, 0x02},\n\t{0x0321, 0x03},\n\t{0x0323, 0x05},\n\t{0x0324, 0x01},\n\t{0x0325, 0xb8},\n\t{0x0326, 0x4a},\n\t{0x0327, 0x04},\n\t{0x0329, 0x00},\n\t{0x032a, 0x05},\n\t{0x032b, 0x00},\n\t{0x032c, 0x00},\n\t{0x032d, 0x00},\n\t{0x032e, 0x02},\n\t{0x032f, 0xa0},\n\t{0x0350, 0x00},\n\t{0x0360, 0x01},\n\t{0x1216, 0x60},\n\t{0x1217, 0x5b},\n\t{0x1218, 0x00},\n\t{0x1220, 0x24},\n\t{0x198a, 0x00},\n\t{0x198b, 0x01},\n\t{0x198e, 0x00},\n\t{0x198f, 0x01},\n\t{0x3009, 0x04},\n\t{0x3012, 0x41},\n\t{0x3015, 0x00},\n\t{0x3016, 0xb0},\n\t{0x3017, 0xf0},\n\t{0x3018, 0xf0},\n\t{0x3019, 0xd2},\n\t{0x301a, 0xb0},\n\t{0x301c, 0x81},\n\t{0x301d, 0x02},\n\t{0x301e, 0x80},\n\t{0x3022, 0xf0},\n\t{0x3025, 0x89},\n\t{0x3030, 0x03},\n\t{0x3044, 0xc2},\n\t{0x3050, 0x35},\n\t{0x3051, 0x60},\n\t{0x3052, 0x25},\n\t{0x3053, 0x00},\n\t{0x3054, 0x00},\n\t{0x3055, 0x02},\n\t{0x3056, 0x80},\n\t{0x3057, 0x80},\n\t{0x3058, 0x80},\n\t{0x3059, 0x00},\n\t{0x3107, 0x86},\n\t{0x3400, 0x1c},\n\t{0x3401, 0x80},\n\t{0x3402, 0x8c},\n\t{0x3419, 0x08},\n\t{0x341a, 0xaf},\n\t{0x341b, 0x30},\n\t{0x3420, 0x00},\n\t{0x3421, 0x00},\n\t{0x3422, 0x00},\n\t{0x3423, 0x00},\n\t{0x3424, 0x00},\n\t{0x3425, 0x00},\n\t{0x3426, 0x00},\n\t{0x3427, 0x00},\n\t{0x3428, 0x0f},\n\t{0x3429, 0x00},\n\t{0x342a, 0x00},\n\t{0x342b, 0x00},\n\t{0x342c, 0x00},\n\t{0x342d, 0x00},\n\t{0x342e, 0x00},\n\t{0x342f, 0x11},\n\t{0x3430, 0x11},\n\t{0x3431, 0x10},\n\t{0x3432, 0x00},\n\t{0x3433, 0x00},\n\t{0x3434, 0x00},\n\t{0x3435, 0x00},\n\t{0x3436, 0x00},\n\t{0x3437, 0x00},\n\t{0x3442, 0x02},\n\t{0x3443, 0x02},\n\t{0x3444, 0x07},\n\t{0x3450, 0x00},\n\t{0x3451, 0x00},\n\t{0x3452, 0x18},\n\t{0x3453, 0x18},\n\t{0x3454, 0x00},\n\t{0x3455, 0x80},\n\t{0x3456, 0x08},\n\t{0x3500, 0x00},\n\t{0x3501, 0x02},\n\t{0x3502, 0x00},\n\t{0x3504, 0x4c},\n\t{0x3506, 0x30},\n\t{0x3507, 0x00},\n\t{0x3508, 0x01},\n\t{0x3509, 0x00},\n\t{0x350a, 0x01},\n\t{0x350b, 0x00},\n\t{0x350c, 0x00},\n\t{0x3540, 0x00},\n\t{0x3541, 0x01},\n\t{0x3542, 0x00},\n\t{0x3544, 0x4c},\n\t{0x3546, 0x30},\n\t{0x3547, 0x00},\n\t{0x3548, 0x01},\n\t{0x3549, 0x00},\n\t{0x354a, 0x01},\n\t{0x354b, 0x00},\n\t{0x354c, 0x00},\n\t{0x3688, 0x02},\n\t{0x368a, 0x2e},\n\t{0x368e, 0x71},\n\t{0x3696, 0xd1},\n\t{0x3699, 0x00},\n\t{0x369a, 0x00},\n\t{0x36a4, 0x00},\n\t{0x36a6, 0x00},\n\t{0x3711, 0x00},\n\t{0x3712, 0x50},\n\t{0x3713, 0x00},\n\t{0x3714, 0x21},\n\t{0x3716, 0x00},\n\t{0x3718, 0x07},\n\t{0x371a, 0x1c},\n\t{0x371b, 0x00},\n\t{0x3720, 0x08},\n\t{0x3725, 0x32},\n\t{0x3727, 0x05},\n\t{0x3760, 0x02},\n\t{0x3761, 0x28},\n\t{0x3762, 0x02},\n\t{0x3763, 0x02},\n\t{0x3764, 0x02},\n\t{0x3765, 0x2c},\n\t{0x3766, 0x04},\n\t{0x3767, 0x2c},\n\t{0x3768, 0x02},\n\t{0x3769, 0x00},\n\t{0x376b, 0x20},\n\t{0x376e, 0x07},\n\t{0x37b0, 0x01},\n\t{0x37b1, 0x0f},\n\t{0x37b2, 0x01},\n\t{0x37b3, 0xd6},\n\t{0x37b4, 0x01},\n\t{0x37b5, 0x48},\n\t{0x37b6, 0x02},\n\t{0x37b7, 0x40},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x0f},\n\t{0x3805, 0x1f},\n\t{0x3806, 0x09},\n\t{0x3807, 0x7f},\n\t{0x3808, 0x07},\n\t{0x3809, 0x88},\n\t{0x380a, 0x04},\n\t{0x380b, 0xb8},\n\t{0x380c, 0x02},\n\t{0x380d, 0xd0},\n\t{0x380e, 0x11},\n\t{0x380f, 0x5c},\n\t{0x3810, 0x00},\n\t{0x3811, 0x04},\n\t{0x3812, 0x00},\n\t{0x3813, 0x03},\n\t{0x3814, 0x11},\n\t{0x3815, 0x11},\n\t{0x3820, 0x02},\n\t{0x3821, 0x14},\n\t{0x3822, 0x00},\n\t{0x3823, 0x04},\n\t{0x3828, 0x0f},\n\t{0x382a, 0x80},\n\t{0x382e, 0x41},\n\t{0x3837, 0x08},\n\t{0x383a, 0x81},\n\t{0x383b, 0x81},\n\t{0x383c, 0x11},\n\t{0x383d, 0x11},\n\t{0x383e, 0x00},\n\t{0x383f, 0x38},\n\t{0x3840, 0x00},\n\t{0x3847, 0x00},\n\t{0x384a, 0x00},\n\t{0x384c, 0x02},\n\t{0x384d, 0xd0},\n\t{0x3856, 0x50},\n\t{0x3857, 0x30},\n\t{0x3858, 0x80},\n\t{0x3859, 0x40},\n\t{0x3860, 0x00},\n\t{0x3888, 0x00},\n\t{0x3889, 0x00},\n\t{0x388a, 0x00},\n\t{0x388b, 0x00},\n\t{0x388c, 0x00},\n\t{0x388d, 0x00},\n\t{0x388e, 0x00},\n\t{0x388f, 0x00},\n\t{0x3894, 0x00},\n\t{0x3895, 0x00},\n\t{0x3c84, 0x00},\n\t{0x3d85, 0x8b},\n\t{0x3daa, 0x80},\n\t{0x3dab, 0x14},\n\t{0x3dac, 0x80},\n\t{0x3dad, 0xc8},\n\t{0x3dae, 0x81},\n\t{0x3daf, 0x7b},\n\t{0x3f00, 0x10},\n\t{0x3f01, 0x11},\n\t{0x3f06, 0x0d},\n\t{0x3f07, 0x0b},\n\t{0x3f08, 0x0d},\n\t{0x3f09, 0x0b},\n\t{0x3f0a, 0x01},\n\t{0x3f0b, 0x11},\n\t{0x3f0c, 0x33},\n\t{0x4001, 0x07},\n\t{0x4007, 0x20},\n\t{0x4008, 0x00},\n\t{0x4009, 0x05},\n\t{0x400a, 0x00},\n\t{0x400b, 0x04},\n\t{0x400c, 0x00},\n\t{0x400d, 0x04},\n\t{0x400e, 0x14},\n\t{0x4010, 0xf4},\n\t{0x4011, 0x03},\n\t{0x4012, 0x55},\n\t{0x4015, 0x00},\n\t{0x4016, 0x27},\n\t{0x4017, 0x00},\n\t{0x4018, 0x0f},\n\t{0x401b, 0x08},\n\t{0x401c, 0x00},\n\t{0x401d, 0x10},\n\t{0x401e, 0x02},\n\t{0x401f, 0x00},\n\t{0x4050, 0x06},\n\t{0x4051, 0xff},\n\t{0x4052, 0xff},\n\t{0x4053, 0xff},\n\t{0x4054, 0xff},\n\t{0x4055, 0xff},\n\t{0x4056, 0xff},\n\t{0x4057, 0x7f},\n\t{0x4058, 0x00},\n\t{0x4059, 0x00},\n\t{0x405a, 0x00},\n\t{0x405b, 0x00},\n\t{0x405c, 0x07},\n\t{0x405d, 0xff},\n\t{0x405e, 0x07},\n\t{0x405f, 0xff},\n\t{0x4080, 0x78},\n\t{0x4081, 0x78},\n\t{0x4082, 0x78},\n\t{0x4083, 0x78},\n\t{0x4019, 0x00},\n\t{0x401a, 0x40},\n\t{0x4020, 0x04},\n\t{0x4021, 0x00},\n\t{0x4022, 0x04},\n\t{0x4023, 0x00},\n\t{0x4024, 0x04},\n\t{0x4025, 0x00},\n\t{0x4026, 0x04},\n\t{0x4027, 0x00},\n\t{0x4030, 0x00},\n\t{0x4031, 0x00},\n\t{0x4032, 0x00},\n\t{0x4033, 0x00},\n\t{0x4034, 0x00},\n\t{0x4035, 0x00},\n\t{0x4036, 0x00},\n\t{0x4037, 0x00},\n\t{0x4040, 0x00},\n\t{0x4041, 0x80},\n\t{0x4042, 0x00},\n\t{0x4043, 0x80},\n\t{0x4044, 0x00},\n\t{0x4045, 0x80},\n\t{0x4046, 0x00},\n\t{0x4047, 0x80},\n\t{0x4060, 0x00},\n\t{0x4061, 0x00},\n\t{0x4062, 0x00},\n\t{0x4063, 0x00},\n\t{0x4064, 0x00},\n\t{0x4065, 0x00},\n\t{0x4066, 0x00},\n\t{0x4067, 0x00},\n\t{0x4068, 0x00},\n\t{0x4069, 0x00},\n\t{0x406a, 0x00},\n\t{0x406b, 0x00},\n\t{0x406c, 0x00},\n\t{0x406d, 0x00},\n\t{0x406e, 0x00},\n\t{0x406f, 0x00},\n\t{0x4070, 0x00},\n\t{0x4071, 0x00},\n\t{0x4072, 0x00},\n\t{0x4073, 0x00},\n\t{0x4074, 0x00},\n\t{0x4075, 0x00},\n\t{0x4076, 0x00},\n\t{0x4077, 0x00},\n\t{0x4078, 0x00},\n\t{0x4079, 0x00},\n\t{0x407a, 0x00},\n\t{0x407b, 0x00},\n\t{0x407c, 0x00},\n\t{0x407d, 0x00},\n\t{0x407e, 0x00},\n\t{0x407f, 0x00},\n\t{0x40e0, 0x00},\n\t{0x40e1, 0x00},\n\t{0x40e2, 0x00},\n\t{0x40e3, 0x00},\n\t{0x40e4, 0x00},\n\t{0x40e5, 0x00},\n\t{0x40e6, 0x00},\n\t{0x40e7, 0x00},\n\t{0x40e8, 0x00},\n\t{0x40e9, 0x80},\n\t{0x40ea, 0x00},\n\t{0x40eb, 0x80},\n\t{0x40ec, 0x00},\n\t{0x40ed, 0x80},\n\t{0x40ee, 0x00},\n\t{0x40ef, 0x80},\n\t{0x40f0, 0x02},\n\t{0x40f1, 0x04},\n\t{0x4300, 0x00},\n\t{0x4301, 0x00},\n\t{0x4302, 0x00},\n\t{0x4303, 0x00},\n\t{0x4304, 0x00},\n\t{0x4305, 0x00},\n\t{0x4306, 0x00},\n\t{0x4307, 0x00},\n\t{0x4308, 0x00},\n\t{0x4309, 0x00},\n\t{0x430a, 0x00},\n\t{0x430b, 0xff},\n\t{0x430c, 0xff},\n\t{0x430d, 0x00},\n\t{0x430e, 0x00},\n\t{0x4315, 0x00},\n\t{0x4316, 0x00},\n\t{0x4317, 0x00},\n\t{0x4318, 0x00},\n\t{0x4319, 0x00},\n\t{0x431a, 0x00},\n\t{0x431b, 0x00},\n\t{0x431c, 0x00},\n\t{0x4500, 0x07},\n\t{0x4501, 0x10},\n\t{0x4502, 0x00},\n\t{0x4503, 0x0f},\n\t{0x4504, 0x80},\n\t{0x4506, 0x01},\n\t{0x4509, 0x05},\n\t{0x450c, 0x00},\n\t{0x450d, 0x20},\n\t{0x450e, 0x00},\n\t{0x450f, 0x00},\n\t{0x4510, 0x00},\n\t{0x4523, 0x00},\n\t{0x4526, 0x00},\n\t{0x4542, 0x00},\n\t{0x4543, 0x00},\n\t{0x4544, 0x00},\n\t{0x4545, 0x00},\n\t{0x4546, 0x00},\n\t{0x4547, 0x10},\n\t{0x4602, 0x00},\n\t{0x4603, 0x15},\n\t{0x460b, 0x07},\n\t{0x4680, 0x11},\n\t{0x4686, 0x00},\n\t{0x4687, 0x00},\n\t{0x4700, 0x00},\n\t{0x4800, 0x64},\n\t{0x4806, 0x40},\n\t{0x480b, 0x10},\n\t{0x480c, 0x80},\n\t{0x480f, 0x32},\n\t{0x4813, 0xe4},\n\t{0x4837, 0x14},\n\t{0x4850, 0x42},\n\t{0x4884, 0x04},\n\t{0x4c00, 0xf8},\n\t{0x4c01, 0x44},\n\t{0x4c03, 0x00},\n\t{0x4d00, 0x00},\n\t{0x4d01, 0x16},\n\t{0x4d04, 0x10},\n\t{0x4d05, 0x00},\n\t{0x4d06, 0x0c},\n\t{0x4d07, 0x00},\n\t{0x3d84, 0x04},\n\t{0x3680, 0xa4},\n\t{0x3682, 0x80},\n\t{0x3601, 0x40},\n\t{0x3602, 0x90},\n\t{0x3608, 0x0a},\n\t{0x3938, 0x09},\n\t{0x3a74, 0x84},\n\t{0x3a99, 0x84},\n\t{0x3ab9, 0xa6},\n\t{0x3aba, 0xba},\n\t{0x3b12, 0x84},\n\t{0x3b14, 0xbb},\n\t{0x3b15, 0xbf},\n\t{0x3a29, 0x26},\n\t{0x3a1f, 0x8a},\n\t{0x3a22, 0x91},\n\t{0x3a25, 0x96},\n\t{0x3a28, 0xb4},\n\t{0x3a2b, 0xba},\n\t{0x3a2e, 0xbf},\n\t{0x3a31, 0xc1},\n\t{0x3a20, 0x05},\n\t{0x3939, 0x6b},\n\t{0x3902, 0x10},\n\t{0x3903, 0x10},\n\t{0x3904, 0x10},\n\t{0x3905, 0x10},\n\t{0x3906, 0x01},\n\t{0x3907, 0x0b},\n\t{0x3908, 0x10},\n\t{0x3909, 0x13},\n\t{0x360f, 0x99},\n\t{0x390b, 0x11},\n\t{0x390c, 0x21},\n\t{0x390d, 0x32},\n\t{0x390e, 0x76},\n\t{0x3911, 0x90},\n\t{0x3913, 0x90},\n\t{0x3b3f, 0x9d},\n\t{0x3b45, 0x9d},\n\t{0x3b1b, 0xc9},\n\t{0x3b21, 0xc9},\n\t{0x3a1a, 0x1c},\n\t{0x3a23, 0x15},\n\t{0x3a26, 0x17},\n\t{0x3a2c, 0x50},\n\t{0x3a2f, 0x18},\n\t{0x3a32, 0x4f},\n\t{0x3ace, 0x01},\n\t{0x3ad2, 0x01},\n\t{0x3ad6, 0x01},\n\t{0x3ada, 0x01},\n\t{0x3ade, 0x01},\n\t{0x3ae2, 0x01},\n\t{0x3aee, 0x01},\n\t{0x3af2, 0x01},\n\t{0x3af6, 0x01},\n\t{0x3afa, 0x01},\n\t{0x3afe, 0x01},\n\t{0x3b02, 0x01},\n\t{0x3b06, 0x01},\n\t{0x3b0a, 0x01},\n\t{0x3b0b, 0x00},\n\t{0x3b0e, 0x01},\n\t{0x3b0f, 0x00},\n\t{0x392c, 0x02},\n\t{0x392d, 0x01},\n\t{0x392e, 0x04},\n\t{0x392f, 0x03},\n\t{0x3930, 0x09},\n\t{0x3931, 0x07},\n\t{0x3932, 0x10},\n\t{0x3933, 0x0d},\n\t{0x3609, 0x08},\n\t{0x3921, 0x0f},\n\t{0x3928, 0x15},\n\t{0x3929, 0x2a},\n\t{0x392a, 0x52},\n\t{0x392b, 0xa3},\n\t{0x340b, 0x1b},\n\t{0x3426, 0x10},\n\t{0x3407, 0x01},\n\t{0x3404, 0x01},\n\t{0x3500, 0x00},\n\t{0x3501, 0x08},\n\t{0x3502, 0x10},\n\t{0x3508, 0x04},\n\t{0x3509, 0x00},\n};\n\nstatic const char * const ov08x40_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Vertical Color Bar Type 1\",\n\t\"Vertical Color Bar Type 2\",\n\t\"Vertical Color Bar Type 3\",\n\t\"Vertical Color Bar Type 4\"\n};\n\n \n#define OV08X40_LINK_FREQ_400MHZ\t400000000ULL\n\n#define OV08X40_EXT_CLK\t\t\t19200000\n#define OV08X40_DATA_LANES\t\t4\n\n \nstatic u64 link_freq_to_pixel_rate(u64 f)\n{\n\tf *= 2 * OV08X40_DATA_LANES;\n\tdo_div(f, 10);\n\n\treturn f;\n}\n\n \nstatic const s64 link_freq_menu_items[] = {\n\tOV08X40_LINK_FREQ_400MHZ,\n};\n\n \nstatic const struct ov08x40_link_freq_config link_freq_configs[] = {\n\t[OV08X40_LINK_FREQ_400MHZ_INDEX] = {\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_800mbps),\n\t\t\t.regs = mipi_data_rate_800mbps,\n\t\t}\n\t},\n};\n\n \nstatic const struct ov08x40_mode supported_modes[] = {\n\t{\n\t\t.width = 3856,\n\t\t.height = 2416,\n\t\t.vts_def = OV08X40_VTS_30FPS,\n\t\t.vts_min = OV08X40_VTS_30FPS,\n\t\t.hts = 640,\n\t\t.lanes = 4,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_3856x2416_regs),\n\t\t\t.regs = mode_3856x2416_regs,\n\t\t},\n\t\t.link_freq_index = OV08X40_LINK_FREQ_400MHZ_INDEX,\n\t},\n\t{\n\t\t.width = 1928,\n\t\t.height = 1208,\n\t\t.vts_def = OV08X40_VTS_BIN_30FPS,\n\t\t.vts_min = OV08X40_VTS_BIN_30FPS,\n\t\t.hts = 720,\n\t\t.lanes = 4,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1928x1208_regs),\n\t\t\t.regs = mode_1928x1208_regs,\n\t\t},\n\t\t.link_freq_index = OV08X40_LINK_FREQ_400MHZ_INDEX,\n\t},\n};\n\nstruct ov08x40 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct ov08x40_mode *cur_mode;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n};\n\n#define to_ov08x40(_sd)\tcontainer_of(_sd, struct ov08x40, sd)\n\n \nstatic int ov08x40_read_reg(struct ov08x40 *ov08x,\n\t\t\t    u16 reg, u32 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08x->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 *data_be_p;\n\tint ret;\n\t__be32 data_be = 0;\n\t__be16 reg_addr_be = cpu_to_be16(reg);\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tdata_be_p = (u8 *)&data_be;\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = 2;\n\tmsgs[0].buf = (u8 *)&reg_addr_be;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_be_p[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = be32_to_cpu(data_be);\n\n\treturn 0;\n}\n\n \nstatic int ov08x40_write_reg(struct ov08x40 *ov08x,\n\t\t\t     u16 reg, u32 len, u32 __val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08x->sd);\n\tint buf_i, val_i;\n\tu8 buf[6], *val_p;\n\t__be32 val;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tbuf[0] = reg >> 8;\n\tbuf[1] = reg & 0xff;\n\n\tval = cpu_to_be32(__val);\n\tval_p = (u8 *)&val;\n\tbuf_i = 2;\n\tval_i = 4 - len;\n\n\twhile (val_i < 4)\n\t\tbuf[buf_i++] = val_p[val_i++];\n\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\n \nstatic int ov08x40_write_regs(struct ov08x40 *ov08x,\n\t\t\t      const struct ov08x40_reg *regs, u32 len)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08x->sd);\n\tint ret;\n\tu32 i;\n\n\tfor (i = 0; i < len; i++) {\n\t\tret = ov08x40_write_reg(ov08x, regs[i].address, 1,\n\t\t\t\t\tregs[i].val);\n\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t\t    \"Failed to write reg 0x%4.4x. error = %d\\n\",\n\t\t\t\t\t    regs[i].address, ret);\n\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ov08x40_write_reg_list(struct ov08x40 *ov08x,\n\t\t\t\t  const struct ov08x40_reg_list *r_list)\n{\n\treturn ov08x40_write_regs(ov08x, r_list->regs, r_list->num_of_regs);\n}\n\nstatic int ov08x40_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tconst struct ov08x40_mode *default_mode = &supported_modes[0];\n\tstruct ov08x40 *ov08x = to_ov08x40(sd);\n\tstruct v4l2_mbus_framefmt *try_fmt =\n\t\tv4l2_subdev_get_try_format(sd, fh->state, 0);\n\n\tmutex_lock(&ov08x->mutex);\n\n\t \n\ttry_fmt->width = default_mode->width;\n\ttry_fmt->height = default_mode->height;\n\ttry_fmt->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\ttry_fmt->field = V4L2_FIELD_NONE;\n\n\t \n\tmutex_unlock(&ov08x->mutex);\n\n\treturn 0;\n}\n\nstatic int ov08x40_update_digital_gain(struct ov08x40 *ov08x, u32 d_gain)\n{\n\tint ret;\n\tu32 val;\n\n\t \n\n\tval = (d_gain & OV08X40_DGTL_GAIN_L_MASK) << OV08X40_DGTL_GAIN_L_SHIFT;\n\tret = ov08x40_write_reg(ov08x, OV08X40_REG_DGTL_GAIN_L,\n\t\t\t\tOV08X40_REG_VALUE_08BIT, val);\n\tif (ret)\n\t\treturn ret;\n\n\tval = (d_gain >> OV08X40_DGTL_GAIN_M_SHIFT) & OV08X40_DGTL_GAIN_M_MASK;\n\tret = ov08x40_write_reg(ov08x, OV08X40_REG_DGTL_GAIN_M,\n\t\t\t\tOV08X40_REG_VALUE_08BIT, val);\n\tif (ret)\n\t\treturn ret;\n\n\tval = (d_gain >> OV08X40_DGTL_GAIN_H_SHIFT) & OV08X40_DGTL_GAIN_H_MASK;\n\n\treturn ov08x40_write_reg(ov08x, OV08X40_REG_DGTL_GAIN_H,\n\t\t\t\t OV08X40_REG_VALUE_08BIT, val);\n}\n\nstatic int ov08x40_enable_test_pattern(struct ov08x40 *ov08x, u32 pattern)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov08x40_read_reg(ov08x, OV08X40_REG_TEST_PATTERN,\n\t\t\t       OV08X40_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (pattern) {\n\t\tret = ov08x40_read_reg(ov08x, OV08X40_REG_ISP,\n\t\t\t\t       OV08X40_REG_VALUE_08BIT, &val);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\tret = ov08x40_write_reg(ov08x, OV08X40_REG_ISP,\n\t\t\t\t\tOV08X40_REG_VALUE_08BIT,\n\t\t\t\t\tval | BIT(1));\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\tret = ov08x40_read_reg(ov08x, OV08X40_REG_SHORT_TEST_PATTERN,\n\t\t\t\t       OV08X40_REG_VALUE_08BIT, &val);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\tret = ov08x40_write_reg(ov08x, OV08X40_REG_SHORT_TEST_PATTERN,\n\t\t\t\t\tOV08X40_REG_VALUE_08BIT,\n\t\t\t\t\tval | BIT(0));\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\tret = ov08x40_read_reg(ov08x, OV08X40_REG_TEST_PATTERN,\n\t\t\t\t       OV08X40_REG_VALUE_08BIT, &val);\n\t\tif (ret)\n\t\t\treturn ret;\n\n\t\tval &= OV08X40_TEST_PATTERN_MASK;\n\t\tval |= ((pattern - 1) << OV08X40_TEST_PATTERN_BAR_SHIFT) |\n\t\t\tOV08X40_TEST_PATTERN_ENABLE;\n\t} else {\n\t\tval &= ~OV08X40_TEST_PATTERN_ENABLE;\n\t}\n\n\treturn ov08x40_write_reg(ov08x, OV08X40_REG_TEST_PATTERN,\n\t\t\t\t OV08X40_REG_VALUE_08BIT, val);\n}\n\nstatic int ov08x40_set_ctrl_hflip(struct ov08x40 *ov08x, u32 ctrl_val)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov08x40_read_reg(ov08x, OV08X40_REG_MIRROR,\n\t\t\t       OV08X40_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\treturn ov08x40_write_reg(ov08x, OV08X40_REG_MIRROR,\n\t\t\t\t OV08X40_REG_VALUE_08BIT,\n\t\t\t\t ctrl_val ? val | BIT(2) : val & ~BIT(2));\n}\n\nstatic int ov08x40_set_ctrl_vflip(struct ov08x40 *ov08x, u32 ctrl_val)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov08x40_read_reg(ov08x, OV08X40_REG_VFLIP,\n\t\t\t       OV08X40_REG_VALUE_08BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\treturn ov08x40_write_reg(ov08x, OV08X40_REG_VFLIP,\n\t\t\t\t OV08X40_REG_VALUE_08BIT,\n\t\t\t\t ctrl_val ? val | BIT(2) : val & ~BIT(2));\n}\n\nstatic int ov08x40_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov08x40 *ov08x = container_of(ctrl->handler,\n\t\t\t\t\t     struct ov08x40, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08x->sd);\n\ts64 max;\n\tint ret = 0;\n\n\t \n\tswitch (ctrl->id) {\n\tcase V4L2_CID_VBLANK:\n\t\t \n\t\tmax = ov08x->cur_mode->height + ctrl->val - OV08X40_EXPOSURE_MAX_MARGIN;\n\t\t__v4l2_ctrl_modify_range(ov08x->exposure,\n\t\t\t\t\t ov08x->exposure->minimum,\n\t\t\t\t\t max, ov08x->exposure->step, max);\n\t\tbreak;\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov08x40_write_reg(ov08x, OV08X40_REG_ANALOG_GAIN,\n\t\t\t\t\tOV08X40_REG_VALUE_16BIT,\n\t\t\t\t\tctrl->val << 1);\n\t\tbreak;\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = ov08x40_update_digital_gain(ov08x, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_EXPOSURE:\n\t\tret = ov08x40_write_reg(ov08x, OV08X40_REG_EXPOSURE,\n\t\t\t\t\tOV08X40_REG_VALUE_24BIT,\n\t\t\t\t\tctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_VBLANK:\n\t\tret = ov08x40_write_reg(ov08x, OV08X40_REG_VTS,\n\t\t\t\t\tOV08X40_REG_VALUE_16BIT,\n\t\t\t\t\tov08x->cur_mode->height\n\t\t\t\t\t+ ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov08x40_enable_test_pattern(ov08x, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_HFLIP:\n\t\tov08x40_set_ctrl_hflip(ov08x, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_VFLIP:\n\t\tov08x40_set_ctrl_vflip(ov08x, ctrl->val);\n\t\tbreak;\n\tdefault:\n\t\tdev_info(&client->dev,\n\t\t\t \"ctrl(id:0x%x,val:0x%x) is not handled\\n\",\n\t\t\t ctrl->id, ctrl->val);\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov08x40_ctrl_ops = {\n\t.s_ctrl = ov08x40_set_ctrl,\n};\n\nstatic int ov08x40_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_mbus_code_enum *code)\n{\n\t \n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\treturn 0;\n}\n\nstatic int ov08x40_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t   struct v4l2_subdev_state *sd_state,\n\t\t\t\t   struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fse->code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic void ov08x40_update_pad_format(const struct ov08x40_mode *mode,\n\t\t\t\t      struct v4l2_subdev_format *fmt)\n{\n\tfmt->format.width = mode->width;\n\tfmt->format.height = mode->height;\n\tfmt->format.code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\tfmt->format.field = V4L2_FIELD_NONE;\n}\n\nstatic int ov08x40_do_get_pad_format(struct ov08x40 *ov08x,\n\t\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct v4l2_mbus_framefmt *framefmt;\n\tstruct v4l2_subdev *sd = &ov08x->sd;\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\tfmt->format = *framefmt;\n\t} else {\n\t\tov08x40_update_pad_format(ov08x->cur_mode, fmt);\n\t}\n\n\treturn 0;\n}\n\nstatic int ov08x40_get_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_format *fmt)\n{\n\tstruct ov08x40 *ov08x = to_ov08x40(sd);\n\tint ret;\n\n\tmutex_lock(&ov08x->mutex);\n\tret = ov08x40_do_get_pad_format(ov08x, sd_state, fmt);\n\tmutex_unlock(&ov08x->mutex);\n\n\treturn ret;\n}\n\nstatic int\nov08x40_set_pad_format(struct v4l2_subdev *sd,\n\t\t       struct v4l2_subdev_state *sd_state,\n\t\t       struct v4l2_subdev_format *fmt)\n{\n\tstruct ov08x40 *ov08x = to_ov08x40(sd);\n\tconst struct ov08x40_mode *mode;\n\tstruct v4l2_mbus_framefmt *framefmt;\n\ts32 vblank_def;\n\ts32 vblank_min;\n\ts64 h_blank;\n\ts64 pixel_rate;\n\ts64 link_freq;\n\n\tmutex_lock(&ov08x->mutex);\n\n\t \n\tif (fmt->format.code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\tfmt->format.code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes),\n\t\t\t\t      width, height,\n\t\t\t\t      fmt->format.width, fmt->format.height);\n\tov08x40_update_pad_format(mode, fmt);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\t*framefmt = fmt->format;\n\t} else {\n\t\tov08x->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(ov08x->link_freq, mode->link_freq_index);\n\t\tlink_freq = link_freq_menu_items[mode->link_freq_index];\n\t\tpixel_rate = link_freq_to_pixel_rate(link_freq);\n\t\t__v4l2_ctrl_s_ctrl_int64(ov08x->pixel_rate, pixel_rate);\n\n\t\t \n\t\tvblank_def = ov08x->cur_mode->vts_def -\n\t\t\t     ov08x->cur_mode->height;\n\t\tvblank_min = ov08x->cur_mode->vts_min -\n\t\t\t     ov08x->cur_mode->height;\n\t\t__v4l2_ctrl_modify_range(ov08x->vblank, vblank_min,\n\t\t\t\t\t OV08X40_VTS_MAX\n\t\t\t\t\t - ov08x->cur_mode->height,\n\t\t\t\t\t 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(ov08x->vblank, vblank_def);\n\t\th_blank = ov08x->cur_mode->hts;\n\t\t__v4l2_ctrl_modify_range(ov08x->hblank, h_blank,\n\t\t\t\t\t h_blank, 1, h_blank);\n\t}\n\n\tmutex_unlock(&ov08x->mutex);\n\n\treturn 0;\n}\n\nstatic int ov08x40_start_streaming(struct ov08x40 *ov08x)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08x->sd);\n\tconst struct ov08x40_reg_list *reg_list;\n\tint ret, link_freq_index;\n\n\t \n\tret = ov08x40_write_reg(ov08x, OV08X40_REG_SOFTWARE_RST,\n\t\t\t\tOV08X40_REG_VALUE_08BIT, OV08X40_SOFTWARE_RST);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set powerup registers\\n\",\n\t\t\t__func__);\n\t\treturn ret;\n\t}\n\n\tlink_freq_index = ov08x->cur_mode->link_freq_index;\n\treg_list = &link_freq_configs[link_freq_index].reg_list;\n\n\tret = ov08x40_write_reg_list(ov08x, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set plls\\n\", __func__);\n\t\treturn ret;\n\t}\n\n\t \n\treg_list = &ov08x->cur_mode->reg_list;\n\tret = ov08x40_write_reg_list(ov08x, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed to set mode\\n\", __func__);\n\t\treturn ret;\n\t}\n\n\t \n\tret =  __v4l2_ctrl_handler_setup(ov08x->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\treturn ov08x40_write_reg(ov08x, OV08X40_REG_MODE_SELECT,\n\t\t\t\t OV08X40_REG_VALUE_08BIT,\n\t\t\t\t OV08X40_MODE_STREAMING);\n}\n\n \nstatic int ov08x40_stop_streaming(struct ov08x40 *ov08x)\n{\n\treturn ov08x40_write_reg(ov08x, OV08X40_REG_MODE_SELECT,\n\t\t\t\t OV08X40_REG_VALUE_08BIT, OV08X40_MODE_STANDBY);\n}\n\nstatic int ov08x40_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov08x40 *ov08x = to_ov08x40(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tmutex_lock(&ov08x->mutex);\n\tif (ov08x->streaming == enable) {\n\t\tmutex_unlock(&ov08x->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0)\n\t\t\tgoto err_unlock;\n\n\t\t \n\t\tret = ov08x40_start_streaming(ov08x);\n\t\tif (ret)\n\t\t\tgoto err_rpm_put;\n\t} else {\n\t\tov08x40_stop_streaming(ov08x);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tov08x->streaming = enable;\n\tmutex_unlock(&ov08x->mutex);\n\n\treturn ret;\n\nerr_rpm_put:\n\tpm_runtime_put(&client->dev);\nerr_unlock:\n\tmutex_unlock(&ov08x->mutex);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused ov08x40_suspend(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov08x40 *ov08x = to_ov08x40(sd);\n\n\tif (ov08x->streaming)\n\t\tov08x40_stop_streaming(ov08x);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused ov08x40_resume(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov08x40 *ov08x = to_ov08x40(sd);\n\tint ret;\n\n\tif (ov08x->streaming) {\n\t\tret = ov08x40_start_streaming(ov08x);\n\t\tif (ret)\n\t\t\tgoto error;\n\t}\n\n\treturn 0;\n\nerror:\n\tov08x40_stop_streaming(ov08x);\n\tov08x->streaming = false;\n\treturn ret;\n}\n\n \nstatic int ov08x40_identify_module(struct ov08x40 *ov08x)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08x->sd);\n\tint ret;\n\tu32 val;\n\n\tret = ov08x40_read_reg(ov08x, OV08X40_REG_CHIP_ID,\n\t\t\t       OV08X40_REG_VALUE_24BIT, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OV08X40_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\\n\",\n\t\t\tOV08X40_CHIP_ID, val);\n\t\treturn -EIO;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_video_ops ov08x40_video_ops = {\n\t.s_stream = ov08x40_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov08x40_pad_ops = {\n\t.enum_mbus_code = ov08x40_enum_mbus_code,\n\t.get_fmt = ov08x40_get_pad_format,\n\t.set_fmt = ov08x40_set_pad_format,\n\t.enum_frame_size = ov08x40_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops ov08x40_subdev_ops = {\n\t.video = &ov08x40_video_ops,\n\t.pad = &ov08x40_pad_ops,\n};\n\nstatic const struct media_entity_operations ov08x40_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic const struct v4l2_subdev_internal_ops ov08x40_internal_ops = {\n\t.open = ov08x40_open,\n};\n\nstatic int ov08x40_init_controls(struct ov08x40 *ov08x)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08x->sd);\n\tstruct v4l2_fwnode_device_properties props;\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\ts64 exposure_max;\n\ts64 vblank_def;\n\ts64 vblank_min;\n\ts64 hblank;\n\ts64 pixel_rate_min;\n\ts64 pixel_rate_max;\n\tconst struct ov08x40_mode *mode;\n\tu32 max;\n\tint ret;\n\n\tctrl_hdlr = &ov08x->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 10);\n\tif (ret)\n\t\treturn ret;\n\n\tmutex_init(&ov08x->mutex);\n\tctrl_hdlr->lock = &ov08x->mutex;\n\tmax = ARRAY_SIZE(link_freq_menu_items) - 1;\n\tov08x->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t\t\t  &ov08x40_ctrl_ops,\n\t\t\t\t\t\t  V4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t  max,\n\t\t\t\t\t\t  0,\n\t\t\t\t\t\t  link_freq_menu_items);\n\tif (ov08x->link_freq)\n\t\tov08x->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tpixel_rate_max = link_freq_to_pixel_rate(link_freq_menu_items[0]);\n\tpixel_rate_min = 0;\n\t \n\tov08x->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &ov08x40_ctrl_ops,\n\t\t\t\t\t      V4L2_CID_PIXEL_RATE,\n\t\t\t\t\t      pixel_rate_min, pixel_rate_max,\n\t\t\t\t\t      1, pixel_rate_max);\n\n\tmode = ov08x->cur_mode;\n\tvblank_def = mode->vts_def - mode->height;\n\tvblank_min = mode->vts_min - mode->height;\n\tov08x->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov08x40_ctrl_ops,\n\t\t\t\t\t  V4L2_CID_VBLANK,\n\t\t\t\t\t  vblank_min,\n\t\t\t\t\t  OV08X40_VTS_MAX - mode->height, 1,\n\t\t\t\t\t  vblank_def);\n\n\thblank = ov08x->cur_mode->hts;\n\tov08x->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov08x40_ctrl_ops,\n\t\t\t\t\t  V4L2_CID_HBLANK,\n\t\t\t\t\t  hblank, hblank, 1, hblank);\n\tif (ov08x->hblank)\n\t\tov08x->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\texposure_max = mode->vts_def - OV08X40_EXPOSURE_MAX_MARGIN;\n\tov08x->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &ov08x40_ctrl_ops,\n\t\t\t\t\t    V4L2_CID_EXPOSURE,\n\t\t\t\t\t    OV08X40_EXPOSURE_MIN,\n\t\t\t\t\t    exposure_max, OV08X40_EXPOSURE_STEP,\n\t\t\t\t\t    exposure_max);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov08x40_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OV08X40_ANA_GAIN_MIN, OV08X40_ANA_GAIN_MAX,\n\t\t\t  OV08X40_ANA_GAIN_STEP, OV08X40_ANA_GAIN_DEFAULT);\n\n\t \n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov08x40_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OV08X40_DGTL_GAIN_MIN, OV08X40_DGTL_GAIN_MAX,\n\t\t\t  OV08X40_DGTL_GAIN_STEP, OV08X40_DGTL_GAIN_DEFAULT);\n\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &ov08x40_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov08x40_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov08x40_test_pattern_menu);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov08x40_ctrl_ops,\n\t\t\t  V4L2_CID_HFLIP, 0, 1, 1, 0);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov08x40_ctrl_ops,\n\t\t\t  V4L2_CID_VFLIP, 0, 1, 1, 0);\n\n\tif (ctrl_hdlr->error) {\n\t\tret = ctrl_hdlr->error;\n\t\tdev_err(&client->dev, \"%s control init failed (%d)\\n\",\n\t\t\t__func__, ret);\n\t\tgoto error;\n\t}\n\n\tret = v4l2_fwnode_device_parse(&client->dev, &props);\n\tif (ret)\n\t\tgoto error;\n\n\tret = v4l2_ctrl_new_fwnode_properties(ctrl_hdlr, &ov08x40_ctrl_ops,\n\t\t\t\t\t      &props);\n\tif (ret)\n\t\tgoto error;\n\n\tov08x->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n\nerror:\n\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\tmutex_destroy(&ov08x->mutex);\n\n\treturn ret;\n}\n\nstatic void ov08x40_free_controls(struct ov08x40 *ov08x)\n{\n\tv4l2_ctrl_handler_free(ov08x->sd.ctrl_handler);\n\tmutex_destroy(&ov08x->mutex);\n}\n\nstatic int ov08x40_check_hwcfg(struct device *dev)\n{\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tstruct fwnode_handle *ep;\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tunsigned int i, j;\n\tint ret;\n\tu32 ext_clk;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\tret = fwnode_property_read_u32(dev_fwnode(dev), \"clock-frequency\",\n\t\t\t\t       &ext_clk);\n\tif (ret) {\n\t\tdev_err(dev, \"can't get clock frequency\");\n\t\treturn ret;\n\t}\n\n\tif (ext_clk != OV08X40_EXT_CLK) {\n\t\tdev_err(dev, \"external clock %d is not supported\",\n\t\t\text_clk);\n\t\treturn -EINVAL;\n\t}\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != OV08X40_DATA_LANES) {\n\t\tdev_err(dev, \"number of CSI2 data lanes %d is not supported\",\n\t\t\tbus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tret = -EINVAL;\n\t\tgoto out_err;\n\t}\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto out_err;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(link_freq_menu_items); i++) {\n\t\tfor (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) {\n\t\t\tif (link_freq_menu_items[i] ==\n\t\t\t\tbus_cfg.link_frequencies[j])\n\t\t\t\tbreak;\n\t\t}\n\n\t\tif (j == bus_cfg.nr_of_link_frequencies) {\n\t\t\tdev_err(dev, \"no link frequency %lld supported\",\n\t\t\t\tlink_freq_menu_items[i]);\n\t\t\tret = -EINVAL;\n\t\t\tgoto out_err;\n\t\t}\n\t}\n\nout_err:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\nstatic int ov08x40_probe(struct i2c_client *client)\n{\n\tstruct ov08x40 *ov08x;\n\tint ret;\n\n\t \n\tret = ov08x40_check_hwcfg(&client->dev);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to check hwcfg: %d\", ret);\n\t\treturn ret;\n\t}\n\n\tov08x = devm_kzalloc(&client->dev, sizeof(*ov08x), GFP_KERNEL);\n\tif (!ov08x)\n\t\treturn -ENOMEM;\n\n\t \n\tv4l2_i2c_subdev_init(&ov08x->sd, client, &ov08x40_subdev_ops);\n\n\t \n\tret = ov08x40_identify_module(ov08x);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to find sensor: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\t \n\tov08x->cur_mode = &supported_modes[0];\n\n\tret = ov08x40_init_controls(ov08x);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tov08x->sd.internal_ops = &ov08x40_internal_ops;\n\tov08x->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\tov08x->sd.entity.ops = &ov08x40_subdev_entity_ops;\n\tov08x->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\n\t \n\tov08x->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&ov08x->sd.entity, 1, &ov08x->pad);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"%s failed:%d\\n\", __func__, ret);\n\t\tgoto error_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov08x->sd);\n\tif (ret < 0)\n\t\tgoto error_media_entity;\n\n\t \n\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nerror_media_entity:\n\tmedia_entity_cleanup(&ov08x->sd.entity);\n\nerror_handler_free:\n\tov08x40_free_controls(ov08x);\n\n\treturn ret;\n}\n\nstatic void ov08x40_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov08x40 *ov08x = to_ov08x40(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tov08x40_free_controls(ov08x);\n\n\tpm_runtime_disable(&client->dev);\n\tpm_runtime_set_suspended(&client->dev);\n}\n\nstatic const struct dev_pm_ops ov08x40_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(ov08x40_suspend, ov08x40_resume)\n};\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id ov08x40_acpi_ids[] = {\n\t{\"OVTI08F4\"},\n\t{   }\n};\n\nMODULE_DEVICE_TABLE(acpi, ov08x40_acpi_ids);\n#endif\n\nstatic struct i2c_driver ov08x40_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov08x40\",\n\t\t.pm = &ov08x40_pm_ops,\n\t\t.acpi_match_table = ACPI_PTR(ov08x40_acpi_ids),\n\t},\n\t.probe = ov08x40_probe,\n\t.remove = ov08x40_remove,\n};\n\nmodule_i2c_driver(ov08x40_i2c_driver);\n\nMODULE_AUTHOR(\"Jason Chen <jason.z.chen@intel.com>\");\nMODULE_AUTHOR(\"Shawn Tu\");\nMODULE_DESCRIPTION(\"OmniVision OV08X40 sensor driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}