# Programmable-digital-delay-timer
1. Implemented a synthesizable RTL design and checked the functionality on Altera MAX 10 FPGA board.  2. Developed the SystemVerilog (OOPS) Testbench architecture to verify the design with constraint randomization
