$date
    Sat Nov 26 18:19:28 2016
$end
$version
    MyHDL 1.0dev
$end
$timescale
    1ns
$end

$scope module tbFSM $end
$var reg 8 ! OPcode $end
$var reg 1 " MBR_go $end
$var reg 1 # RAMread $end
$var reg 1 $ RegOk $end
$var reg 1 % reset $end
$var reg 1 & ok_pc $end
$var reg 1 ' RAMwrite $end
$var reg 1 ( RAMdone $end
$var reg 1 ) Demux_Sel $end
$var reg 1 * clk $end
$var reg 1 + Mux5_Sel $end
$scope module FSM_1 $end
$var reg 8 ! OPcode $end
$var reg 1 " MBR_go $end
$var reg 1 % reset $end
$var reg 2 , EstadoPresente $end
$var reg 1 & ok_pc $end
$var reg 1 ( RAMdone $end
$var reg 1 + Mux5_Sel $end
$var reg 1 * clk $end
$var reg 1 ) Demux_Sel $end
$var reg 1 # RAMread $end
$var reg 1 $ RegOk $end
$var reg 1 ' RAMwrite $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
b00100011 !
b0 "
b0 #
b0 $
0%
b0 &
b0 '
b0 (
b0 )
0*
b0 +
b00 ,
$end
#10
1*
b1 #
#20
0*
#30
1*
#40
0*
b1 (
#50
b0 (
1*
#60
0*
#70
1*
#80
0*
#90
1*
b1 (
b1 "
b01 ,
#100
b0 (
0*
#110
1*
b0 #
b0 "
b11 ,
#120
0*
#130
1*
b1 '
b1 #
b1 +
#140
0*
#150
1*
#160
0*
b1 (
#170
b0 (
1*
#180
0*
#190
1*
#200
0*
#210
1*
#220
0*
#230
1*
b1 (
b1 &
b00 ,
#240
0*
#250
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#260
0*
#270
1*
b0 #
b0 "
b11 ,
#280
0*
#290
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#300
0*
#310
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#320
0*
#330
1*
b0 #
b0 "
b11 ,
#340
0*
#350
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#360
0*
#370
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#380
0*
#390
1*
b0 #
b0 "
b11 ,
#400
0*
#410
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#420
0*
#430
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#440
0*
#450
1*
b0 #
b0 "
b11 ,
#460
0*
#470
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#480
0*
#490
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#500
0*
#510
1*
b0 #
b0 "
b11 ,
#520
0*
#530
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#540
0*
#550
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#560
0*
#570
1*
b0 #
b0 "
b11 ,
#580
0*
#590
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#600
0*
#610
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#620
0*
#630
1*
b0 #
b0 "
b11 ,
#640
0*
#650
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#660
0*
#670
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#680
0*
#690
1*
b0 #
b0 "
b11 ,
#700
0*
#710
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#720
0*
#730
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#740
0*
#750
1*
b0 #
b0 "
b11 ,
#760
0*
#770
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#780
0*
#790
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#800
0*
#810
1*
b0 #
b0 "
b11 ,
#820
0*
#830
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#840
0*
#850
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#860
0*
#870
1*
b0 #
b0 "
b11 ,
#880
0*
#890
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#900
0*
#910
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#920
0*
#930
1*
b0 #
b0 "
b11 ,
#940
0*
#950
1*
b1 '
b1 #
b1 +
b1 &
b00 ,
#960
0*
#970
1*
b0 '
b0 +
b1 "
b0 &
b01 ,
#980
0*
#990
1*
b0 #
b0 "
b11 ,
#1000
0*
