<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_30b8c0ab</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_30b8c0ab'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_30b8c0ab')">rsnoc_z_H_R_G_G2_U_U_30b8c0ab</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.13</td>
<td class="s10 cl rt"><a href="mod40.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod40.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod40.html#Toggle" > 76.51</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod40.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod40.html#inst_tag_2493"  onclick="showContent('inst_tag_2493')">config_ss_tb.DUT.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport</a></td>
<td class="s9 cl rt"> 94.13</td>
<td class="s10 cl rt"><a href="mod40.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod40.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod40.html#Toggle" > 76.51</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod40.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_30b8c0ab'>
<hr>
<a name="inst_tag_2493"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_2493" >config_ss_tb.DUT.flexnoc.bcpu_ahb_m0_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.13</td>
<td class="s10 cl rt"><a href="mod40.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod40.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod40.html#Toggle" > 76.51</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod40.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.51</td>
<td class="s9 cl rt"> 93.03</td>
<td class="s9 cl rt"> 97.83</td>
<td class="s7 cl rt"> 79.09</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.09</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 74.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod884.html#inst_tag_76168" >bcpu_ahb_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod228.html#inst_tag_25257" id="tag_urg_inst_25257">Ia</a></td>
<td class="s9 cl rt"> 90.95</td>
<td class="s9 cl rt"> 94.05</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.51</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.24</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod650.html#inst_tag_65959" id="tag_urg_inst_65959">Id</a></td>
<td class="s8 cl rt"> 86.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod955.html#inst_tag_79169" id="tag_urg_inst_79169">Igc</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1652.html#inst_tag_199943" id="tag_urg_inst_199943">Ip1</a></td>
<td class="s8 cl rt"> 84.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1044.html#inst_tag_91222" id="tag_urg_inst_91222">Ip2</a></td>
<td class="s8 cl rt"> 83.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1616.html#inst_tag_199827" id="tag_urg_inst_199827">Ip3</a></td>
<td class="s8 cl rt"> 80.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1383.html#inst_tag_170368" id="tag_urg_inst_170368">Ir</a></td>
<td class="s8 cl rt"> 83.76</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s8 cl rt"> 84.51</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.48</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod28.html#inst_tag_231" id="tag_urg_inst_231">Irspfp</a></td>
<td class="s5 cl rt"> 57.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod944.html#inst_tag_78952" id="tag_urg_inst_78952">Is</a></td>
<td class="s8 cl rt"> 86.20</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 84.80</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_58749" id="tag_urg_inst_58749">Ist</a></td>
<td class="s8 cl rt"> 88.75</td>
<td class="s9 cl rt"> 91.95</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 70.55</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68895" id="tag_urg_inst_68895">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68896" id="tag_urg_inst_68896">ud369</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68897" id="tag_urg_inst_68897">ud385</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68894" id="tag_urg_inst_68894">ud410</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68893" id="tag_urg_inst_68893">ud417</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod726.html#inst_tag_68889" id="tag_urg_inst_68889">ud514</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1907_1.html#inst_tag_231001" id="tag_urg_inst_231001">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod136.html#inst_tag_13084" id="tag_urg_inst_13084">ursrserdx01g</a></td>
<td class="s7 cl rt"> 79.80</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1602.html#inst_tag_199761" id="tag_urg_inst_199761">uu6dae5d10e9</a></td>
<td class="s8 cl rt"> 85.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_30b8c0ab'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod40.html" >rsnoc_z_H_R_G_G2_U_U_30b8c0ab</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>51</td><td>51</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64376</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64563</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64690</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64696</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64701</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64710</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64715</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64723</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64727</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64731</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>64804</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>64811</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>64825</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>64839</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>64853</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>64867</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
64363                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64364      1/1          		if ( ! Sys_Clk_RstN )
64365      1/1          			u_b27a &lt;= #1.0 ( 1'b0 );
64366      1/1          		else if ( CxtEn_Load )
64367      1/1          			u_b27a &lt;= #1.0 ( CxtReq_OrdPtr );
                        MISSING_ELSE
64368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64369      1/1          		if ( ! Sys_Clk_RstN )
64370      1/1          			u_117e &lt;= #1.0 ( 1'b0 );
64371      1/1          		else if ( CxtEn_Load )
64372      1/1          			u_117e &lt;= #1.0 ( CxtReq_Echo );
                        MISSING_ELSE
64373                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud369( .O( u_d2d ) );
64374                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud385( .O( u_1447 ) );
64375                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64376      1/1          		if ( ! Sys_Clk_RstN )
64377      1/1          			u_e44a &lt;= #1.0 ( 4'b1111 );
64378      1/1          		else if ( u_1553 ^ ( Rsp_PktLast &amp; Rsp_PktNext &amp; u_1447 ) )
64379      1/1          			u_e44a &lt;= #1.0 ( u_1553 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
                        MISSING_ELSE
64380                   	rsnoc_z_H_R_G_G2_A_U_825c366b Ia(
64381                   		.CmdRx_CurIsWrite( Cmd2P_CurIsWrite )
64382                   	,	.CmdRx_MatchId( Cmd2P_MatchId )
64383                   	,	.CmdRx_Split( Cmd2P_Split )
64384                   	,	.CmdRx_SubWord( Cmd2P_SubWord )
64385                   	,	.CmdRx_Vld( Cmd2P_Vld )
64386                   	,	.CmdTx_ApertureId( Cmd3_ApertureId )
64387                   	,	.CmdTx_MatchId( Cmd3_MatchId )
64388                   	,	.CmdTx_Split( Cmd3_Split )
64389                   	,	.CmdTx_Vld( Cmd3_Vld )
64390                   	,	.Cxt_Echo( CxtReq_Echo )
64391                   	,	.Cxt_OrdPtr( CxtReq_OrdPtr )
64392                   	,	.Cxt_Update_BufId( CxtReq_Update_BufId )
64393                   	,	.Cxt_Update_PktCnt1( CxtReq_Update_PktCnt1 )
64394                   	,	.Cxt_Used( CxtReq_Used )
64395                   	,	.Cxt_Write( CxtReq_Write )
64396                   	,	.CxtEmpty( u_2393 == 4'b1111 )
64397                   	,	.CxtOpen( CxtOpen )
64398                   	,	.DbgStall( Dbg_Stall )
64399                   	,	.GenRx_Req_Addr( Gen3P_Req_Addr )
64400                   	,	.GenRx_Req_Be( Gen3P_Req_Be )
64401                   	,	.GenRx_Req_BurstType( Gen3P_Req_BurstType )
64402                   	,	.GenRx_Req_Data( Gen3P_Req_Data )
64403                   	,	.GenRx_Req_Echo( Gen3P_Req_Echo )
64404                   	,	.GenRx_Req_Last( Gen3P_Req_Last )
64405                   	,	.GenRx_Req_Len1( Gen3P_Req_Len1 )
64406                   	,	.GenRx_Req_Lock( Gen3P_Req_Lock )
64407                   	,	.GenRx_Req_Opc( Gen3P_Req_Opc )
64408                   	,	.GenRx_Req_Rdy( Gen3P_Req_Rdy )
64409                   	,	.GenRx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
64410                   	,	.GenRx_Req_SeqUnique( Gen3P_Req_SeqUnique )
64411                   	,	.GenRx_Req_User( Gen3P_Req_User )
64412                   	,	.GenRx_Req_Vld( Gen3P_Req_Vld )
64413                   	,	.GenTx_Req_Addr( Gen4_Req_Addr )
64414                   	,	.GenTx_Req_Be( Gen4_Req_Be )
64415                   	,	.GenTx_Req_BurstType( Gen4_Req_BurstType )
64416                   	,	.GenTx_Req_Data( Gen4_Req_Data )
64417                   	,	.GenTx_Req_Echo( Gen4_Req_Echo )
64418                   	,	.GenTx_Req_Last( Gen4_Req_Last )
64419                   	,	.GenTx_Req_Len1( Gen4_Req_Len1 )
64420                   	,	.GenTx_Req_Lock( Gen4_Req_Lock )
64421                   	,	.GenTx_Req_Opc( Gen4_Req_Opc )
64422                   	,	.GenTx_Req_Rdy( Gen4_Req_Rdy )
64423                   	,	.GenTx_Req_SeqUnOrdered( Gen4_Req_SeqUnOrdered )
64424                   	,	.GenTx_Req_SeqUnique( Gen4_Req_SeqUnique )
64425                   	,	.GenTx_Req_User( Gen4_Req_User )
64426                   	,	.GenTx_Req_Vld( Gen4_Req_Vld )
64427                   	,	.IdInfo_AddrMask( IdInfo_0_AddrMask )
64428                   	,	.IdInfo_Id( IdInfo_0_Id )
64429                   	,	.NextIsWrite( 1'b0 )
64430                   	,	.Rsp_ErrCode( Rsp_ErrCode )
64431                   	,	.Rsp_GenLast( Rsp_GenLast )
64432                   	,	.Rsp_GenNext( Rsp_GenNext )
64433                   	,	.Rsp_HeadVld( Rsp_HeadVld )
64434                   	,	.Rsp_IsErr( Rsp_IsErr )
64435                   	,	.Rsp_IsWr( Rsp_IsWr )
64436                   	,	.Rsp_LastFrag( Rsp_LastFrag )
64437                   	,	.Rsp_Opc( Rsp_Opc )
64438                   	,	.Rsp_OrdPtr( Rsp_OrdPtr )
64439                   	,	.Rsp_PktLast( Rsp_PktLast )
64440                   	,	.Rsp_PktNext( Rsp_PktNext )
64441                   	,	.RspDlyLastNext( GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
64442                   	,	.Shortage( Shortage_Allocate )
64443                   	,	.Stall_Ordering_Id( Stall_Ordering_Id )
64444                   	,	.Stall_Ordering_On( Stall_Ordering_On )
64445                   	,	.Sys_Clk( Sys_Clk )
64446                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
64447                   	,	.Sys_Clk_En( Sys_Clk_En )
64448                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
64449                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
64450                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
64451                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
64452                   	,	.Sys_Pwr_Idle( Pwr_Stage3_Idle )
64453                   	,	.Sys_Pwr_WakeUp( Pwr_Stage3_WakeUp )
64454                   	);
64455                   	rsnoc_z_H_R_G_G2_P_U_6c021882_A000011005101 Ip2(
64456                   		.CmdBwd_CurIsWrite( Cmd2PBwd_CurIsWrite )
64457                   	,	.CmdBwd_MatchId( Cmd2PBwd_MatchId )
64458                   	,	.CmdBwd_Split( Cmd2PBwd_Split )
64459                   	,	.CmdBwd_SubWord( Cmd2PBwd_SubWord )
64460                   	,	.CmdBwd_Vld( Cmd2PBwd_Vld )
64461                   	,	.CmdRx_CurIsWrite( Cmd2_CurIsWrite )
64462                   	,	.CmdRx_MatchId( Cmd2_MatchId )
64463                   	,	.CmdRx_Split( Cmd2_Split )
64464                   	,	.CmdRx_SubWord( Cmd2_SubWord )
64465                   	,	.CmdRx_Vld( Cmd2_Vld )
64466                   	,	.CmdTx_CurIsWrite( Cmd2P_CurIsWrite )
64467                   	,	.CmdTx_MatchId( Cmd2P_MatchId )
64468                   	,	.CmdTx_Split( Cmd2P_Split )
64469                   	,	.CmdTx_SubWord( Cmd2P_SubWord )
64470                   	,	.CmdTx_Vld( Cmd2P_Vld )
64471                   	,	.CoutBwdVld( Cmd2PBwdVld )
64472                   	,	.Empty( Sys_Pwr_Idle )
64473                   	,	.Rx_Req_Addr( Gen3_Req_Addr )
64474                   	,	.Rx_Req_Be( Gen3_Req_Be )
64475                   	,	.Rx_Req_BurstType( Gen3_Req_BurstType )
64476                   	,	.Rx_Req_Data( Gen3_Req_Data )
64477                   	,	.Rx_Req_Echo( Gen3_Req_Echo )
64478                   	,	.Rx_Req_Last( Gen3_Req_Last )
64479                   	,	.Rx_Req_Len1( Gen3_Req_Len1 )
64480                   	,	.Rx_Req_Lock( Gen3_Req_Lock )
64481                   	,	.Rx_Req_Opc( Gen3_Req_Opc )
64482                   	,	.Rx_Req_Rdy( Gen3_Req_Rdy )
64483                   	,	.Rx_Req_SeqUnOrdered( Gen3_Req_SeqUnOrdered )
64484                   	,	.Rx_Req_SeqUnique( Gen3_Req_SeqUnique )
64485                   	,	.Rx_Req_User( Gen3_Req_User )
64486                   	,	.Rx_Req_Vld( Gen3_Req_Vld )
64487                   	,	.Sys_Clk( Sys_Clk )
64488                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
64489                   	,	.Sys_Clk_En( Sys_Clk_En )
64490                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
64491                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
64492                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
64493                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
64494                   	,	.Sys_Pwr_Idle( Pwr_Pipe2_Idle )
64495                   	,	.Sys_Pwr_WakeUp( Pwr_Pipe2_WakeUp )
64496                   	,	.Tx_Req_Addr( Gen3P_Req_Addr )
64497                   	,	.Tx_Req_Be( Gen3P_Req_Be )
64498                   	,	.Tx_Req_BurstType( Gen3P_Req_BurstType )
64499                   	,	.Tx_Req_Data( Gen3P_Req_Data )
64500                   	,	.Tx_Req_Echo( Gen3P_Req_Echo )
64501                   	,	.Tx_Req_Last( Gen3P_Req_Last )
64502                   	,	.Tx_Req_Len1( Gen3P_Req_Len1 )
64503                   	,	.Tx_Req_Lock( Gen3P_Req_Lock )
64504                   	,	.Tx_Req_Opc( Gen3P_Req_Opc )
64505                   	,	.Tx_Req_Rdy( Gen3P_Req_Rdy )
64506                   	,	.Tx_Req_SeqUnOrdered( Gen3P_Req_SeqUnOrdered )
64507                   	,	.Tx_Req_SeqUnique( Gen3P_Req_SeqUnique )
64508                   	,	.Tx_Req_User( Gen3P_Req_User )
64509                   	,	.Tx_Req_Vld( Gen3P_Req_Vld )
64510                   	);
64511                   	assign Sys_Pwr_Idle = Pwr_Pipe1_Idle &amp; Pwr_Pipe2_Idle &amp; Pwr_Pipe3_Idle &amp; Pwr_Response_Idle &amp; Pwr_Stage1_Idle &amp; Pwr_Stage2_Idle &amp; Pwr_Stage3_Idle;
64512                   	rsnoc_z_H_R_G_G2_P_U_9b663d12_A0000005110 Ip1(
64513                   		.CmdBwd_CurIsWrite( )
64514                   	,	.CmdBwd_MatchId( )
64515                   	,	.CmdBwd_Vld( )
64516                   	,	.CmdRx_CurIsWrite( Cmd1_CurIsWrite )
64517                   	,	.CmdRx_MatchId( Cmd1_MatchId )
64518                   	,	.CmdRx_Vld( Cmd1_Vld )
64519                   	,	.CmdTx_CurIsWrite( Cmd1P_CurIsWrite )
64520                   	,	.CmdTx_MatchId( Cmd1P_MatchId )
64521                   	,	.CmdTx_Vld( Cmd1P_Vld )
64522                   	,	.CoutBwdVld( )
64523                   	,	.Empty( Sys_Pwr_Idle )
64524                   	,	.Rx_Req_Addr( Gen2_Req_Addr )
64525                   	,	.Rx_Req_Be( Gen2_Req_Be )
64526                   	,	.Rx_Req_BurstType( Gen2_Req_BurstType )
64527                   	,	.Rx_Req_Data( Gen2_Req_Data )
64528                   	,	.Rx_Req_Echo( Gen2_Req_Echo )
64529                   	,	.Rx_Req_Last( Gen2_Req_Last )
64530                   	,	.Rx_Req_Len1( Gen2_Req_Len1 )
64531                   	,	.Rx_Req_Lock( Gen2_Req_Lock )
64532                   	,	.Rx_Req_Opc( Gen2_Req_Opc )
64533                   	,	.Rx_Req_Rdy( Gen2_Req_Rdy )
64534                   	,	.Rx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
64535                   	,	.Rx_Req_SeqUnique( Gen2_Req_SeqUnique )
64536                   	,	.Rx_Req_User( Gen2_Req_User )
64537                   	,	.Rx_Req_Vld( Gen2_Req_Vld )
64538                   	,	.Sys_Clk( Sys_Clk )
64539                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
64540                   	,	.Sys_Clk_En( Sys_Clk_En )
64541                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
64542                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
64543                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
64544                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
64545                   	,	.Sys_Pwr_Idle( Pwr_Pipe1_Idle )
64546                   	,	.Sys_Pwr_WakeUp( Pwr_Pipe1_WakeUp )
64547                   	,	.Tx_Req_Addr( Gen2P_Req_Addr )
64548                   	,	.Tx_Req_Be( Gen2P_Req_Be )
64549                   	,	.Tx_Req_BurstType( Gen2P_Req_BurstType )
64550                   	,	.Tx_Req_Data( Gen2P_Req_Data )
64551                   	,	.Tx_Req_Echo( Gen2P_Req_Echo )
64552                   	,	.Tx_Req_Last( Gen2P_Req_Last )
64553                   	,	.Tx_Req_Len1( Gen2P_Req_Len1 )
64554                   	,	.Tx_Req_Lock( Gen2P_Req_Lock )
64555                   	,	.Tx_Req_Opc( Gen2P_Req_Opc )
64556                   	,	.Tx_Req_Rdy( Gen2P_Req_Rdy )
64557                   	,	.Tx_Req_SeqUnOrdered( Gen2P_Req_SeqUnOrdered )
64558                   	,	.Tx_Req_SeqUnique( Gen2P_Req_SeqUnique )
64559                   	,	.Tx_Req_User( Gen2P_Req_User )
64560                   	,	.Tx_Req_Vld( Gen2P_Req_Vld )
64561                   	);
64562                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64563      1/1          		if ( ! Sys_Clk_RstN )
64564      1/1          			u_8484 &lt;= #1.0 ( 1'b1 );
64565      1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
64566      1/1          			u_8484 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
64567                   	rsnoc_z_H_R_G_G2_D_U_825c366b Id(
64568                   		.CmdRx_Vld( Cmd0_Vld )
64569                   	,	.CmdTx_CurIsWrite( Cmd1_CurIsWrite )
64570                   	,	.CmdTx_MatchId( Cmd1_MatchId )
64571                   	,	.CmdTx_Vld( Cmd1_Vld )
64572                   	,	.GenRx_Req_Addr( Gen0_Req_Addr )
64573                   	,	.GenRx_Req_Be( Gen0_Req_Be )
64574                   	,	.GenRx_Req_BurstType( Gen0_Req_BurstType )
64575                   	,	.GenRx_Req_Data( Gen0_Req_Data )
64576                   	,	.GenRx_Req_Echo( Gen0_Req_Echo )
64577                   	,	.GenRx_Req_Last( Gen0_Req_Last )
64578                   	,	.GenRx_Req_Len1( Gen0_Req_Len1 )
64579                   	,	.GenRx_Req_Lock( Gen0_Req_Lock )
64580                   	,	.GenRx_Req_Opc( Gen0_Req_Opc )
64581                   	,	.GenRx_Req_Rdy( Gen0_Req_Rdy )
64582                   	,	.GenRx_Req_SeqUnOrdered( Gen0_Req_SeqUnOrdered )
64583                   	,	.GenRx_Req_SeqUnique( Gen0_Req_SeqUnique )
64584                   	,	.GenRx_Req_User( Gen0_Req_User )
64585                   	,	.GenRx_Req_Vld( Gen0_Req_Vld )
64586                   	,	.GenTx_Req_Addr( Gen2_Req_Addr )
64587                   	,	.GenTx_Req_Be( Gen2_Req_Be )
64588                   	,	.GenTx_Req_BurstType( Gen2_Req_BurstType )
64589                   	,	.GenTx_Req_Data( Gen2_Req_Data )
64590                   	,	.GenTx_Req_Echo( Gen2_Req_Echo )
64591                   	,	.GenTx_Req_Last( Gen2_Req_Last )
64592                   	,	.GenTx_Req_Len1( Gen2_Req_Len1 )
64593                   	,	.GenTx_Req_Lock( Gen2_Req_Lock )
64594                   	,	.GenTx_Req_Opc( Gen2_Req_Opc )
64595                   	,	.GenTx_Req_Rdy( Gen2_Req_Rdy )
64596                   	,	.GenTx_Req_SeqUnOrdered( Gen2_Req_SeqUnOrdered )
64597                   	,	.GenTx_Req_SeqUnique( Gen2_Req_SeqUnique )
64598                   	,	.GenTx_Req_User( Gen2_Req_User )
64599                   	,	.GenTx_Req_Vld( Gen2_Req_Vld )
64600                   	,	.Sys_Clk( Sys_Clk )
64601                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
64602                   	,	.Sys_Clk_En( Sys_Clk_En )
64603                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
64604                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
64605                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
64606                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
64607                   	,	.Sys_Pwr_Idle( Pwr_Stage1_Idle )
64608                   	,	.Sys_Pwr_WakeUp( Pwr_Stage1_WakeUp )
64609                   	,	.Translation_Found( Translation_0_Found )
64610                   	,	.Translation_Key( Translation_0_Key )
64611                   	,	.Translation_MatchId( Translation_0_MatchId )
64612                   	);
64613                   	assign GenLcl_Req_Rdy = Gen0_Req_Rdy;
64614                   	assign GenLcl_Rsp_Data = Gen0_Rsp_Data;
64615                   	assign GenLcl_Rsp_Echo = Gen0_Rsp_Echo;
64616                   	assign GenLcl_Rsp_Opc = Gen0_Rsp_Opc;
64617                   	assign GenLcl_Rsp_SeqUnOrdered = Gen0_Rsp_SeqUnOrdered;
64618                   	assign GenLcl_Rsp_Status = Gen0_Rsp_Status;
64619                   	rsnoc_z_H_R_G_U_Q_U_6dae5d10e9 uu6dae5d10e9(
64620                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
64621                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
64622                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
64623                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
64624                   	,	.GenLcl_Req_Echo( GenLcl_Req_Echo )
64625                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
64626                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
64627                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
64628                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
64629                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
64630                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
64631                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
64632                   	,	.GenLcl_Req_User( GenLcl_Req_User )
64633                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
64634                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
64635                   	,	.GenLcl_Rsp_Echo( GenLcl_Rsp_Echo )
64636                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
64637                   	,	.GenLcl_Rsp_Opc( GenLcl_Rsp_Opc )
64638                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
64639                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
64640                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
64641                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
64642                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
64643                   	,	.GenPrt_Req_Be( Gen_Req_Be )
64644                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
64645                   	,	.GenPrt_Req_Data( Gen_Req_Data )
64646                   	,	.GenPrt_Req_Echo( Gen_Req_Echo )
64647                   	,	.GenPrt_Req_Last( Gen_Req_Last )
64648                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
64649                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
64650                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
64651                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
64652                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
64653                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
64654                   	,	.GenPrt_Req_User( Gen_Req_User )
64655                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
64656                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
64657                   	,	.GenPrt_Rsp_Echo( Gen_Rsp_Echo )
64658                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
64659                   	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
64660                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
64661                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
64662                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
64663                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
64664                   	,	.Sys_Clk( Sys_Clk )
64665                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
64666                   	,	.Sys_Clk_En( Sys_Clk_En )
64667                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
64668                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
64669                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
64670                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
64671                   	,	.Sys_Pwr_Idle( u_Idle )
64672                   	,	.Sys_Pwr_WakeUp( u_WakeUp )
64673                   	);
64674                   	assign ReqPending = u_e30 &amp; Gen0_Req_Vld;
64675                   	assign ReqRdPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b000 | Gen0_Req_Opc == 3'b001 | Gen0_Req_Opc == 3'b010 );
64676                   	assign RdPendCntInc = ReqRdPending &amp; Gen0_Req_Rdy;
64677                   	assign RdPendCntDec =
64678                   				GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy
64679                   		&amp;	( GenLcl_Rsp_Opc == 3'b000 | GenLcl_Rsp_Opc == 3'b001 | GenLcl_Rsp_Opc == 3'b010 );
64680                   	assign RdPendCntEn = RdPendCntInc ^ RdPendCntDec;
64681                   	assign u_76e9 = RdPendCnt + 1'b1;
64682                   	assign u_2ee2 = RdPendCnt - 1'b1;
64683                   	assign ReqWrPending = ReqPending &amp; ( Gen0_Req_Opc == 3'b100 | Gen0_Req_Opc == 3'b101 );
64684                   	assign WrPendCntInc = ReqWrPending &amp; Gen0_Req_Rdy;
64685                   	assign WrPendCntDec = GenLcl_Rsp_Last &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy &amp; ( GenLcl_Rsp_Opc == 3'b100 | GenLcl_Rsp_Opc == 3'b101 );
64686                   	assign WrPendCntEn = WrPendCntInc ^ WrPendCntDec;
64687                   	assign u_1b09 = WrPendCnt + 1'b1;
64688                   	assign u_1eb6 = WrPendCnt - 1'b1;
64689                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64690      1/1          		if ( ! Sys_Clk_RstN )
64691      1/1          			u_e30 &lt;= #1.0 ( 1'b1 );
64692      1/1          		else if ( Gen0_Req_Vld &amp; Gen0_Req_Rdy )
64693      1/1          			u_e30 &lt;= #1.0 ( Gen0_Req_Last );
                        MISSING_ELSE
64694                   	assign uRdPendCntNext_caseSel = { ~ RdPendCntInc &amp; RdPendCntDec , RdPendCntInc &amp; ~ RdPendCntDec } ;
64695                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64696      1/1          		if ( ! Sys_Clk_RstN )
64697      1/1          			RdPendCnt &lt;= #1.0 ( 1'b0 );
64698      1/1          		else if ( RdPendCntEn )
64699      1/1          			RdPendCnt &lt;= #1.0 ( RdPendCntNext );
                        MISSING_ELSE
64700                   	always @( RdPendCnt or uRdPendCntNext_caseSel or u_2ee2 or u_76e9 ) begin
64701      1/1          		case ( uRdPendCntNext_caseSel )
64702      1/1          			2'b01   : RdPendCntNext = u_76e9 ;
64703      1/1          			2'b10   : RdPendCntNext = u_2ee2 ;
64704      1/1          			2'b0    : RdPendCntNext = RdPendCnt ;
64705      1/1          			default : RdPendCntNext = 1'b0 ;
64706                   		endcase
64707                   	end
64708                   	assign uWrPendCntNext_caseSel = { ~ WrPendCntInc &amp; WrPendCntDec , WrPendCntInc &amp; ~ WrPendCntDec } ;
64709                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64710      1/1          		if ( ! Sys_Clk_RstN )
64711      1/1          			WrPendCnt &lt;= #1.0 ( 1'b0 );
64712      1/1          		else if ( WrPendCntEn )
64713      1/1          			WrPendCnt &lt;= #1.0 ( WrPendCntNext );
                        MISSING_ELSE
64714                   	always @( WrPendCnt or uWrPendCntNext_caseSel or u_1b09 or u_1eb6 ) begin
64715      1/1          		case ( uWrPendCntNext_caseSel )
64716      1/1          			2'b01   : WrPendCntNext = u_1b09 ;
64717      1/1          			2'b10   : WrPendCntNext = u_1eb6 ;
64718      1/1          			2'b0    : WrPendCntNext = WrPendCnt ;
64719      1/1          			default : WrPendCntNext = 1'b0 ;
64720                   		endcase
64721                   	end
64722                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64723      1/1          		if ( ! Sys_Clk_RstN )
64724      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
64725      1/1          		else	NoPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; WrPendCntNext == 1'b0 &amp; ~ ReqPending );
64726                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64727      1/1          		if ( ! Sys_Clk_RstN )
64728      1/1          			NoRdPendingTrans &lt;= #1.0 ( 1'b1 );
64729      1/1          		else	NoRdPendingTrans &lt;= #1.0 ( RdPendCntNext == 1'b0 &amp; ~ ReqRdPending );
64730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64731      1/1          		if ( ! Sys_Clk_RstN )
64732      1/1          			NoWrPendingTrans &lt;= #1.0 ( 1'b1 );
64733      1/1          		else	NoWrPendingTrans &lt;= #1.0 ( WrPendCntNext == 1'b0 &amp; ~ ReqWrPending );
64734                   	assign RxEcc_Rdy = Rx1_Rdy;
64735                   	assign Rx_Rdy = RxEcc_Rdy;
64736                   	assign WakeUp_Gen = Gen_Req_Vld;
64737                   	assign Sys_Pwr_WakeUp = WakeUp_Gen;
64738                   	assign Tx2Data = Tx1_Data [37:0];
64739                   	assign TxEcc_Data =
64740                   		{			{	Tx1_Data [107]
64741                   			,	Tx1_Data [106:93]
64742                   			,	Tx1_Data [92:89]
64743                   			,	Tx1_Data [88:87]
64744                   			,	Tx1_Data [86:80]
64745                   			,	Tx1_Data [79:49]
64746                   			,	Tx1_Data [48:41]
64747                   			,	Tx1_Data [40:38]
64748                   			}
64749                   		,
64750                   		Tx2Data
64751                   		};
64752                   	assign Tx_Data = { TxEcc_Data [107:38] , TxEcc_Data [37:0] };
64753                   	assign TxEcc_Head = Tx1_Head;
64754                   	assign Tx_Head = TxEcc_Head;
64755                   	assign TxEcc_Tail = Tx1_Tail;
64756                   	assign Tx_Tail = TxEcc_Tail;
64757                   	assign TxEcc_Vld = Tx1_Vld;
64758                   	assign Tx_Vld = TxEcc_Vld;
64759                   	assign Dbg_Rx_Data_Last = Rx1_Data [37];
64760                   	assign Dbg_Rx_Data_Err = Rx1_Data [36];
64761                   	assign Dbg_Rx_Data_Datum1_Be = Rx1_Data [17];
64762                   	assign Dbg_Rx_Data_Datum1_Byte = Rx1_Data [16:9];
64763                   	assign Dbg_Rx_Data_Datum0_Be = Rx1_Data [8];
64764                   	assign Dbg_Rx_Data_Datum0_Byte = Rx1_Data [7:0];
64765                   	assign Dbg_Rx_Data_Datum3_Be = Rx1_Data [35];
64766                   	assign Dbg_Rx_Data_Datum3_Byte = Rx1_Data [34:27];
64767                   	assign Dbg_Rx_Data_Datum2_Be = Rx1_Data [26];
64768                   	assign Dbg_Rx_Data_Datum2_Byte = Rx1_Data [25:18];
64769                   	assign Dbg_Rx_Hdr_Status = Rx1_Data [88:87];
64770                   	assign Dbg_Rx_Hdr_Addr = Rx1_Data [79:49];
64771                   	assign Dbg_Rx_Hdr_Lock = Rx1_Data [107];
64772                   	assign Dbg_Rx_Hdr_Echo = Rx1_Data [40:38];
64773                   	assign Dbg_Rx_Hdr_Len1 = Rx1_Data [86:80];
64774                   	assign Dbg_Rx_Hdr_User = Rx1_Data [48:41];
64775                   	assign Dbg_Rx_Hdr_Opc = Rx1_Data [92:89];
64776                   	assign Dbg_Rx_Hdr_RouteId = Rx1_Data [106:93];
64777                   	assign Dbg_Tx_Data_Last = Tx_Data [37];
64778                   	assign Dbg_Tx_Data_Err = Tx_Data [36];
64779                   	assign Dbg_Tx_Data_Datum1_Be = Tx_Data [17];
64780                   	assign Dbg_Tx_Data_Datum1_Byte = Tx_Data [16:9];
64781                   	assign Dbg_Tx_Data_Datum0_Be = Tx_Data [8];
64782                   	assign Dbg_Tx_Data_Datum0_Byte = Tx_Data [7:0];
64783                   	assign Dbg_Tx_Data_Datum3_Be = Tx_Data [35];
64784                   	assign Dbg_Tx_Data_Datum3_Byte = Tx_Data [34:27];
64785                   	assign Dbg_Tx_Data_Datum2_Be = Tx_Data [26];
64786                   	assign Dbg_Tx_Data_Datum2_Byte = Tx_Data [25:18];
64787                   	assign Dbg_Tx_Hdr_Status = Tx_Data [88:87];
64788                   	assign Dbg_Tx_Hdr_Addr = Tx_Data [79:49];
64789                   	assign Dbg_Tx_Hdr_Lock = Tx_Data [107];
64790                   	assign Dbg_Tx_Hdr_Echo = Tx_Data [40:38];
64791                   	assign Dbg_Tx_Hdr_Len1 = Tx_Data [86:80];
64792                   	assign Dbg_Tx_Hdr_User = Tx_Data [48:41];
64793                   	assign Dbg_Tx_Hdr_Opc = Tx_Data [92:89];
64794                   	assign Dbg_Tx_Hdr_RouteId = Tx_Data [106:93];
64795                   	assign Dbg_Stallnet_PENDINGTRANS = Dbg_Stall == 3'b001;
64796                   	assign Dbg_Stallnet_MONITOREDID = Dbg_Stall == 3'b011;
64797                   	assign Dbg_Stallnet_ORDERING = Dbg_Stall == 3'b100;
64798                   	assign Dbg_Stallnet_INTERLEAVING = Dbg_Stall == 3'b101;
64799                   	assign Dbg_Stallnet_SHAPING = Dbg_Stall == 3'b110;
64800                   	assign Dbg_Stallnet_SECURELOCK = Dbg_Stall == 3'b111;
64801                   	assign Dbg_Stallnet_REASSEMBLYBUFFER = Dbg_Stall == 3'b010;
64802                   	assign GenReqXfer = GenLcl_Req_Vld &amp; GenLcl_Req_Rdy;
64803                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
64804      1/1          			if ( ! Sys_Clk_RstN )
64805      1/1          				GenReqHead &lt;= #1.0 ( 1'b1 );
64806      1/1          			else if ( GenReqXfer )
64807      1/1          				GenReqHead &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
64808                   	// synopsys translate_off
64809                   	// synthesis translate_off
64810                   	always @( posedge Sys_Clk )
64811      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
64812      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( GenLcl_Req_Vld &amp; GenReqHead &amp; GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
64813      <font color = "grey">unreachable  </font>				dontStop = 0;
64814      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
64815      <font color = "grey">unreachable  </font>				if (!dontStop) begin
64816      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
64817      <font color = "grey">unreachable  </font>					$stop;
64818                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
64819                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
64820                   	// synthesis translate_on
64821                   	// synopsys translate_on
64822                   	// synopsys translate_off
64823                   	// synthesis translate_off
64824                   	always @( posedge Sys_Clk )
64825      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
64826      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b1 &amp; RdPendCntInc &amp; ~ RdPendCntDec ) !== 1'b0 ) begin
64827      <font color = "grey">unreachable  </font>				dontStop = 0;
64828      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
64829      <font color = "grey">unreachable  </font>				if (!dontStop) begin
64830      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt overflow.&quot; );
64831      <font color = "grey">unreachable  </font>					$stop;
64832                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
64833                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
64834                   	// synthesis translate_on
64835                   	// synopsys translate_on
64836                   	// synopsys translate_off
64837                   	// synthesis translate_off
64838                   	always @( posedge Sys_Clk )
64839      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
64840      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RdPendCnt == 1'b0 &amp; ~ RdPendCntInc &amp; RdPendCntDec ) !== 1'b0 ) begin
64841      <font color = "grey">unreachable  </font>				dontStop = 0;
64842      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
64843      <font color = "grey">unreachable  </font>				if (!dontStop) begin
64844      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RdPendCnt underflow.&quot; );
64845      <font color = "grey">unreachable  </font>					$stop;
64846                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
64847                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
64848                   	// synthesis translate_on
64849                   	// synopsys translate_on
64850                   	// synopsys translate_off
64851                   	// synthesis translate_off
64852                   	always @( posedge Sys_Clk )
64853      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
64854      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b1 &amp; WrPendCntInc &amp; ~ WrPendCntDec ) !== 1'b0 ) begin
64855      <font color = "grey">unreachable  </font>				dontStop = 0;
64856      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
64857      <font color = "grey">unreachable  </font>				if (!dontStop) begin
64858      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt overflow.&quot; );
64859      <font color = "grey">unreachable  </font>					$stop;
64860                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
64861                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
64862                   	// synthesis translate_on
64863                   	// synopsys translate_on
64864                   	// synopsys translate_off
64865                   	// synthesis translate_off
64866                   	always @( posedge Sys_Clk )
64867      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
64868      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrPendCnt == 1'b0 &amp; ~ WrPendCntInc &amp; WrPendCntDec ) !== 1'b0 ) begin
64869      <font color = "grey">unreachable  </font>				dontStop = 0;
64870      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
64871      <font color = "grey">unreachable  </font>				if (!dontStop) begin
64872      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrPendCnt underflow.&quot; );
64873      <font color = "grey">unreachable  </font>					$stop;
64874                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
64875                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod40.html" >rsnoc_z_H_R_G_G2_U_U_30b8c0ab</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       64379
 EXPRESSION (u_1553 ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod40.html" >rsnoc_z_H_R_G_G2_U_U_30b8c0ab</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">53</td>
<td class="rt">34</td>
<td class="rt">64.15 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">962</td>
<td class="rt">736</td>
<td class="rt">76.51 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">481</td>
<td class="rt">373</td>
<td class="rt">77.55 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">481</td>
<td class="rt">363</td>
<td class="rt">75.47 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">53</td>
<td class="rt">34</td>
<td class="rt">64.15 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">962</td>
<td class="rt">736</td>
<td class="rt">76.51 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">481</td>
<td class="rt">373</td>
<td class="rt">77.55 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">481</td>
<td class="rt">363</td>
<td class="rt">75.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[30:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod40.html" >rsnoc_z_H_R_G_G2_U_U_30b8c0ab</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">39</td>
<td class="rt">39</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64376</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64563</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64690</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64696</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">64701</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64710</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">64715</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64723</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64727</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64731</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">64804</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64364      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64365      			u_b27a <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
64366      		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
64367      			u_b27a <= #1.0 ( CxtReq_OrdPtr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64370      			u_117e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
64371      		else if ( CxtEn_Load )
           		     <font color = "green">-2-</font>  
64372      			u_117e <= #1.0 ( CxtReq_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64376      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64377      			u_e44a <= #1.0 ( 4'b1111 );
           <font color = "green">			==></font>
64378      		else if ( u_1553 ^ ( Rsp_PktLast & Rsp_PktNext & u_1447 ) )
           		     <font color = "green">-2-</font>  
64379      			u_e44a <= #1.0 ( u_1553 ? Cxt_0 [3:0] + 4'b0001 : Cxt_0 [3:0] - 4'b0001 );
           			                        <font color = "green">-3-</font>  
           			                        <font color = "green">==></font>  
           			                        <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64563      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64564      			u_8484 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
64565      		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
64566      			u_8484 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64690      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64691      			u_e30 <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
64692      		else if ( Gen0_Req_Vld & Gen0_Req_Rdy )
           		     <font color = "green">-2-</font>  
64693      			u_e30 <= #1.0 ( Gen0_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64696      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64697      			RdPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
64698      		else if ( RdPendCntEn )
           		     <font color = "green">-2-</font>  
64699      			RdPendCnt <= #1.0 ( RdPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64701      		case ( uRdPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
64702      			2'b01   : RdPendCntNext = u_76e9 ;
           <font color = "green">			==></font>
64703      			2'b10   : RdPendCntNext = u_2ee2 ;
           <font color = "green">			==></font>
64704      			2'b0    : RdPendCntNext = RdPendCnt ;
           <font color = "green">			==></font>
64705      			default : RdPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64710      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64711      			WrPendCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
64712      		else if ( WrPendCntEn )
           		     <font color = "green">-2-</font>  
64713      			WrPendCnt <= #1.0 ( WrPendCntNext );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64715      		case ( uWrPendCntNext_caseSel )
           		<font color = "green">-1-</font>                      
64716      			2'b01   : WrPendCntNext = u_1b09 ;
           <font color = "green">			==></font>
64717      			2'b10   : WrPendCntNext = u_1eb6 ;
           <font color = "green">			==></font>
64718      			2'b0    : WrPendCntNext = WrPendCnt ;
           <font color = "green">			==></font>
64719      			default : WrPendCntNext = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64723      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64724      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
64725      		else	NoPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & WrPendCntNext == 1'b0 & ~ ReqPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64727      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64728      			NoRdPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
64729      		else	NoRdPendingTrans <= #1.0 ( RdPendCntNext == 1'b0 & ~ ReqRdPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
64732      			NoWrPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
64733      		else	NoWrPendingTrans <= #1.0 ( WrPendCntNext == 1'b0 & ~ ReqWrPending );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
64804      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
64805      				GenReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
64806      			else if ( GenReqXfer )
           			     <font color = "green">-2-</font>  
64807      				GenReqHead <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2493">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_30b8c0ab">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
