<source>
<!-- Page name -->
<project>
   Interconnection System
</project>

<!-- Authors worked on -->
<assembly>
	<author login="xkobie00">Petr Kobiersky</author>
</assembly>

<!-- Features - describe features -->
<features>
	<item>Full duplex internal bus with packet oriented communication</item>
	<item>Tree architecture based on Root, Endpoints and Switches</item>
	<item>Link characteristics: Upstream and Downstream port, 128/64 data
		width at 125 MHz</item>
	<item>Programmable busmaster controller based on embedded PowerPC
		processor</item>
</features>

<!-- Bugs - describe functionality -->
<bugs>
   <item>Not known bugs</item>
</bugs>

<!-- What have to be done -->
<todo>
   <item>Hardware testing</item>
</todo>


<!-- Short project description -->
<description>
   <p>
		Overview of Interconnection system. See HW section
		(<a href="http://www.liberouter.org/vhdl_design/generated/HEAD_ICS_hw.php">
		link</a>) for list of available components. 
	   
   </p>
</description>


<!-- *********************** Other description  *********************** -->

<body>
  <h1>Main components</h1>

  <h2>Internal Bus</h2>
  <p>
     <ul>
        <li><ref_comp ref="ib_sim" tag_id="HEAD">Internal Bus Simulation Component</ref_comp></li>
        <li><ref_comp ref="ib_switch" tag_id="HEAD">Internal Bus Switch</ref_comp></li>
        <li><ref_comp ref="ib_endpoint" tag_id="HEAD">Internal Bus Endpoint</ref_comp></li>
        <li><ref_comp ref="ib_async" tag_id="HEAD">Internal Bus Async FIFO</ref_comp></li>
     </ul>
  </p>

  <h2>Local Bus</h2>
  <p>
     <ul>
        <li><ref_comp ref="lb_root" tag_id="HEAD">Local Bus Root</ref_comp></li>
        <li><ref_comp ref="lb_switch" tag_id="HEAD">Local Bus Switch</ref_comp></li>
        <li><ref_comp ref="lb_endpoint" tag_id="HEAD">Local Bus Endpoint</ref_comp></li>
        <li><ref_comp ref="mi32_sim" tag_id="HEAD">MI32 Simulation component</ref_comp></li>
        <li><ref_comp ref="mi32tobm" tag_id="HEAD">MI32 to Busmaster Endpoint</ref_comp></li>
        <li><ref_comp ref="lb8_16_ios_bridge" tag_id="HEAD">8b to 16b Local Bus bridge</ref_comp></li>
        <li><ref_comp ref="lb16_8_ios_bridge" tag_id="HEAD">16b to 8b Local Bus bridge</ref_comp></li>
        <li><ref_comp ref="lb_afifo" tag_id="HEAD">Local Bus Asynchronous FIFO</ref_comp></li>
     </ul>
  </p>

  <h2>Control Bus</h2>
  <p>
   <ul>
      <li><ref_comp ref="cb_root" tag_id="HEAD">Control Bus Root</ref_comp></li>
      <li><ref_comp ref="cb_endpoint" tag_id="HEAD">Control Bus Endpoint</ref_comp></li>
   </ul>
  </p>
   
  <h2>Sofware Buffers</h2>
  <p>
   <ul>
      <li><ref_comp ref="sw_rxbuf">SW_RXBUF</ref_comp>
         - Software Buffer for packet reception</li>
         <li><ref_comp ref="sw_txbuf">SW_TXBUF</ref_comp>
         - Software Buffer for packet transmission</li>
         <li><ref_comp ref="sw_1rx_4tx_buf">SW_1RX_4TX_BUF</ref_comp>
         - Top level with 4 SW_TXBUFs and 1 SW_RXBUF</li>
      </ul>
   </p>

   <h2>New architecture of DMA transfers</h2>
   <p>
   <ul>
      <li>
         <ref_comp ref="rxtx_buffers">RXTX Buffers</ref_comp>
         - top level cover for generic number of RX/TX buffers and appropriate
         number of DMA Controllers
      </li>
      <li>
         <ref_comp ref="sw_rxbuf_top">RX buffer</ref_comp>
         - generic RX buffer with new DMA interface
      </li>
      <li>
         <ref_comp ref="sw_txbuf_top">TX buffer</ref_comp>
         - generic TX buffer with new DMA interface
      </li>
   </ul>
   </p>

</body>

</source>
