# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:21:04 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 16:21:05 on Dec 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:21:05 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Loading entity VGA_86_image
# End time: 16:21:05 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:21:05 on Dec 10,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# ** Error: (vcom-11) Could not find work.clock_40.
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(28): (vcom-1195) Cannot find expanded name "work.clock_40".
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(28): Unknown expanded name.
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd(47): VHDL Compiler exiting
# End time: 16:21:05 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./VGA_86_run_msim_rtl_vhdl.do line 11
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}"
