* c:\fossee\esim\library\subcircuitlibrary\74hc32\74hc32.cir

* u2  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ d_or
* u3  net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ d_or
* u4  net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad8_ d_or
* u5  net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad11_ d_or
* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ ? net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ ? port
a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u1-pad3_ u2
a2 [net-_u1-pad4_ net-_u1-pad5_ ] net-_u1-pad6_ u3
a3 [net-_u1-pad9_ net-_u1-pad10_ ] net-_u1-pad8_ u4
a4 [net-_u1-pad12_ net-_u1-pad13_ ] net-_u1-pad11_ u5
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u2 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u3 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u4 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, NgSpice Name: d_or
.model u5 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
