[View]
Entity=clink_receiver
Architecture=SCH
TopLevelType=1
[file:.\..\..\src\clink\HDL\serdes_top_2ch.bde]
Enabled=1
[file:.\..\..\IP\clink_receiver\clink_receiver_funcsim.vhdl]
Enabled=1
[file:.\..\..\IP\clink_clk_7x80MHz\clink_clk_7x80MHz_funcsim.vhdl]
Enabled=1
[file:.\..\..\IP\clink_deserializer_1ch\clink_deserializer_1ch_funcsim.vhdl]
Enabled=1
[file:.\..\..\src\clink\HDL\scd_deserializer_2ch.bde]
Enabled=1
[file:.\..\..\src\clink\HDL\scd_clink_receiver_2ch.bde]
Enabled=1
[file:.\compile\scd_clink_receiver_2ch.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\src\clink\HDL\clink_receiver_2ch.vhd]
Enabled=1
[file:.\..\..\src\clink\HDL\clink_receiver.vhd]
Enabled=1
[file:.\..\..\src\FPA\PelicanD\HDL\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\src\Clink_receiver_tb.bde]
Enabled=1
[file:.\..\..\..\src\clink\HDL\clink_receiver.vhd]
Enabled=1
[file:.\..\..\..\src\clink\HDL\scd_clink_receiver_2ch.bde]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\..\..\IP\clink_clk_7x80MHz\clink_clk_7x80MHz_funcsim.vhdl]
Enabled=1
