$date
	Mon Nov  9 12:09:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkflipflop_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 & reset $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$scope module da $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var wire 1 & reset $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
x)
0(
x'
0&
0%
0$
0#
x"
x!
$end
#100
0'
0)
0*
1&
1%
#115
1!
0"
1#
#200
1'
1*
1(
0&
0%
1$
#230
0#
#300
0*
1%
#345
0'
0(
0!
1"
1#
#400
1'
1)
1*
0%
0$
#460
0#
#500
0'
0)
0*
1%
#575
1!
0"
1#
#600
1'
1*
1(
0%
1$
#690
0#
#700
0*
1%
#800
0'
1*
0(
0%
0$
#805
1#
#920
0#
#1035
1#
