{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575703063792 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ect_ert EP3C25F324I7 " "Selected device EP3C25F324I7 for design \"ect_ert\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575703063956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575703064118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575703064118 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2362 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575703064555 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2363 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575703064555 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2364 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575703064555 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2365 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575703064555 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[4\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2366 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575703064555 ""}  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2362 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1575703064555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575703065136 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "99.99 1 0 2 " "Fitter is preserving placement for 99.99 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 2 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1575703066188 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324C7 " "Device EP3C25F324C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575703066466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C7 " "Device EP3C40F324C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575703066466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324I7 " "Device EP3C40F324I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575703066466 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575703066466 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 16552 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575703066680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 16554 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575703066680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 16556 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575703066680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 16558 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575703066680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 16560 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575703066680 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575703066680 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575703066724 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575703066818 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1575703070386 ""}
{ "Info" "ISTA_SDC_FOUND" "ect_ert.out.sdc " "Reading SDC File: 'ect_ert.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575703070438 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "demod_clk " "Node: demod_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575703070465 "|ect_ert|demod_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575703070465 "|ect_ert|clk_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_sck " "Node: spi_sck was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575703070465 "|ect_ert|spi_sck"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_ctl:all_sys_ctl\|sys_rst " "Node: sys_ctl:all_sys_ctl\|sys_rst was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575703070465 "|ect_ert|sys_ctl:all_sys_ctl|sys_rst"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1575703070567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1575703070567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1575703070567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1575703070567 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: all_sys_ctl\|ip_pll_ctrl\|altpll_component\|auto_generated\|pll1\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1575703070567 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1575703070567 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk " "Virtual clock clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1575703070568 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575703070570 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575703070571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575703070571 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000          clk " "  25.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575703070571 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575703070571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "demod_clk  " "Promoted node demod_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "demod_clk~clkctrl Global Clock " "Promoted demod_clk~clkctrl to use location or clock signal Global Clock" {  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 112 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 15961 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ect_adc_clk~0 " "Destination node ect_adc_clk~0" {  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 53 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ect_adc_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7980 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demod_clk~0 " "Destination node demod_clk~0" {  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 112 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 15044 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575703070769 ""}  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 112 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2464 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "demod_ctl:ect_demod_ctl\|acc_clr  " "Promoted node demod_ctl:ect_demod_ctl\|acc_clr " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "demod_ctl:ect_demod_ctl\|acc_clr~clkctrl Global Clock " "Promoted demod_ctl:ect_demod_ctl\|acc_clr~clkctrl to use location or clock signal Global Clock" {  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 63 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|acc_clr~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 15962 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demod_ctl:ect_demod_ctl\|acc_clr~1 " "Destination node demod_ctl:ect_demod_ctl\|acc_clr~1" {  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 63 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|acc_clr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 15003 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575703070769 ""}  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 63 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|acc_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2243 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_clk  " "Promoted node sys_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "sys_clk~clkctrl Global Clock " "Promoted sys_clk~clkctrl to use location or clock signal Global Clock" {  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 82 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 15960 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ect_dac_clk~0 " "Destination node ect_dac_clk~0" {  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 56 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ect_dac_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7981 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575703070769 ""}  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 82 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2463 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_ctl:all_sys_ctl\|always1~0  " "Promoted node sys_ctl:all_sys_ctl\|always1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "sys_ctl:all_sys_ctl\|always1~0clkctrl Global Clock " "Promoted sys_ctl:all_sys_ctl\|always1~0clkctrl to use location or clock signal Global Clock" {  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|always1~0clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 15964 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070770 ""}  } { { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|always1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7997 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Promoted node sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070770 ""}  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|ip_pll:ip_pll_ctrl|altpll:altpll_component|ip_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2362 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Promoted node sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070770 ""}  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|ip_pll:ip_pll_ctrl|altpll:altpll_component|ip_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2362 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4) " "Promoted node sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070770 ""}  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|ip_pll:ip_pll_ctrl|altpll:altpll_component|ip_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2362 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_4) " "Promoted node sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070770 ""}  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|ip_pll:ip_pll_ctrl|altpll:altpll_component|ip_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2362 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_4) " "Promoted node sys_ctl:all_sys_ctl\|ip_pll:ip_pll_ctrl\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070770 ""}  } { { "db/ip_pll_altpll.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/db/ip_pll_altpll.v" 92 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|ip_pll:ip_pll_ctrl|altpll:altpll_component|ip_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2362 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_ctl:all_sys_ctl\|rst_nr1  " "Promoted node sys_ctl:all_sys_ctl\|rst_nr1 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "sys_ctl:all_sys_ctl\|rst_nr1~clkctrl Global Clock " "Promoted sys_ctl:all_sys_ctl\|rst_nr1~clkctrl to use location or clock signal Global Clock" {  } { { "../src/sys_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/sys_ctl.v" 78 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|rst_nr1~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 15965 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070770 ""}  } { { "../src/sys_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/sys_ctl.v" 78 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|rst_nr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2428 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_ctl:all_sys_ctl\|sys_rst  " "Promoted node sys_ctl:all_sys_ctl\|sys_rst " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "sys_ctl:all_sys_ctl\|sys_rst~clkctrl Global Clock " "Promoted sys_ctl:all_sys_ctl\|sys_rst~clkctrl to use location or clock signal Global Clock" {  } { { "../src/sys_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/sys_ctl.v" 34 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|sys_rst~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 15963 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ect_adc_clk~0 " "Destination node ect_adc_clk~0" {  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 53 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ect_adc_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7980 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ect_dac_clk~0 " "Destination node ect_dac_clk~0" {  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 56 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ect_dac_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7981 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_clk " "Destination node sys_clk" {  } { { "../src/ect_ert.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/ect_ert.v" 82 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2463 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demod_ctl:ect_demod_ctl\|ect_pga\[0\]~2 " "Destination node demod_ctl:ect_demod_ctl\|ect_pga\[0\]~2" {  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 182 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|ect_pga[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7965 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demod_ctl:ect_demod_ctl\|ect_pga\[1\]~6 " "Destination node demod_ctl:ect_demod_ctl\|ect_pga\[1\]~6" {  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 182 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|ect_pga[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7969 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demod_ctl:ect_demod_ctl\|ect_pga\[2\]~10 " "Destination node demod_ctl:ect_demod_ctl\|ect_pga\[2\]~10" {  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 182 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|ect_pga[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7973 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demod_ctl:ect_demod_ctl\|spi_data~4936 " "Destination node demod_ctl:ect_demod_ctl\|spi_data~4936" {  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 86 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|spi_data~4936 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 10779 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demod_ctl:ect_demod_ctl\|spi_data~4945 " "Destination node demod_ctl:ect_demod_ctl\|spi_data~4945" {  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 86 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|spi_data~4945 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 10799 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "demod_ctl:ect_demod_ctl\|ect_pga\[3\]~14 " "Destination node demod_ctl:ect_demod_ctl\|ect_pga\[3\]~14" {  } { { "../src/demod_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/demod_ctl.v" 182 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { demod_ctl:ect_demod_ctl|ect_pga[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 7977 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575703070771 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575703070771 ""}  } { { "../src/sys_ctl.v" "" { Text "D:/project/quartus/zjg/emb_V2.4_V2.5 3/src/sys_ctl.v" 34 -1 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctl:all_sys_ctl|sys_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 0 { 0 ""} 0 2426 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575703070771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575703073518 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575703073544 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575703073546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575703073561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575703073577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575703073588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575703073592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575703073603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575703073603 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575703073860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575703076071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575703076230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575703076250 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575703076329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575703076330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575703076558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "100.00 " "Router is attempting to preserve 100.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1575703077229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575703077272 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575703077272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575703077471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575703077473 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1575703077473 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575703077473 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575703077520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575703078019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575703079009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575703079041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575703080368 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575703081959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/output_files/ect_ert.fit.smsg " "Generated suppressed messages file D:/project/quartus/zjg/emb_V2.4_V2.5 3/quartus/output_files/ect_ert.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575703083585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1120 " "Peak virtual memory: 1120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575703085090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 15:18:05 2019 " "Processing ended: Sat Dec 07 15:18:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575703085090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575703085090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575703085090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575703085090 ""}
