Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Feb 12 23:19:32 2025
| Host         : comp541-1sp25-kalebw02.cs.unc.edu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file io_demo_timing_summary_routed.rpt -pb io_demo_timing_summary_routed.pb -rpx io_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : io_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.470        0.000                      0                  213        0.131        0.000                      0                  213        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.470        0.000                      0                  213        0.131        0.000                      0                  213        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 2.951ns (41.464%)  route 4.166ns (58.536%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.136    12.446    snd/count0_carry__2_n_0
    SLICE_X4Y98          FDRE                                         r  snd/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604    15.027    snd/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  snd/count_reg[12]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.335    14.915    snd/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 2.951ns (41.464%)  route 4.166ns (58.536%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.136    12.446    snd/count0_carry__2_n_0
    SLICE_X4Y98          FDRE                                         r  snd/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604    15.027    snd/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  snd/count_reg[13]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.335    14.915    snd/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 2.951ns (41.464%)  route 4.166ns (58.536%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.136    12.446    snd/count0_carry__2_n_0
    SLICE_X4Y98          FDRE                                         r  snd/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604    15.027    snd/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  snd/count_reg[14]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.335    14.915    snd/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 2.951ns (41.464%)  route 4.166ns (58.536%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.136    12.446    snd/count0_carry__2_n_0
    SLICE_X4Y98          FDRE                                         r  snd/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.604    15.027    snd/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  snd/count_reg[15]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.335    14.915    snd/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 2.951ns (42.444%)  route 4.002ns (57.556%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.971    12.281    snd/count0_carry__2_n_0
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.588    15.010    snd/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[20]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 2.951ns (42.444%)  route 4.002ns (57.556%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.971    12.281    snd/count0_carry__2_n_0
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.588    15.010    snd/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[21]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 2.951ns (42.444%)  route 4.002ns (57.556%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.971    12.281    snd/count0_carry__2_n_0
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.588    15.010    snd/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[22]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 2.951ns (42.444%)  route 4.002ns (57.556%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.971    12.281    snd/count0_carry__2_n_0
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.588    15.010    snd/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[23]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 2.951ns (42.538%)  route 3.986ns (57.462%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.956    12.266    snd/count0_carry__2_n_0
    SLICE_X4Y102         FDRE                                         r  snd/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.588    15.010    snd/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  snd/count_reg[28]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 2.951ns (42.538%)  route 3.986ns (57.462%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.726     5.329    keyb/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  keyb/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  keyb/keyb_char_reg[6]/Q
                         net (fo=17, routed)          1.044     6.891    keyb/data1[2]
    SLICE_X2Y97          LUT5 (Prop_lut5_I1_O)        0.124     7.015 f  keyb/count1_carry_i_11/O
                         net (fo=5, routed)           0.642     7.657    keyb/count1_carry_i_11_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.124     7.781 r  keyb/count1_carry_i_7/O
                         net (fo=11, routed)          0.625     8.406    keyb/keyb_char_reg[2]_1[1]
    SLICE_X3Y95          LUT3 (Prop_lut3_I0_O)        0.124     8.530 r  keyb/count1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.530    snd/count0_carry_i_4_0[1]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.080 r  snd/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.080    snd/count1_carry_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.194 r  snd/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    snd/count1_carry__0_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.507 r  snd/count1_carry__1/O[3]
                         net (fo=2, routed)           0.718    10.225    snd/count1[11]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.306    10.531 r  snd/count0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.531    snd/count0_carry__0_i_7_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.081 r  snd/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.081    snd/count0_carry__0_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.195 r  snd/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    11.196    snd/count0_carry__1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  snd/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.956    12.266    snd/count0_carry__2_n_0
    SLICE_X4Y102         FDRE                                         r  snd/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.588    15.010    snd/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  snd/count_reg[29]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.335    14.820    snd/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  2.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.891%)  route 0.146ns (29.109%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    snd/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.145     1.809    snd/count_reg[18]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.969 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    snd/count_reg[16]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.024 r  snd/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    snd/count_reg[20]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    snd/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[20]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    snd/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.517%)  route 0.146ns (28.483%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    snd/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.145     1.809    snd/count_reg[18]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.969 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    snd/count_reg[16]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.035 r  snd/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.035    snd/count_reg[20]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    snd/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[22]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    snd/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.844%)  route 0.146ns (27.156%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    snd/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.145     1.809    snd/count_reg[18]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.969 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    snd/count_reg[16]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.060 r  snd/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.060    snd/count_reg[20]_i_1_n_6
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    snd/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[21]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    snd/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.391ns (72.844%)  route 0.146ns (27.156%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    snd/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.145     1.809    snd/count_reg[18]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.969 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    snd/count_reg[16]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.060 r  snd/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.060    snd/count_reg[20]_i_1_n_4
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    snd/clk_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  snd/count_reg[23]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    snd/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 keyb/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    keyb/clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  keyb/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  keyb/bits_reg[0]/Q
                         net (fo=3, routed)           0.098     1.762    keyb/bits_reg_n_0_[0]
    SLICE_X1Y96          FDRE                                         r  keyb/keyb_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.877     2.042    keyb/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  keyb/keyb_char_reg[0]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.057     1.593    keyb/keyb_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.995%)  route 0.146ns (27.005%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    snd/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.145     1.809    snd/count_reg[18]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.969 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    snd/count_reg[16]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.009 r  snd/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    snd/count_reg[20]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.063 r  snd/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.063    snd/count_reg[24]_i_1_n_7
    SLICE_X4Y101         FDRE                                         r  snd/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    snd/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  snd/count_reg[24]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    snd/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keyb/bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.605     1.524    keyb/clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  keyb/bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  keyb/bits_reg[7]/Q
                         net (fo=4, routed)           0.114     1.779    keyb/bits_reg_n_0_[7]
    SLICE_X2Y97          FDRE                                         r  keyb/bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.878     2.043    keyb/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  keyb/bits_reg[6]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.063     1.603    keyb/bits_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.405ns (73.534%)  route 0.146ns (26.466%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    snd/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.145     1.809    snd/count_reg[18]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.969 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    snd/count_reg[16]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.009 r  snd/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    snd/count_reg[20]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.074 r  snd/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.074    snd/count_reg[24]_i_1_n_5
    SLICE_X4Y101         FDRE                                         r  snd/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    snd/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  snd/count_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    snd/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.307%)  route 0.145ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.605     1.524    keyb/clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  keyb/temp_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  keyb/temp_char_reg[20]/Q
                         net (fo=1, routed)           0.145     1.810    keyb/temp_char[20]
    SLICE_X1Y98          FDRE                                         r  keyb/keyb_char_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.878     2.043    keyb/clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  keyb/keyb_char_reg[28]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.070     1.610    keyb/keyb_char_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 snd/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.430ns (74.683%)  route 0.146ns (25.317%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.604     1.523    snd/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  snd/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  snd/count_reg[18]/Q
                         net (fo=4, routed)           0.145     1.809    snd/count_reg[18]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.969 r  snd/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.970    snd/count_reg[16]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.009 r  snd/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    snd/count_reg[20]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.099 r  snd/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.099    snd/count_reg[24]_i_1_n_6
    SLICE_X4Y101         FDRE                                         r  snd/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.868     2.034    snd/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  snd/count_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    snd/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     disp/c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     disp/c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y93     disp/c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     disp/c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     disp/c_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     disp/c_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     disp/c_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     disp/c_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y95     disp/c_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     disp/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     disp/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     disp/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     disp/c_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     disp/c_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     disp/c_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     disp/c_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     disp/c_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     disp/c_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     disp/c_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     disp/c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     disp/c_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     disp/c_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     disp/c_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     disp/c_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     disp/c_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     disp/c_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     disp/c_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     disp/c_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y95     disp/c_reg[19]/C



