{
  "exploitdb": [],
  "itw": [
    {
      "id": "CVE-2021-1104",
      "description": "The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service.",
      "referenceURL": "https://nvd.nist.gov/vuln/detail/CVE-2021-1104",
      "reportURL": "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/",
      "timeStamp": "2021-08-23T20:30:00Z"
    }
  ],
  "trickest": [],
  "nomisec": [],
  "nuclei": [],
  "metasploit": [],
  "holloways": [],
  "openpoc": [
    {
      "cve": "CVE-2021-1104",
      "url": "https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/",
      "added_at": "2021-08-23T20:30:00Z",
      "score": 0,
      "template_for": ""
    }
  ]
}
