-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Sun May  6 00:25:37 2018
-- Host        : DESKTOP-0TVA1SK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_image_filter_1_0 -prefix
--               design_1_image_filter_1_0_ design_1_image_filter_0_0_sim_netlist.vhdl
-- Design      : design_1_image_filter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_AXIvideo2Mat is
  port (
    ap_rst : out STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    img_data_stream_0_V_din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    input_img_rows_V_c_empty_n : in STD_LOGIC;
    input_img_rows_V_c18_full_n : in STD_LOGIC;
    input_img_cols_V_c19_full_n : in STD_LOGIC;
    input_img_cols_V_c_empty_n : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    input_img_data_strea_full_n : in STD_LOGIC;
    input_img_data_strea_1_full_n : in STD_LOGIC;
    input_img_data_strea_2_full_n : in STD_LOGIC;
    start_for_CvtColor_U0_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end design_1_image_filter_1_0_AXIvideo2Mat;

architecture STRUCTURE of design_1_image_filter_1_0_AXIvideo2Mat is
  signal AXI_video_strm_V_data_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_data_out : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[1][0]\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_NS_fsm2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_0\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_1\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_2\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__0_n_3\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_n_2\ : STD_LOGIC;
  signal \ap_NS_fsm2_carry__1_n_3\ : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_1_n_0 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_2_n_0 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_3_n_0 : STD_LOGIC;
  signal ap_NS_fsm2_carry_i_4_n_0 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_0 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_1 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_2 : STD_LOGIC;
  signal ap_NS_fsm2_carry_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__0_n_1\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__0_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__0_n_3\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__1_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter02_carry__1_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter02_carry_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter02_carry_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter02_carry_i_3_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter02_carry_i_4_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter02_carry_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter02_carry_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter02_carry_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter02_carry_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_0 : STD_LOGIC;
  signal \^ap_rst\ : STD_LOGIC;
  signal axi_data_V1_i_reg_181 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V1_i_reg_181[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_181[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_1_i_reg_236 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_1_i_reg_236[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_236[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_3_i_reg_295 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_3_i_reg_295[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_295[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V1_i_reg_171 : STD_LOGIC;
  signal \axi_last_V1_i_reg_171[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_3_i_reg_283 : STD_LOGIC;
  signal \axi_last_V_3_i_reg_283[0]_i_1_n_0\ : STD_LOGIC;
  signal brmerge_i_reg_445 : STD_LOGIC;
  signal brmerge_i_reg_4450 : STD_LOGIC;
  signal \brmerge_i_reg_445[0]_i_1_n_0\ : STD_LOGIC;
  signal \brmerge_i_reg_445[0]_i_2_n_0\ : STD_LOGIC;
  signal \brmerge_i_reg_445[0]_i_3_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_272[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_272[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_272_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_i_reg_213 : STD_LOGIC;
  signal \eol_i_reg_213[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_i_reg_213_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_reg_225 : STD_LOGIC;
  signal \eol_reg_225[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_reg_225_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond2_i_fu_334_p2 : STD_LOGIC;
  signal exitcond_i_fu_345_p2 : STD_LOGIC;
  signal exitcond_i_reg_4360 : STD_LOGIC;
  signal \exitcond_i_reg_436[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_436_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_339_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_V_reg_431 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_reg_431_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_431_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_431_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_431_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_431_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_431_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_431_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_431_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_431_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_431_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_431_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_431_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_431_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_431_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_431_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_431_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_431_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_431_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_431_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_431_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_431_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_431_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_431_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_431_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_431_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_431_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_431_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_431_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_431_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_431_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sof_1_i_fu_100 : STD_LOGIC;
  signal sof_1_i_fu_1000 : STD_LOGIC;
  signal \sof_1_i_fu_100[0]_i_1_n_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  signal t_V_6_reg_202 : STD_LOGIC;
  signal \t_V_6_reg_202[0]_i_4_n_0\ : STD_LOGIC;
  signal t_V_6_reg_202_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \t_V_6_reg_202_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_6_reg_202_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal t_V_reg_191 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_reg_407 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_last_V_reg_415 : STD_LOGIC;
  signal \^video_in_tready\ : STD_LOGIC;
  signal NLW_ap_NS_fsm2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_enable_reg_pp1_iter02_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_enable_reg_pp1_iter02_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_enable_reg_pp1_iter02_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_enable_reg_pp1_iter02_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_reg_431_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_431_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t_V_6_reg_202_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_rd_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_wr_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair22";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[11]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[13]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[15]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[16]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[17]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[18]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[19]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[21]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[23]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[7]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_181[9]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_295[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_295[21]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_295[22]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_295[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_last_V1_i_reg_171[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \brmerge_i_reg_445[0]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \brmerge_i_reg_445[0]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \brmerge_i_reg_445[0]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \exitcond_i_reg_436[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sof_1_i_fu_100[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[12]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[16]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[17]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[18]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[19]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[20]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[21]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[22]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_407[9]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_415[0]_i_2\ : label is "soft_lutpair11";
begin
  Q(0) <= \^q\(0);
  \SRL_SIG_reg[1][0]\ <= \^srl_sig_reg[1][0]\;
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  ap_rst <= \^ap_rst\;
  start_once_reg <= \^start_once_reg\;
  video_in_TREADY <= \^video_in_tready\;
\AXI_video_strm_V_data_V_0_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_load_A
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => video_in_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_load_B
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => video_in_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I1 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel,
      R => \^ap_rst\
    );
AXI_video_strm_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel_wr,
      R => \^ap_rst\
    );
\AXI_video_strm_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => video_in_TVALID,
      I3 => AXI_video_strm_V_data_V_0_ack_in,
      O => AXI_video_strm_V_data_V_0_state(1)
    );
\AXI_video_strm_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      R => \^ap_rst\
    );
\AXI_video_strm_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_state(1),
      Q => AXI_video_strm_V_data_V_0_ack_in,
      R => \^ap_rst\
    );
\AXI_video_strm_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => \^video_in_tready\,
      I1 => video_in_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I3 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I1 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      I2 => video_in_TVALID,
      I3 => \^video_in_tready\,
      O => AXI_video_strm_V_dest_V_0_state(1)
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000BBB"
    )
        port map (
      I0 => brmerge_i_reg_445,
      I1 => \^srl_sig_reg[1][0]\,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state2,
      I4 => \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0\,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => \eol_2_i_reg_272_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp2_iter1_reg_n_0,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0\
    );
\AXI_video_strm_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      R => \^ap_rst\
    );
\AXI_video_strm_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_0_state(1),
      Q => \^video_in_tready\,
      R => \^ap_rst\
    );
\AXI_video_strm_V_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_payload_B,
      O => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_sel,
      O => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel,
      R => \^ap_rst\
    );
AXI_video_strm_V_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_last_V_0_sel_wr,
      O => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel_wr,
      R => \^ap_rst\
    );
\AXI_video_strm_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => video_in_TVALID,
      I3 => AXI_video_strm_V_last_V_0_ack_in,
      O => AXI_video_strm_V_last_V_0_state(1)
    );
\AXI_video_strm_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      R => \^ap_rst\
    );
\AXI_video_strm_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_state(1),
      Q => AXI_video_strm_V_last_V_0_ack_in,
      R => \^ap_rst\
    );
\AXI_video_strm_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_sel,
      O => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel,
      R => \^ap_rst\
    );
AXI_video_strm_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => AXI_video_strm_V_user_V_0_sel_wr,
      O => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel_wr,
      R => \^ap_rst\
    );
\AXI_video_strm_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => video_in_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => video_in_TVALID,
      I3 => AXI_video_strm_V_user_V_0_ack_in,
      O => AXI_video_strm_V_user_V_0_state(1)
    );
\AXI_video_strm_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      R => \^ap_rst\
    );
\AXI_video_strm_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_state(1),
      Q => AXI_video_strm_V_user_V_0_ack_in,
      R => \^ap_rst\
    );
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(16),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => img_data_stream_0_V_din(16)
    );
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(8),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => img_data_stream_0_V_din(8)
    );
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(0),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => img_data_stream_0_V_din(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(17),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => img_data_stream_0_V_din(17)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(9),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => img_data_stream_0_V_din(9)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(1),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => img_data_stream_0_V_din(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(18),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => img_data_stream_0_V_din(18)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(10),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => img_data_stream_0_V_din(10)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(2),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => img_data_stream_0_V_din(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(19),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => img_data_stream_0_V_din(19)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(11),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => img_data_stream_0_V_din(11)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(3),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => img_data_stream_0_V_din(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(20),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => img_data_stream_0_V_din(20)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(12),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => img_data_stream_0_V_din(12)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(4),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => img_data_stream_0_V_din(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(21),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => img_data_stream_0_V_din(21)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(13),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => img_data_stream_0_V_din(13)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(5),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => img_data_stream_0_V_din(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(22),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => img_data_stream_0_V_din(22)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(14),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => img_data_stream_0_V_din(14)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(6),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => img_data_stream_0_V_din(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(15),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => img_data_stream_0_V_din(15)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(7),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => img_data_stream_0_V_din(7)
    );
\SRL_SIG[0][7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => \exitcond_i_reg_436_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      O => \^srl_sig_reg[1][0]\
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(23),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_payload_B(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => img_data_stream_0_V_din(23)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond2_i_fu_334_p2,
      I2 => internal_empty_n_reg,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEEEEEEEAEEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ap_CS_fsm_state2,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_user_V_0_payload_A,
      I4 => AXI_video_strm_V_user_V_0_sel,
      I5 => AXI_video_strm_V_user_V_0_payload_B,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_payload_A,
      I3 => AXI_video_strm_V_user_V_0_sel,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF44444444"
    )
        port map (
      I0 => exitcond2_i_fu_334_p2,
      I1 => ap_CS_fsm_state4,
      I2 => exitcond_i_reg_4360,
      I3 => ap_enable_reg_pp1_iter1_reg_n_0,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      I3 => \exitcond_i_reg_436_reg_n_0_[0]\,
      O => exitcond_i_reg_4360
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \exitcond_i_reg_436_reg_n_0_[0]\,
      I1 => \ap_CS_fsm[5]_i_2_n_0\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_0,
      I4 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => brmerge_i_reg_445,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => input_img_data_strea_2_full_n,
      I3 => input_img_data_strea_1_full_n,
      I4 => input_img_data_strea_full_n,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAABAAFFAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => \eol_2_i_reg_272_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => ap_enable_reg_pp2_iter1_reg_n_0,
      I5 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => \eol_2_i_reg_272_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1_reg_n_0,
      I4 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => \^ap_rst\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => \^ap_rst\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => \^ap_rst\
    );
ap_NS_fsm2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_NS_fsm2_carry_n_0,
      CO(2) => ap_NS_fsm2_carry_n_1,
      CO(1) => ap_NS_fsm2_carry_n_2,
      CO(0) => ap_NS_fsm2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_NS_fsm2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ap_NS_fsm2_carry_i_1_n_0,
      S(2) => ap_NS_fsm2_carry_i_2_n_0,
      S(1) => ap_NS_fsm2_carry_i_3_n_0,
      S(0) => ap_NS_fsm2_carry_i_4_n_0
    );
\ap_NS_fsm2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ap_NS_fsm2_carry_n_0,
      CO(3) => \ap_NS_fsm2_carry__0_n_0\,
      CO(2) => \ap_NS_fsm2_carry__0_n_1\,
      CO(1) => \ap_NS_fsm2_carry__0_n_2\,
      CO(0) => \ap_NS_fsm2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_NS_fsm2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_NS_fsm2_carry__0_i_1_n_0\,
      S(2) => \ap_NS_fsm2_carry__0_i_2_n_0\,
      S(1) => \ap_NS_fsm2_carry__0_i_3_n_0\,
      S(0) => \ap_NS_fsm2_carry__0_i_4_n_0\
    );
\ap_NS_fsm2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_191(22),
      I1 => t_V_reg_191(23),
      I2 => t_V_reg_191(21),
      O => \ap_NS_fsm2_carry__0_i_1_n_0\
    );
\ap_NS_fsm2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_191(19),
      I1 => t_V_reg_191(20),
      I2 => t_V_reg_191(18),
      O => \ap_NS_fsm2_carry__0_i_2_n_0\
    );
\ap_NS_fsm2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_191(16),
      I1 => t_V_reg_191(17),
      I2 => t_V_reg_191(15),
      O => \ap_NS_fsm2_carry__0_i_3_n_0\
    );
\ap_NS_fsm2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_191(13),
      I1 => t_V_reg_191(14),
      I2 => t_V_reg_191(12),
      O => \ap_NS_fsm2_carry__0_i_4_n_0\
    );
\ap_NS_fsm2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_NS_fsm2_carry__0_n_0\,
      CO(3) => \NLW_ap_NS_fsm2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => exitcond2_i_fu_334_p2,
      CO(1) => \ap_NS_fsm2_carry__1_n_2\,
      CO(0) => \ap_NS_fsm2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_NS_fsm2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_NS_fsm2_carry__1_i_1_n_0\,
      S(1) => \ap_NS_fsm2_carry__1_i_2_n_0\,
      S(0) => \ap_NS_fsm2_carry__1_i_3_n_0\
    );
\ap_NS_fsm2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_191(31),
      I1 => t_V_reg_191(30),
      O => \ap_NS_fsm2_carry__1_i_1_n_0\
    );
\ap_NS_fsm2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_191(28),
      I1 => t_V_reg_191(29),
      I2 => t_V_reg_191(27),
      O => \ap_NS_fsm2_carry__1_i_2_n_0\
    );
\ap_NS_fsm2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_191(25),
      I1 => t_V_reg_191(26),
      I2 => t_V_reg_191(24),
      O => \ap_NS_fsm2_carry__1_i_3_n_0\
    );
ap_NS_fsm2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_191(10),
      I1 => t_V_reg_191(11),
      I2 => t_V_reg_191(9),
      O => ap_NS_fsm2_carry_i_1_n_0
    );
ap_NS_fsm2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => t_V_reg_191(6),
      I1 => t_V_reg_191(7),
      I2 => t_V_reg_191(8),
      O => ap_NS_fsm2_carry_i_2_n_0
    );
ap_NS_fsm2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_reg_191(4),
      I1 => t_V_reg_191(5),
      I2 => t_V_reg_191(3),
      O => ap_NS_fsm2_carry_i_3_n_0
    );
ap_NS_fsm2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_reg_191(0),
      I1 => t_V_reg_191(1),
      I2 => t_V_reg_191(2),
      O => ap_NS_fsm2_carry_i_4_n_0
    );
ap_enable_reg_pp1_iter02_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_enable_reg_pp1_iter02_carry_n_0,
      CO(2) => ap_enable_reg_pp1_iter02_carry_n_1,
      CO(1) => ap_enable_reg_pp1_iter02_carry_n_2,
      CO(0) => ap_enable_reg_pp1_iter02_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_enable_reg_pp1_iter02_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ap_enable_reg_pp1_iter02_carry_i_1_n_0,
      S(2) => ap_enable_reg_pp1_iter02_carry_i_2_n_0,
      S(1) => ap_enable_reg_pp1_iter02_carry_i_3_n_0,
      S(0) => ap_enable_reg_pp1_iter02_carry_i_4_n_0
    );
\ap_enable_reg_pp1_iter02_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ap_enable_reg_pp1_iter02_carry_n_0,
      CO(3) => \ap_enable_reg_pp1_iter02_carry__0_n_0\,
      CO(2) => \ap_enable_reg_pp1_iter02_carry__0_n_1\,
      CO(1) => \ap_enable_reg_pp1_iter02_carry__0_n_2\,
      CO(0) => \ap_enable_reg_pp1_iter02_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_enable_reg_pp1_iter02_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_enable_reg_pp1_iter02_carry__0_i_1_n_0\,
      S(2) => \ap_enable_reg_pp1_iter02_carry__0_i_2_n_0\,
      S(1) => \ap_enable_reg_pp1_iter02_carry__0_i_3_n_0\,
      S(0) => \ap_enable_reg_pp1_iter02_carry__0_i_4_n_0\
    );
\ap_enable_reg_pp1_iter02_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_202_reg(22),
      I1 => t_V_6_reg_202_reg(23),
      I2 => t_V_6_reg_202_reg(21),
      O => \ap_enable_reg_pp1_iter02_carry__0_i_1_n_0\
    );
\ap_enable_reg_pp1_iter02_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_202_reg(19),
      I1 => t_V_6_reg_202_reg(20),
      I2 => t_V_6_reg_202_reg(18),
      O => \ap_enable_reg_pp1_iter02_carry__0_i_2_n_0\
    );
\ap_enable_reg_pp1_iter02_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_202_reg(16),
      I1 => t_V_6_reg_202_reg(17),
      I2 => t_V_6_reg_202_reg(15),
      O => \ap_enable_reg_pp1_iter02_carry__0_i_3_n_0\
    );
\ap_enable_reg_pp1_iter02_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_202_reg(13),
      I1 => t_V_6_reg_202_reg(14),
      I2 => t_V_6_reg_202_reg(12),
      O => \ap_enable_reg_pp1_iter02_carry__0_i_4_n_0\
    );
\ap_enable_reg_pp1_iter02_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_enable_reg_pp1_iter02_carry__0_n_0\,
      CO(3) => \NLW_ap_enable_reg_pp1_iter02_carry__1_CO_UNCONNECTED\(3),
      CO(2) => exitcond_i_fu_345_p2,
      CO(1) => \ap_enable_reg_pp1_iter02_carry__1_n_2\,
      CO(0) => \ap_enable_reg_pp1_iter02_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_enable_reg_pp1_iter02_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_enable_reg_pp1_iter02_carry__1_i_1_n_0\,
      S(1) => \ap_enable_reg_pp1_iter02_carry__1_i_2_n_0\,
      S(0) => \ap_enable_reg_pp1_iter02_carry__1_i_3_n_0\
    );
\ap_enable_reg_pp1_iter02_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_6_reg_202_reg(31),
      I1 => t_V_6_reg_202_reg(30),
      O => \ap_enable_reg_pp1_iter02_carry__1_i_1_n_0\
    );
\ap_enable_reg_pp1_iter02_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_202_reg(28),
      I1 => t_V_6_reg_202_reg(29),
      I2 => t_V_6_reg_202_reg(27),
      O => \ap_enable_reg_pp1_iter02_carry__1_i_2_n_0\
    );
\ap_enable_reg_pp1_iter02_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_202_reg(25),
      I1 => t_V_6_reg_202_reg(26),
      I2 => t_V_6_reg_202_reg(24),
      O => \ap_enable_reg_pp1_iter02_carry__1_i_3_n_0\
    );
ap_enable_reg_pp1_iter02_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_6_reg_202_reg(11),
      I1 => t_V_6_reg_202_reg(9),
      I2 => t_V_6_reg_202_reg(10),
      O => ap_enable_reg_pp1_iter02_carry_i_1_n_0
    );
ap_enable_reg_pp1_iter02_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => t_V_6_reg_202_reg(8),
      I1 => t_V_6_reg_202_reg(7),
      I2 => t_V_6_reg_202_reg(6),
      O => ap_enable_reg_pp1_iter02_carry_i_2_n_0
    );
ap_enable_reg_pp1_iter02_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_202_reg(4),
      I1 => t_V_6_reg_202_reg(5),
      I2 => t_V_6_reg_202_reg(3),
      O => ap_enable_reg_pp1_iter02_carry_i_3_n_0
    );
ap_enable_reg_pp1_iter02_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => t_V_6_reg_202_reg(0),
      I1 => t_V_6_reg_202_reg(1),
      I2 => t_V_6_reg_202_reg(2),
      O => ap_enable_reg_pp1_iter02_carry_i_4_n_0
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777070000000000"
    )
        port map (
      I0 => exitcond_i_reg_4360,
      I1 => exitcond_i_fu_345_p2,
      I2 => exitcond2_i_fu_334_p2,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond2_i_fu_334_p2,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      I3 => ap_enable_reg_pp1_iter1_i_2_n_0,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \exitcond_i_reg_436_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => \ap_CS_fsm[5]_i_2_n_0\,
      O => ap_enable_reg_pp1_iter1_i_2_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \eol_2_i_reg_272_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_data_out,
      I5 => ap_enable_reg_pp2_iter0_i_2_n_0,
      O => ap_enable_reg_pp2_iter0_i_1_n_0
    );
ap_enable_reg_pp2_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => ap_CS_fsm_state7,
      O => ap_enable_reg_pp2_iter0_i_2_n_0
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_0,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF001000000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => \eol_2_i_reg_272_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp2_iter1_i_1_n_0
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_0,
      Q => ap_enable_reg_pp2_iter1_reg_n_0,
      R => '0'
    );
ap_ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exitcond2_i_fu_334_p2,
      I1 => ap_CS_fsm_state4,
      O => ap_ready
    );
\axi_data_V1_i_reg_181[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(0),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(0),
      O => \axi_data_V1_i_reg_181[0]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(10),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(10),
      O => \axi_data_V1_i_reg_181[10]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(11),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(11),
      O => \axi_data_V1_i_reg_181[11]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(12),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(12),
      O => \axi_data_V1_i_reg_181[12]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(13),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(13),
      O => \axi_data_V1_i_reg_181[13]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(14),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(14),
      O => \axi_data_V1_i_reg_181[14]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(15),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(15),
      O => \axi_data_V1_i_reg_181[15]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(16),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(16),
      O => \axi_data_V1_i_reg_181[16]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(17),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(17),
      O => \axi_data_V1_i_reg_181[17]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(18),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(18),
      O => \axi_data_V1_i_reg_181[18]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(19),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(19),
      O => \axi_data_V1_i_reg_181[19]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(1),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(1),
      O => \axi_data_V1_i_reg_181[1]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(20),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(20),
      O => \axi_data_V1_i_reg_181[20]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(21),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(21),
      O => \axi_data_V1_i_reg_181[21]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(22),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(22),
      O => \axi_data_V1_i_reg_181[22]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(23),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(23),
      O => \axi_data_V1_i_reg_181[23]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(2),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(2),
      O => \axi_data_V1_i_reg_181[2]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(3),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(3),
      O => \axi_data_V1_i_reg_181[3]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(4),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(4),
      O => \axi_data_V1_i_reg_181[4]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(5),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(5),
      O => \axi_data_V1_i_reg_181[5]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(6),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(6),
      O => \axi_data_V1_i_reg_181[6]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(7),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(7),
      O => \axi_data_V1_i_reg_181[7]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(8),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(8),
      O => \axi_data_V1_i_reg_181[8]_i_1_n_0\
    );
\axi_data_V1_i_reg_181[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_407(9),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_295(9),
      O => \axi_data_V1_i_reg_181[9]_i_1_n_0\
    );
\axi_data_V1_i_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[0]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(0),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[10]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(10),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[11]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(11),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[12]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(12),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[13]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(13),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[14]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(14),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[15]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(15),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[16]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(16),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[17]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(17),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[18]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(18),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[19]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(19),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[1]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(1),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[20]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(20),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[21]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(21),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[22]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(22),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[23]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(23),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[2]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(2),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[3]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(3),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[4]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(4),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[5]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(5),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[6]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(6),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[7]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(7),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[8]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(8),
      R => '0'
    );
\axi_data_V1_i_reg_181_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_181[9]_i_1_n_0\,
      Q => axi_data_V1_i_reg_181(9),
      R => '0'
    );
\axi_data_V_1_i_reg_236[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(0),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(0),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(0),
      O => \axi_data_V_1_i_reg_236[0]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(10),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(10),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(10),
      O => \axi_data_V_1_i_reg_236[10]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(11),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(11),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(11),
      O => \axi_data_V_1_i_reg_236[11]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(12),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(12),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(12),
      O => \axi_data_V_1_i_reg_236[12]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(13),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(13),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(13),
      O => \axi_data_V_1_i_reg_236[13]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(14),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(14),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(14),
      O => \axi_data_V_1_i_reg_236[14]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(15),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(15),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(15),
      O => \axi_data_V_1_i_reg_236[15]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(16),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(16),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(16),
      O => \axi_data_V_1_i_reg_236[16]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(17),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(17),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(17),
      O => \axi_data_V_1_i_reg_236[17]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(18),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(18),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(18),
      O => \axi_data_V_1_i_reg_236[18]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(19),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(19),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(19),
      O => \axi_data_V_1_i_reg_236[19]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(1),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(1),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(1),
      O => \axi_data_V_1_i_reg_236[1]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(20),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(20),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(20),
      O => \axi_data_V_1_i_reg_236[20]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(21),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(21),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(21),
      O => \axi_data_V_1_i_reg_236[21]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(22),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(22),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(22),
      O => \axi_data_V_1_i_reg_236[22]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(23),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(23),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(23),
      O => \axi_data_V_1_i_reg_236[23]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(2),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(2),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(2),
      O => \axi_data_V_1_i_reg_236[2]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(3),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(3),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(3),
      O => \axi_data_V_1_i_reg_236[3]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(4),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(4),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(4),
      O => \axi_data_V_1_i_reg_236[4]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(5),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(5),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(5),
      O => \axi_data_V_1_i_reg_236[5]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(6),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(6),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(6),
      O => \axi_data_V_1_i_reg_236[6]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(7),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(7),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(7),
      O => \axi_data_V_1_i_reg_236[7]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(8),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(8),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(8),
      O => \axi_data_V_1_i_reg_236[8]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(9),
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_data_V_0_data_out(9),
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_data_V1_i_reg_181(9),
      O => \axi_data_V_1_i_reg_236[9]_i_1_n_0\
    );
\axi_data_V_1_i_reg_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[0]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(0),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[10]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(10),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[11]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(11),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[12]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(12),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[13]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(13),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[14]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(14),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[15]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(15),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[16]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(16),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[17]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(17),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[18]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(18),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[19]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(19),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[1]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(1),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[20]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(20),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[21]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(21),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[22]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(22),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[23]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(23),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[2]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(2),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[3]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(3),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[4]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(4),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[5]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(5),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[6]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(6),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[7]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(7),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[8]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(8),
      R => '0'
    );
\axi_data_V_1_i_reg_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \axi_data_V_1_i_reg_236[9]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_236(9),
      R => '0'
    );
\axi_data_V_3_i_reg_295[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(0),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => \axi_data_V_3_i_reg_295[0]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(10),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => \axi_data_V_3_i_reg_295[10]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(11),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => \axi_data_V_3_i_reg_295[11]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(12),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => \axi_data_V_3_i_reg_295[12]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(13),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => \axi_data_V_3_i_reg_295[13]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(14),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => \axi_data_V_3_i_reg_295[14]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(15),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => \axi_data_V_3_i_reg_295[15]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(16),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => \axi_data_V_3_i_reg_295[16]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(17),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => \axi_data_V_3_i_reg_295[17]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(18),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => \axi_data_V_3_i_reg_295[18]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(19),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => \axi_data_V_3_i_reg_295[19]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(1),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => \axi_data_V_3_i_reg_295[1]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(20),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => \axi_data_V_3_i_reg_295[20]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(21),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => \axi_data_V_3_i_reg_295[21]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(22),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => \axi_data_V_3_i_reg_295[22]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(23),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => \axi_data_V_3_i_reg_295[23]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(2),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => \axi_data_V_3_i_reg_295[2]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(3),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => \axi_data_V_3_i_reg_295[3]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(4),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => \axi_data_V_3_i_reg_295[4]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(5),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => \axi_data_V_3_i_reg_295[5]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(6),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => \axi_data_V_3_i_reg_295[6]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(7),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => \axi_data_V_3_i_reg_295[7]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(8),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => \axi_data_V_3_i_reg_295[8]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_236(9),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => \axi_data_V_3_i_reg_295[9]_i_1_n_0\
    );
\axi_data_V_3_i_reg_295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[0]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(0),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[10]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(10),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[11]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(11),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[12]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(12),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[13]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(13),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[14]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(14),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[15]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(15),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[16]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(16),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[17]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(17),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[18]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(18),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[19]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(19),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[1]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(1),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[20]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(20),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[21]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(21),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[22]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(22),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[23]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(23),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[2]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(2),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[3]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(3),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[4]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(4),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[5]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(5),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[6]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(6),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[7]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(7),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[8]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(8),
      R => '0'
    );
\axi_data_V_3_i_reg_295_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_295[9]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_295(9),
      R => '0'
    );
\axi_last_V1_i_reg_171[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_415,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_reg_283,
      O => \axi_last_V1_i_reg_171[0]_i_1_n_0\
    );
\axi_last_V1_i_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_i_reg_171[0]_i_1_n_0\,
      Q => axi_last_V1_i_reg_171,
      R => '0'
    );
\axi_last_V_3_i_reg_283[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_225_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \axi_last_V_3_i_reg_283[0]_i_1_n_0\
    );
\axi_last_V_3_i_reg_283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \axi_last_V_3_i_reg_283[0]_i_1_n_0\,
      Q => axi_last_V_3_i_reg_283,
      R => '0'
    );
\brmerge_i_reg_445[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACFFFFFFAC0000"
    )
        port map (
      I0 => \brmerge_i_reg_445[0]_i_2_n_0\,
      I1 => \eol_i_reg_213_reg_n_0_[0]\,
      I2 => \brmerge_i_reg_445[0]_i_3_n_0\,
      I3 => sof_1_i_fu_100,
      I4 => brmerge_i_reg_4450,
      I5 => brmerge_i_reg_445,
      O => \brmerge_i_reg_445[0]_i_1_n_0\
    );
\brmerge_i_reg_445[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_225_reg_n_0_[0]\,
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \brmerge_i_reg_445[0]_i_2_n_0\
    );
\brmerge_i_reg_445[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \exitcond_i_reg_436_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      O => \brmerge_i_reg_445[0]_i_3_n_0\
    );
\brmerge_i_reg_445[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond_i_reg_4360,
      I1 => exitcond_i_fu_345_p2,
      O => brmerge_i_reg_4450
    );
\brmerge_i_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \brmerge_i_reg_445[0]_i_1_n_0\,
      Q => brmerge_i_reg_445,
      R => '0'
    );
\eol_2_i_reg_272[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter1_reg_n_0,
      I2 => \eol_2_i_reg_272_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \eol_2_i_reg_272[0]_i_1_n_0\
    );
\eol_2_i_reg_272[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_i_reg_213_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \eol_2_i_reg_272[0]_i_2_n_0\
    );
\eol_2_i_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_272[0]_i_1_n_0\,
      D => \eol_2_i_reg_272[0]_i_2_n_0\,
      Q => \eol_2_i_reg_272_reg_n_0_[0]\,
      R => '0'
    );
\eol_i_reg_213[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => input_img_data_strea_full_n,
      I1 => input_img_data_strea_1_full_n,
      I2 => input_img_data_strea_2_full_n,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => brmerge_i_reg_445,
      I5 => \eol_i_reg_213[0]_i_2_n_0\,
      O => eol_i_reg_213
    );
\eol_i_reg_213[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_data_out,
      I1 => brmerge_i_reg_445,
      I2 => \eol_reg_225_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_0,
      I4 => \exitcond_i_reg_436_reg_n_0_[0]\,
      I5 => ap_CS_fsm_pp1_stage0,
      O => \eol_i_reg_213[0]_i_2_n_0\
    );
\eol_i_reg_213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => eol_i_reg_213,
      Q => \eol_i_reg_213_reg_n_0_[0]\,
      R => '0'
    );
\eol_reg_225[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => exitcond2_i_fu_334_p2,
      I1 => ap_CS_fsm_state4,
      I2 => \^srl_sig_reg[1][0]\,
      O => eol_reg_225
    );
\eol_reg_225[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \eol_reg_225_reg_n_0_[0]\,
      I1 => brmerge_i_reg_445,
      I2 => AXI_video_strm_V_last_V_0_data_out,
      I3 => \^srl_sig_reg[1][0]\,
      I4 => axi_last_V1_i_reg_171,
      O => \eol_reg_225[0]_i_2_n_0\
    );
\eol_reg_225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_reg_225,
      D => \eol_reg_225[0]_i_2_n_0\,
      Q => \eol_reg_225_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_i_reg_436[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_i_fu_345_p2,
      I1 => exitcond_i_reg_4360,
      I2 => \exitcond_i_reg_436_reg_n_0_[0]\,
      O => \exitcond_i_reg_436[0]_i_1_n_0\
    );
\exitcond_i_reg_436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_reg_436[0]_i_1_n_0\,
      Q => \exitcond_i_reg_436_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_431[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_191(0),
      O => i_V_fu_339_p2(0)
    );
\i_V_reg_431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(0),
      Q => i_V_reg_431(0),
      R => '0'
    );
\i_V_reg_431_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(10),
      Q => i_V_reg_431(10),
      R => '0'
    );
\i_V_reg_431_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(11),
      Q => i_V_reg_431(11),
      R => '0'
    );
\i_V_reg_431_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(12),
      Q => i_V_reg_431(12),
      R => '0'
    );
\i_V_reg_431_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_431_reg[8]_i_1_n_0\,
      CO(3) => \i_V_reg_431_reg[12]_i_1_n_0\,
      CO(2) => \i_V_reg_431_reg[12]_i_1_n_1\,
      CO(1) => \i_V_reg_431_reg[12]_i_1_n_2\,
      CO(0) => \i_V_reg_431_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_339_p2(12 downto 9),
      S(3 downto 0) => t_V_reg_191(12 downto 9)
    );
\i_V_reg_431_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(13),
      Q => i_V_reg_431(13),
      R => '0'
    );
\i_V_reg_431_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(14),
      Q => i_V_reg_431(14),
      R => '0'
    );
\i_V_reg_431_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(15),
      Q => i_V_reg_431(15),
      R => '0'
    );
\i_V_reg_431_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(16),
      Q => i_V_reg_431(16),
      R => '0'
    );
\i_V_reg_431_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_431_reg[12]_i_1_n_0\,
      CO(3) => \i_V_reg_431_reg[16]_i_1_n_0\,
      CO(2) => \i_V_reg_431_reg[16]_i_1_n_1\,
      CO(1) => \i_V_reg_431_reg[16]_i_1_n_2\,
      CO(0) => \i_V_reg_431_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_339_p2(16 downto 13),
      S(3 downto 0) => t_V_reg_191(16 downto 13)
    );
\i_V_reg_431_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(17),
      Q => i_V_reg_431(17),
      R => '0'
    );
\i_V_reg_431_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(18),
      Q => i_V_reg_431(18),
      R => '0'
    );
\i_V_reg_431_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(19),
      Q => i_V_reg_431(19),
      R => '0'
    );
\i_V_reg_431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(1),
      Q => i_V_reg_431(1),
      R => '0'
    );
\i_V_reg_431_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(20),
      Q => i_V_reg_431(20),
      R => '0'
    );
\i_V_reg_431_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_431_reg[16]_i_1_n_0\,
      CO(3) => \i_V_reg_431_reg[20]_i_1_n_0\,
      CO(2) => \i_V_reg_431_reg[20]_i_1_n_1\,
      CO(1) => \i_V_reg_431_reg[20]_i_1_n_2\,
      CO(0) => \i_V_reg_431_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_339_p2(20 downto 17),
      S(3 downto 0) => t_V_reg_191(20 downto 17)
    );
\i_V_reg_431_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(21),
      Q => i_V_reg_431(21),
      R => '0'
    );
\i_V_reg_431_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(22),
      Q => i_V_reg_431(22),
      R => '0'
    );
\i_V_reg_431_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(23),
      Q => i_V_reg_431(23),
      R => '0'
    );
\i_V_reg_431_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(24),
      Q => i_V_reg_431(24),
      R => '0'
    );
\i_V_reg_431_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_431_reg[20]_i_1_n_0\,
      CO(3) => \i_V_reg_431_reg[24]_i_1_n_0\,
      CO(2) => \i_V_reg_431_reg[24]_i_1_n_1\,
      CO(1) => \i_V_reg_431_reg[24]_i_1_n_2\,
      CO(0) => \i_V_reg_431_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_339_p2(24 downto 21),
      S(3 downto 0) => t_V_reg_191(24 downto 21)
    );
\i_V_reg_431_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(25),
      Q => i_V_reg_431(25),
      R => '0'
    );
\i_V_reg_431_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(26),
      Q => i_V_reg_431(26),
      R => '0'
    );
\i_V_reg_431_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(27),
      Q => i_V_reg_431(27),
      R => '0'
    );
\i_V_reg_431_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(28),
      Q => i_V_reg_431(28),
      R => '0'
    );
\i_V_reg_431_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_431_reg[24]_i_1_n_0\,
      CO(3) => \i_V_reg_431_reg[28]_i_1_n_0\,
      CO(2) => \i_V_reg_431_reg[28]_i_1_n_1\,
      CO(1) => \i_V_reg_431_reg[28]_i_1_n_2\,
      CO(0) => \i_V_reg_431_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_339_p2(28 downto 25),
      S(3 downto 0) => t_V_reg_191(28 downto 25)
    );
\i_V_reg_431_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(29),
      Q => i_V_reg_431(29),
      R => '0'
    );
\i_V_reg_431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(2),
      Q => i_V_reg_431(2),
      R => '0'
    );
\i_V_reg_431_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(30),
      Q => i_V_reg_431(30),
      R => '0'
    );
\i_V_reg_431_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(31),
      Q => i_V_reg_431(31),
      R => '0'
    );
\i_V_reg_431_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_431_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_V_reg_431_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_431_reg[31]_i_1_n_2\,
      CO(0) => \i_V_reg_431_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_431_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_339_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => t_V_reg_191(31 downto 29)
    );
\i_V_reg_431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(3),
      Q => i_V_reg_431(3),
      R => '0'
    );
\i_V_reg_431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(4),
      Q => i_V_reg_431(4),
      R => '0'
    );
\i_V_reg_431_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_431_reg[4]_i_1_n_0\,
      CO(2) => \i_V_reg_431_reg[4]_i_1_n_1\,
      CO(1) => \i_V_reg_431_reg[4]_i_1_n_2\,
      CO(0) => \i_V_reg_431_reg[4]_i_1_n_3\,
      CYINIT => t_V_reg_191(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_339_p2(4 downto 1),
      S(3 downto 0) => t_V_reg_191(4 downto 1)
    );
\i_V_reg_431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(5),
      Q => i_V_reg_431(5),
      R => '0'
    );
\i_V_reg_431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(6),
      Q => i_V_reg_431(6),
      R => '0'
    );
\i_V_reg_431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(7),
      Q => i_V_reg_431(7),
      R => '0'
    );
\i_V_reg_431_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(8),
      Q => i_V_reg_431(8),
      R => '0'
    );
\i_V_reg_431_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_431_reg[4]_i_1_n_0\,
      CO(3) => \i_V_reg_431_reg[8]_i_1_n_0\,
      CO(2) => \i_V_reg_431_reg[8]_i_1_n_1\,
      CO(1) => \i_V_reg_431_reg[8]_i_1_n_2\,
      CO(0) => \i_V_reg_431_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_339_p2(8 downto 5),
      S(3 downto 0) => t_V_reg_191(8 downto 5)
    );
\i_V_reg_431_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_339_p2(9),
      Q => i_V_reg_431(9),
      R => '0'
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => internal_full_n_reg,
      I2 => input_img_rows_V_c_empty_n,
      I3 => input_img_rows_V_c18_full_n,
      I4 => input_img_cols_V_c19_full_n,
      I5 => input_img_cols_V_c_empty_n,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\sof_1_i_fu_100[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => exitcond_i_fu_345_p2,
      I2 => exitcond_i_reg_4360,
      I3 => sof_1_i_fu_100,
      I4 => ap_CS_fsm_state3,
      O => \sof_1_i_fu_100[0]_i_1_n_0\
    );
\sof_1_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_i_fu_100[0]_i_1_n_0\,
      Q => sof_1_i_fu_100,
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707070"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => exitcond2_i_fu_334_p2,
      I2 => \^start_once_reg\,
      I3 => start_for_CvtColor_U0_full_n,
      I4 => ap_start,
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => \^start_once_reg\,
      R => \^ap_rst\
    );
\t_V_6_reg_202[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => exitcond_i_fu_345_p2,
      I2 => exitcond_i_reg_4360,
      I3 => exitcond2_i_fu_334_p2,
      I4 => ap_CS_fsm_state4,
      O => t_V_6_reg_202
    );
\t_V_6_reg_202[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => exitcond_i_fu_345_p2,
      I2 => exitcond_i_reg_4360,
      O => sof_1_i_fu_1000
    );
\t_V_6_reg_202[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_6_reg_202_reg(0),
      O => \t_V_6_reg_202[0]_i_4_n_0\
    );
\t_V_6_reg_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[0]_i_3_n_7\,
      Q => t_V_6_reg_202_reg(0),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_6_reg_202_reg[0]_i_3_n_0\,
      CO(2) => \t_V_6_reg_202_reg[0]_i_3_n_1\,
      CO(1) => \t_V_6_reg_202_reg[0]_i_3_n_2\,
      CO(0) => \t_V_6_reg_202_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \t_V_6_reg_202_reg[0]_i_3_n_4\,
      O(2) => \t_V_6_reg_202_reg[0]_i_3_n_5\,
      O(1) => \t_V_6_reg_202_reg[0]_i_3_n_6\,
      O(0) => \t_V_6_reg_202_reg[0]_i_3_n_7\,
      S(3 downto 1) => t_V_6_reg_202_reg(3 downto 1),
      S(0) => \t_V_6_reg_202[0]_i_4_n_0\
    );
\t_V_6_reg_202_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[8]_i_1_n_5\,
      Q => t_V_6_reg_202_reg(10),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[8]_i_1_n_4\,
      Q => t_V_6_reg_202_reg(11),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[12]_i_1_n_7\,
      Q => t_V_6_reg_202_reg(12),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_202_reg[8]_i_1_n_0\,
      CO(3) => \t_V_6_reg_202_reg[12]_i_1_n_0\,
      CO(2) => \t_V_6_reg_202_reg[12]_i_1_n_1\,
      CO(1) => \t_V_6_reg_202_reg[12]_i_1_n_2\,
      CO(0) => \t_V_6_reg_202_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_202_reg[12]_i_1_n_4\,
      O(2) => \t_V_6_reg_202_reg[12]_i_1_n_5\,
      O(1) => \t_V_6_reg_202_reg[12]_i_1_n_6\,
      O(0) => \t_V_6_reg_202_reg[12]_i_1_n_7\,
      S(3 downto 0) => t_V_6_reg_202_reg(15 downto 12)
    );
\t_V_6_reg_202_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[12]_i_1_n_6\,
      Q => t_V_6_reg_202_reg(13),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[12]_i_1_n_5\,
      Q => t_V_6_reg_202_reg(14),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[12]_i_1_n_4\,
      Q => t_V_6_reg_202_reg(15),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[16]_i_1_n_7\,
      Q => t_V_6_reg_202_reg(16),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_202_reg[12]_i_1_n_0\,
      CO(3) => \t_V_6_reg_202_reg[16]_i_1_n_0\,
      CO(2) => \t_V_6_reg_202_reg[16]_i_1_n_1\,
      CO(1) => \t_V_6_reg_202_reg[16]_i_1_n_2\,
      CO(0) => \t_V_6_reg_202_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_202_reg[16]_i_1_n_4\,
      O(2) => \t_V_6_reg_202_reg[16]_i_1_n_5\,
      O(1) => \t_V_6_reg_202_reg[16]_i_1_n_6\,
      O(0) => \t_V_6_reg_202_reg[16]_i_1_n_7\,
      S(3 downto 0) => t_V_6_reg_202_reg(19 downto 16)
    );
\t_V_6_reg_202_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[16]_i_1_n_6\,
      Q => t_V_6_reg_202_reg(17),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[16]_i_1_n_5\,
      Q => t_V_6_reg_202_reg(18),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[16]_i_1_n_4\,
      Q => t_V_6_reg_202_reg(19),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[0]_i_3_n_6\,
      Q => t_V_6_reg_202_reg(1),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[20]_i_1_n_7\,
      Q => t_V_6_reg_202_reg(20),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_202_reg[16]_i_1_n_0\,
      CO(3) => \t_V_6_reg_202_reg[20]_i_1_n_0\,
      CO(2) => \t_V_6_reg_202_reg[20]_i_1_n_1\,
      CO(1) => \t_V_6_reg_202_reg[20]_i_1_n_2\,
      CO(0) => \t_V_6_reg_202_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_202_reg[20]_i_1_n_4\,
      O(2) => \t_V_6_reg_202_reg[20]_i_1_n_5\,
      O(1) => \t_V_6_reg_202_reg[20]_i_1_n_6\,
      O(0) => \t_V_6_reg_202_reg[20]_i_1_n_7\,
      S(3 downto 0) => t_V_6_reg_202_reg(23 downto 20)
    );
\t_V_6_reg_202_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[20]_i_1_n_6\,
      Q => t_V_6_reg_202_reg(21),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[20]_i_1_n_5\,
      Q => t_V_6_reg_202_reg(22),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[20]_i_1_n_4\,
      Q => t_V_6_reg_202_reg(23),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[24]_i_1_n_7\,
      Q => t_V_6_reg_202_reg(24),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_202_reg[20]_i_1_n_0\,
      CO(3) => \t_V_6_reg_202_reg[24]_i_1_n_0\,
      CO(2) => \t_V_6_reg_202_reg[24]_i_1_n_1\,
      CO(1) => \t_V_6_reg_202_reg[24]_i_1_n_2\,
      CO(0) => \t_V_6_reg_202_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_202_reg[24]_i_1_n_4\,
      O(2) => \t_V_6_reg_202_reg[24]_i_1_n_5\,
      O(1) => \t_V_6_reg_202_reg[24]_i_1_n_6\,
      O(0) => \t_V_6_reg_202_reg[24]_i_1_n_7\,
      S(3 downto 0) => t_V_6_reg_202_reg(27 downto 24)
    );
\t_V_6_reg_202_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[24]_i_1_n_6\,
      Q => t_V_6_reg_202_reg(25),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[24]_i_1_n_5\,
      Q => t_V_6_reg_202_reg(26),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[24]_i_1_n_4\,
      Q => t_V_6_reg_202_reg(27),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[28]_i_1_n_7\,
      Q => t_V_6_reg_202_reg(28),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_202_reg[24]_i_1_n_0\,
      CO(3) => \NLW_t_V_6_reg_202_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_V_6_reg_202_reg[28]_i_1_n_1\,
      CO(1) => \t_V_6_reg_202_reg[28]_i_1_n_2\,
      CO(0) => \t_V_6_reg_202_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_202_reg[28]_i_1_n_4\,
      O(2) => \t_V_6_reg_202_reg[28]_i_1_n_5\,
      O(1) => \t_V_6_reg_202_reg[28]_i_1_n_6\,
      O(0) => \t_V_6_reg_202_reg[28]_i_1_n_7\,
      S(3 downto 0) => t_V_6_reg_202_reg(31 downto 28)
    );
\t_V_6_reg_202_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[28]_i_1_n_6\,
      Q => t_V_6_reg_202_reg(29),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[0]_i_3_n_5\,
      Q => t_V_6_reg_202_reg(2),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[28]_i_1_n_5\,
      Q => t_V_6_reg_202_reg(30),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[28]_i_1_n_4\,
      Q => t_V_6_reg_202_reg(31),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[0]_i_3_n_4\,
      Q => t_V_6_reg_202_reg(3),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[4]_i_1_n_7\,
      Q => t_V_6_reg_202_reg(4),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_202_reg[0]_i_3_n_0\,
      CO(3) => \t_V_6_reg_202_reg[4]_i_1_n_0\,
      CO(2) => \t_V_6_reg_202_reg[4]_i_1_n_1\,
      CO(1) => \t_V_6_reg_202_reg[4]_i_1_n_2\,
      CO(0) => \t_V_6_reg_202_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_202_reg[4]_i_1_n_4\,
      O(2) => \t_V_6_reg_202_reg[4]_i_1_n_5\,
      O(1) => \t_V_6_reg_202_reg[4]_i_1_n_6\,
      O(0) => \t_V_6_reg_202_reg[4]_i_1_n_7\,
      S(3 downto 0) => t_V_6_reg_202_reg(7 downto 4)
    );
\t_V_6_reg_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[4]_i_1_n_6\,
      Q => t_V_6_reg_202_reg(5),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[4]_i_1_n_5\,
      Q => t_V_6_reg_202_reg(6),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[4]_i_1_n_4\,
      Q => t_V_6_reg_202_reg(7),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[8]_i_1_n_7\,
      Q => t_V_6_reg_202_reg(8),
      R => t_V_6_reg_202
    );
\t_V_6_reg_202_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_6_reg_202_reg[4]_i_1_n_0\,
      CO(3) => \t_V_6_reg_202_reg[8]_i_1_n_0\,
      CO(2) => \t_V_6_reg_202_reg[8]_i_1_n_1\,
      CO(1) => \t_V_6_reg_202_reg[8]_i_1_n_2\,
      CO(0) => \t_V_6_reg_202_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_6_reg_202_reg[8]_i_1_n_4\,
      O(2) => \t_V_6_reg_202_reg[8]_i_1_n_5\,
      O(1) => \t_V_6_reg_202_reg[8]_i_1_n_6\,
      O(0) => \t_V_6_reg_202_reg[8]_i_1_n_7\,
      S(3 downto 0) => t_V_6_reg_202_reg(11 downto 8)
    );
\t_V_6_reg_202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1000,
      D => \t_V_6_reg_202_reg[8]_i_1_n_6\,
      Q => t_V_6_reg_202_reg(9),
      R => t_V_6_reg_202
    );
\t_V_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(0),
      Q => t_V_reg_191(0),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(10),
      Q => t_V_reg_191(10),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(11),
      Q => t_V_reg_191(11),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(12),
      Q => t_V_reg_191(12),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(13),
      Q => t_V_reg_191(13),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(14),
      Q => t_V_reg_191(14),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(15),
      Q => t_V_reg_191(15),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(16),
      Q => t_V_reg_191(16),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(17),
      Q => t_V_reg_191(17),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(18),
      Q => t_V_reg_191(18),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(19),
      Q => t_V_reg_191(19),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(1),
      Q => t_V_reg_191(1),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(20),
      Q => t_V_reg_191(20),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(21),
      Q => t_V_reg_191(21),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(22),
      Q => t_V_reg_191(22),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(23),
      Q => t_V_reg_191(23),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(24),
      Q => t_V_reg_191(24),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(25),
      Q => t_V_reg_191(25),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(26),
      Q => t_V_reg_191(26),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(27),
      Q => t_V_reg_191(27),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(28),
      Q => t_V_reg_191(28),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(29),
      Q => t_V_reg_191(29),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(2),
      Q => t_V_reg_191(2),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(30),
      Q => t_V_reg_191(30),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(31),
      Q => t_V_reg_191(31),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(3),
      Q => t_V_reg_191(3),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(4),
      Q => t_V_reg_191(4),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(5),
      Q => t_V_reg_191(5),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(6),
      Q => t_V_reg_191(6),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(7),
      Q => t_V_reg_191(7),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(8),
      Q => t_V_reg_191(8),
      R => ap_CS_fsm_state3
    );
\t_V_reg_191_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_431(9),
      Q => t_V_reg_191(9),
      R => ap_CS_fsm_state3
    );
\tmp_data_V_reg_407[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(0),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => AXI_video_strm_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_407[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(10),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => AXI_video_strm_V_data_V_0_data_out(10)
    );
\tmp_data_V_reg_407[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(11),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => AXI_video_strm_V_data_V_0_data_out(11)
    );
\tmp_data_V_reg_407[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(12),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => AXI_video_strm_V_data_V_0_data_out(12)
    );
\tmp_data_V_reg_407[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(13),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => AXI_video_strm_V_data_V_0_data_out(13)
    );
\tmp_data_V_reg_407[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(14),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => AXI_video_strm_V_data_V_0_data_out(14)
    );
\tmp_data_V_reg_407[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(15),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => AXI_video_strm_V_data_V_0_data_out(15)
    );
\tmp_data_V_reg_407[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(16),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => AXI_video_strm_V_data_V_0_data_out(16)
    );
\tmp_data_V_reg_407[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(17),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => AXI_video_strm_V_data_V_0_data_out(17)
    );
\tmp_data_V_reg_407[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(18),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => AXI_video_strm_V_data_V_0_data_out(18)
    );
\tmp_data_V_reg_407[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(19),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => AXI_video_strm_V_data_V_0_data_out(19)
    );
\tmp_data_V_reg_407[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(1),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => AXI_video_strm_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_407[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(20),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => AXI_video_strm_V_data_V_0_data_out(20)
    );
\tmp_data_V_reg_407[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(21),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => AXI_video_strm_V_data_V_0_data_out(21)
    );
\tmp_data_V_reg_407[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(22),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => AXI_video_strm_V_data_V_0_data_out(22)
    );
\tmp_data_V_reg_407[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(23),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => AXI_video_strm_V_data_V_0_data_out(23)
    );
\tmp_data_V_reg_407[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(2),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => AXI_video_strm_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_407[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(3),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => AXI_video_strm_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_407[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(4),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => AXI_video_strm_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_407[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(5),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => AXI_video_strm_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_407[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(6),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => AXI_video_strm_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_407[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(7),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => AXI_video_strm_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_407[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(8),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => AXI_video_strm_V_data_V_0_data_out(8)
    );
\tmp_data_V_reg_407[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(9),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => AXI_video_strm_V_data_V_0_data_out(9)
    );
\tmp_data_V_reg_407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(0),
      Q => tmp_data_V_reg_407(0),
      R => '0'
    );
\tmp_data_V_reg_407_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(10),
      Q => tmp_data_V_reg_407(10),
      R => '0'
    );
\tmp_data_V_reg_407_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(11),
      Q => tmp_data_V_reg_407(11),
      R => '0'
    );
\tmp_data_V_reg_407_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(12),
      Q => tmp_data_V_reg_407(12),
      R => '0'
    );
\tmp_data_V_reg_407_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(13),
      Q => tmp_data_V_reg_407(13),
      R => '0'
    );
\tmp_data_V_reg_407_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(14),
      Q => tmp_data_V_reg_407(14),
      R => '0'
    );
\tmp_data_V_reg_407_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(15),
      Q => tmp_data_V_reg_407(15),
      R => '0'
    );
\tmp_data_V_reg_407_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(16),
      Q => tmp_data_V_reg_407(16),
      R => '0'
    );
\tmp_data_V_reg_407_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(17),
      Q => tmp_data_V_reg_407(17),
      R => '0'
    );
\tmp_data_V_reg_407_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(18),
      Q => tmp_data_V_reg_407(18),
      R => '0'
    );
\tmp_data_V_reg_407_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(19),
      Q => tmp_data_V_reg_407(19),
      R => '0'
    );
\tmp_data_V_reg_407_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(1),
      Q => tmp_data_V_reg_407(1),
      R => '0'
    );
\tmp_data_V_reg_407_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(20),
      Q => tmp_data_V_reg_407(20),
      R => '0'
    );
\tmp_data_V_reg_407_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(21),
      Q => tmp_data_V_reg_407(21),
      R => '0'
    );
\tmp_data_V_reg_407_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(22),
      Q => tmp_data_V_reg_407(22),
      R => '0'
    );
\tmp_data_V_reg_407_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(23),
      Q => tmp_data_V_reg_407(23),
      R => '0'
    );
\tmp_data_V_reg_407_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(2),
      Q => tmp_data_V_reg_407(2),
      R => '0'
    );
\tmp_data_V_reg_407_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(3),
      Q => tmp_data_V_reg_407(3),
      R => '0'
    );
\tmp_data_V_reg_407_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(4),
      Q => tmp_data_V_reg_407(4),
      R => '0'
    );
\tmp_data_V_reg_407_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(5),
      Q => tmp_data_V_reg_407(5),
      R => '0'
    );
\tmp_data_V_reg_407_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(6),
      Q => tmp_data_V_reg_407(6),
      R => '0'
    );
\tmp_data_V_reg_407_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(7),
      Q => tmp_data_V_reg_407(7),
      R => '0'
    );
\tmp_data_V_reg_407_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(8),
      Q => tmp_data_V_reg_407(8),
      R => '0'
    );
\tmp_data_V_reg_407_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(9),
      Q => tmp_data_V_reg_407(9),
      R => '0'
    );
\tmp_last_V_reg_415[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state2,
      O => AXI_video_strm_V_data_V_0_sel2
    );
\tmp_last_V_reg_415[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_B,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_A,
      O => AXI_video_strm_V_last_V_0_data_out
    );
\tmp_last_V_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_last_V_0_data_out,
      Q => tmp_last_V_reg_415,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Duplicate is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dup1_data_stream_0_s_full_n : in STD_LOGIC;
    dup3_data_stream_0_s_full_n : in STD_LOGIC;
    temp_data_stream_0_s_empty_n : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    start_for_Duplicate_U0_empty_n : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end design_1_image_filter_1_0_Duplicate;

architecture STRUCTURE of design_1_image_filter_1_0_Duplicate is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \^ce\ : STD_LOGIC;
  signal exitcond_fu_116_p2 : STD_LOGIC;
  signal \exitcond_reg_137[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \exitcond_reg_137_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_V_reg_132[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_V_reg_132_reg_n_0_[8]\ : STD_LOGIC;
  signal j_V_fu_122_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_5_reg_93 : STD_LOGIC;
  signal t_V_5_reg_930 : STD_LOGIC;
  signal \t_V_5_reg_93[9]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_5_reg_93[9]_i_6_n_0\ : STD_LOGIC;
  signal \t_V_5_reg_93[9]_i_7_n_0\ : STD_LOGIC;
  signal \t_V_5_reg_93_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_reg_82 : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_reg_82_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair80";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_V_reg_132[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i_V_reg_132[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i_V_reg_132[3]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i_V_reg_132[4]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \i_V_reg_132[7]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \i_V_reg_132[8]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \t_V_5_reg_93[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \t_V_5_reg_93[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \t_V_5_reg_93[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \t_V_5_reg_93[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \t_V_5_reg_93[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \t_V_5_reg_93[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \t_V_5_reg_93[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \t_V_5_reg_93[9]_i_3\ : label is "soft_lutpair79";
begin
  Q(0) <= \^q\(0);
  ce <= \^ce\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \exitcond_reg_137_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => temp_data_stream_0_s_empty_n,
      I3 => dup3_data_stream_0_s_full_n,
      I4 => dup1_data_stream_0_s_full_n,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^ce\
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__2_n_0\,
      I1 => start_for_Duplicate_U0_empty_n,
      I2 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3__0_n_0\,
      I2 => \t_V_reg_82_reg_n_0_[2]\,
      I3 => \t_V_reg_82_reg_n_0_[4]\,
      I4 => \t_V_reg_82_reg_n_0_[3]\,
      O => \ap_CS_fsm[0]_i_2__2_n_0\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => start_for_Duplicate_U0_empty_n,
      I2 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3__0_n_0\,
      I2 => \t_V_reg_82_reg_n_0_[2]\,
      I3 => \t_V_reg_82_reg_n_0_[4]\,
      I4 => \t_V_reg_82_reg_n_0_[3]\,
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[1]\,
      I1 => \t_V_reg_82_reg_n_0_[0]\,
      I2 => \t_V_reg_82_reg_n_0_[6]\,
      I3 => \t_V_reg_82_reg_n_0_[7]\,
      I4 => \t_V_reg_82_reg_n_0_[5]\,
      I5 => \t_V_reg_82_reg_n_0_[8]\,
      O => \ap_CS_fsm[2]_i_3__0_n_0\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8000AAAA"
    )
        port map (
      I0 => exitcond_fu_116_p2,
      I1 => dup1_data_stream_0_s_full_n,
      I2 => dup3_data_stream_0_s_full_n,
      I3 => temp_data_stream_0_s_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \exitcond_reg_137_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_2__2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter00,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044C000C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \t_V_5_reg_93[9]_i_4_n_0\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \ap_CS_fsm[3]_i_2__2_n_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\exitcond_reg_137[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_fu_116_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \t_V_5_reg_93[9]_i_4_n_0\,
      I3 => \exitcond_reg_137_reg_n_0_[0]\,
      O => \exitcond_reg_137[0]_i_1__0_n_0\
    );
\exitcond_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_137[0]_i_1__0_n_0\,
      Q => \exitcond_reg_137_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_132[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[0]\,
      O => \i_V_reg_132[0]_i_1__0_n_0\
    );
\i_V_reg_132[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[0]\,
      I1 => \t_V_reg_82_reg_n_0_[1]\,
      O => \i_V_reg_132[1]_i_1__0_n_0\
    );
\i_V_reg_132[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[2]\,
      I1 => \t_V_reg_82_reg_n_0_[1]\,
      I2 => \t_V_reg_82_reg_n_0_[0]\,
      O => \i_V_reg_132[2]_i_1__0_n_0\
    );
\i_V_reg_132[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[3]\,
      I1 => \t_V_reg_82_reg_n_0_[0]\,
      I2 => \t_V_reg_82_reg_n_0_[1]\,
      I3 => \t_V_reg_82_reg_n_0_[2]\,
      O => \i_V_reg_132[3]_i_1__0_n_0\
    );
\i_V_reg_132[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[4]\,
      I1 => \t_V_reg_82_reg_n_0_[2]\,
      I2 => \t_V_reg_82_reg_n_0_[1]\,
      I3 => \t_V_reg_82_reg_n_0_[0]\,
      I4 => \t_V_reg_82_reg_n_0_[3]\,
      O => \i_V_reg_132[4]_i_1__0_n_0\
    );
\i_V_reg_132[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[5]\,
      I1 => \t_V_reg_82_reg_n_0_[3]\,
      I2 => \t_V_reg_82_reg_n_0_[0]\,
      I3 => \t_V_reg_82_reg_n_0_[1]\,
      I4 => \t_V_reg_82_reg_n_0_[2]\,
      I5 => \t_V_reg_82_reg_n_0_[4]\,
      O => \i_V_reg_132[5]_i_1__0_n_0\
    );
\i_V_reg_132[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[6]\,
      I1 => \i_V_reg_132[8]_i_2__0_n_0\,
      O => \i_V_reg_132[6]_i_1__0_n_0\
    );
\i_V_reg_132[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[7]\,
      I1 => \i_V_reg_132[8]_i_2__0_n_0\,
      I2 => \t_V_reg_82_reg_n_0_[6]\,
      O => \i_V_reg_132[7]_i_1__0_n_0\
    );
\i_V_reg_132[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[8]\,
      I1 => \t_V_reg_82_reg_n_0_[6]\,
      I2 => \i_V_reg_132[8]_i_2__0_n_0\,
      I3 => \t_V_reg_82_reg_n_0_[7]\,
      O => \i_V_reg_132[8]_i_1__0_n_0\
    );
\i_V_reg_132[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_82_reg_n_0_[5]\,
      I1 => \t_V_reg_82_reg_n_0_[3]\,
      I2 => \t_V_reg_82_reg_n_0_[0]\,
      I3 => \t_V_reg_82_reg_n_0_[1]\,
      I4 => \t_V_reg_82_reg_n_0_[2]\,
      I5 => \t_V_reg_82_reg_n_0_[4]\,
      O => \i_V_reg_132[8]_i_2__0_n_0\
    );
\i_V_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[0]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[1]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[1]\,
      R => '0'
    );
\i_V_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[2]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[2]\,
      R => '0'
    );
\i_V_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[3]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[3]\,
      R => '0'
    );
\i_V_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[4]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[4]\,
      R => '0'
    );
\i_V_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[5]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[5]\,
      R => '0'
    );
\i_V_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[6]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[6]\,
      R => '0'
    );
\i_V_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[7]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[7]\,
      R => '0'
    );
\i_V_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_132[8]_i_1__0_n_0\,
      Q => \i_V_reg_132_reg_n_0_[8]\,
      R => '0'
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ce\,
      I1 => ce_0,
      O => E(0)
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => start_for_Duplicate_U0_empty_n,
      I1 => \t_V_reg_82_reg_n_0_[3]\,
      I2 => \t_V_reg_82_reg_n_0_[4]\,
      I3 => \t_V_reg_82_reg_n_0_[2]\,
      I4 => \ap_CS_fsm[2]_i_3__0_n_0\,
      I5 => ap_CS_fsm_state2,
      O => \mOutPtr_reg[1]\
    );
\t_V_5_reg_93[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(0),
      O => j_V_fu_122_p2(0)
    );
\t_V_5_reg_93[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(0),
      I1 => \t_V_5_reg_93_reg__0\(1),
      O => j_V_fu_122_p2(1)
    );
\t_V_5_reg_93[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(2),
      I1 => \t_V_5_reg_93_reg__0\(1),
      I2 => \t_V_5_reg_93_reg__0\(0),
      O => j_V_fu_122_p2(2)
    );
\t_V_5_reg_93[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(3),
      I1 => \t_V_5_reg_93_reg__0\(0),
      I2 => \t_V_5_reg_93_reg__0\(1),
      I3 => \t_V_5_reg_93_reg__0\(2),
      O => j_V_fu_122_p2(3)
    );
\t_V_5_reg_93[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(4),
      I1 => \t_V_5_reg_93_reg__0\(2),
      I2 => \t_V_5_reg_93_reg__0\(1),
      I3 => \t_V_5_reg_93_reg__0\(0),
      I4 => \t_V_5_reg_93_reg__0\(3),
      O => j_V_fu_122_p2(4)
    );
\t_V_5_reg_93[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(5),
      I1 => \t_V_5_reg_93_reg__0\(3),
      I2 => \t_V_5_reg_93_reg__0\(0),
      I3 => \t_V_5_reg_93_reg__0\(1),
      I4 => \t_V_5_reg_93_reg__0\(2),
      I5 => \t_V_5_reg_93_reg__0\(4),
      O => j_V_fu_122_p2(5)
    );
\t_V_5_reg_93[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(6),
      I1 => \t_V_5_reg_93[9]_i_6_n_0\,
      O => j_V_fu_122_p2(6)
    );
\t_V_5_reg_93[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(7),
      I1 => \t_V_5_reg_93[9]_i_6_n_0\,
      I2 => \t_V_5_reg_93_reg__0\(6),
      O => j_V_fu_122_p2(7)
    );
\t_V_5_reg_93[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(8),
      I1 => \t_V_5_reg_93_reg__0\(6),
      I2 => \t_V_5_reg_93[9]_i_6_n_0\,
      I3 => \t_V_5_reg_93_reg__0\(7),
      O => j_V_fu_122_p2(8)
    );
\t_V_5_reg_93[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \t_V_5_reg_93[9]_i_4_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_116_p2,
      I4 => ap_enable_reg_pp0_iter00,
      O => t_V_5_reg_93
    );
\t_V_5_reg_93[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \t_V_5_reg_93[9]_i_4_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_116_p2,
      O => t_V_5_reg_930
    );
\t_V_5_reg_93[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(9),
      I1 => \t_V_5_reg_93_reg__0\(7),
      I2 => \t_V_5_reg_93[9]_i_6_n_0\,
      I3 => \t_V_5_reg_93_reg__0\(6),
      I4 => \t_V_5_reg_93_reg__0\(8),
      O => j_V_fu_122_p2(9)
    );
\t_V_5_reg_93[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => \exitcond_reg_137_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => temp_data_stream_0_s_empty_n,
      I3 => dup3_data_stream_0_s_full_n,
      I4 => dup1_data_stream_0_s_full_n,
      O => \t_V_5_reg_93[9]_i_4_n_0\
    );
\t_V_5_reg_93[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(6),
      I1 => \t_V_5_reg_93_reg__0\(8),
      I2 => \t_V_5_reg_93_reg__0\(9),
      I3 => \t_V_5_reg_93_reg__0\(4),
      I4 => \t_V_5_reg_93[9]_i_7_n_0\,
      O => exitcond_fu_116_p2
    );
\t_V_5_reg_93[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(5),
      I1 => \t_V_5_reg_93_reg__0\(3),
      I2 => \t_V_5_reg_93_reg__0\(0),
      I3 => \t_V_5_reg_93_reg__0\(1),
      I4 => \t_V_5_reg_93_reg__0\(2),
      I5 => \t_V_5_reg_93_reg__0\(4),
      O => \t_V_5_reg_93[9]_i_6_n_0\
    );
\t_V_5_reg_93[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \t_V_5_reg_93_reg__0\(1),
      I1 => \t_V_5_reg_93_reg__0\(0),
      I2 => \t_V_5_reg_93_reg__0\(5),
      I3 => \t_V_5_reg_93_reg__0\(7),
      I4 => \t_V_5_reg_93_reg__0\(2),
      I5 => \t_V_5_reg_93_reg__0\(3),
      O => \t_V_5_reg_93[9]_i_7_n_0\
    );
\t_V_5_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(0),
      Q => \t_V_5_reg_93_reg__0\(0),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(1),
      Q => \t_V_5_reg_93_reg__0\(1),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(2),
      Q => \t_V_5_reg_93_reg__0\(2),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(3),
      Q => \t_V_5_reg_93_reg__0\(3),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(4),
      Q => \t_V_5_reg_93_reg__0\(4),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(5),
      Q => \t_V_5_reg_93_reg__0\(5),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(6),
      Q => \t_V_5_reg_93_reg__0\(6),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(7),
      Q => \t_V_5_reg_93_reg__0\(7),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(8),
      Q => \t_V_5_reg_93_reg__0\(8),
      R => t_V_5_reg_93
    );
\t_V_5_reg_93_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_930,
      D => j_V_fu_122_p2(9),
      Q => \t_V_5_reg_93_reg__0\(9),
      R => t_V_5_reg_93
    );
\t_V_reg_82[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => start_for_Duplicate_U0_empty_n,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_state5,
      O => t_V_reg_82
    );
\t_V_reg_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[0]\,
      Q => \t_V_reg_82_reg_n_0_[0]\,
      R => t_V_reg_82
    );
\t_V_reg_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[1]\,
      Q => \t_V_reg_82_reg_n_0_[1]\,
      R => t_V_reg_82
    );
\t_V_reg_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[2]\,
      Q => \t_V_reg_82_reg_n_0_[2]\,
      R => t_V_reg_82
    );
\t_V_reg_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[3]\,
      Q => \t_V_reg_82_reg_n_0_[3]\,
      R => t_V_reg_82
    );
\t_V_reg_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[4]\,
      Q => \t_V_reg_82_reg_n_0_[4]\,
      R => t_V_reg_82
    );
\t_V_reg_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[5]\,
      Q => \t_V_reg_82_reg_n_0_[5]\,
      R => t_V_reg_82
    );
\t_V_reg_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[6]\,
      Q => \t_V_reg_82_reg_n_0_[6]\,
      R => t_V_reg_82
    );
\t_V_reg_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[7]\,
      Q => \t_V_reg_82_reg_n_0_[7]\,
      R => t_V_reg_82
    );
\t_V_reg_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \i_V_reg_132_reg_n_0_[8]\,
      Q => \t_V_reg_82_reg_n_0_[8]\,
      R => t_V_reg_82
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Duplicate77 is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_Duplicate_U0_full_n : in STD_LOGIC;
    start_for_Merge_U0_full_n : in STD_LOGIC;
    start_for_Duplicate77_U0_empty_n : in STD_LOGIC;
    temp_data_stream_0_s_full_n : in STD_LOGIC;
    dup2_data_stream_0_s_full_n : in STD_LOGIC;
    img0_data_stream_0_s_empty_n : in STD_LOGIC
  );
end design_1_image_filter_1_0_Duplicate77;

architecture STRUCTURE of design_1_image_filter_1_0_Duplicate77 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal exitcond_fu_116_p2 : STD_LOGIC;
  signal \exitcond_reg_137[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_137_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_110_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_132 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_V_reg_132[8]_i_2_n_0\ : STD_LOGIC;
  signal j_V_fu_122_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \start_once_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal \^start_once_reg_reg_1\ : STD_LOGIC;
  signal t_V_4_reg_93 : STD_LOGIC;
  signal t_V_4_reg_930 : STD_LOGIC;
  signal \t_V_4_reg_93[9]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_4_reg_93[9]_i_6_n_0\ : STD_LOGIC;
  signal \t_V_4_reg_93[9]_i_7_n_0\ : STD_LOGIC;
  signal \t_V_4_reg_93_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_reg_82 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t_V_reg_82_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair72";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_V_reg_132[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_V_reg_132[2]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_V_reg_132[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i_V_reg_132[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i_V_reg_132[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \i_V_reg_132[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__7\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \t_V_4_reg_93[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \t_V_4_reg_93[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \t_V_4_reg_93[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \t_V_4_reg_93[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \t_V_4_reg_93[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \t_V_4_reg_93[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \t_V_4_reg_93[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \t_V_4_reg_93[9]_i_3\ : label is "soft_lutpair68";
begin
  Q(0) <= \^q\(0);
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
  start_once_reg_reg_1 <= \^start_once_reg_reg_1\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \exitcond_reg_137_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => img0_data_stream_0_s_empty_n,
      I3 => dup2_data_stream_0_s_full_n,
      I4 => temp_data_stream_0_s_full_n,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ce
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^start_once_reg_reg_1\,
      I1 => start_for_Duplicate_U0_full_n,
      I2 => start_for_Merge_U0_full_n,
      I3 => \^start_once_reg_reg_0\,
      I4 => start_for_Duplicate77_U0_empty_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3_n_0\,
      I2 => t_V_reg_82(2),
      I3 => t_V_reg_82(4),
      I4 => t_V_reg_82(3),
      O => \^start_once_reg_reg_1\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => start_for_Duplicate_U0_full_n,
      I2 => start_for_Merge_U0_full_n,
      I3 => \^start_once_reg_reg_0\,
      I4 => start_for_Duplicate77_U0_empty_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3_n_0\,
      I2 => t_V_reg_82(2),
      I3 => t_V_reg_82(4),
      I4 => t_V_reg_82(3),
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_reg_82(1),
      I1 => t_V_reg_82(0),
      I2 => t_V_reg_82(6),
      I3 => t_V_reg_82(7),
      I4 => t_V_reg_82(5),
      I5 => t_V_reg_82(8),
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8000AAAA"
    )
        port map (
      I0 => exitcond_fu_116_p2,
      I1 => temp_data_stream_0_s_full_n,
      I2 => dup2_data_stream_0_s_full_n,
      I3 => img0_data_stream_0_s_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \exitcond_reg_137_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_2__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter00,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044C000C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \t_V_4_reg_93[9]_i_4_n_0\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \ap_CS_fsm[3]_i_2__1_n_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\exitcond_reg_137[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_fu_116_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \t_V_4_reg_93[9]_i_4_n_0\,
      I3 => \exitcond_reg_137_reg_n_0_[0]\,
      O => \exitcond_reg_137[0]_i_1_n_0\
    );
\exitcond_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_137[0]_i_1_n_0\,
      Q => \exitcond_reg_137_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_132[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_82(0),
      O => i_V_fu_110_p2(0)
    );
\i_V_reg_132[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_82(0),
      I1 => t_V_reg_82(1),
      O => i_V_fu_110_p2(1)
    );
\i_V_reg_132[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_82(2),
      I1 => t_V_reg_82(1),
      I2 => t_V_reg_82(0),
      O => i_V_fu_110_p2(2)
    );
\i_V_reg_132[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_82(3),
      I1 => t_V_reg_82(0),
      I2 => t_V_reg_82(1),
      I3 => t_V_reg_82(2),
      O => i_V_fu_110_p2(3)
    );
\i_V_reg_132[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_82(4),
      I1 => t_V_reg_82(2),
      I2 => t_V_reg_82(1),
      I3 => t_V_reg_82(0),
      I4 => t_V_reg_82(3),
      O => i_V_fu_110_p2(4)
    );
\i_V_reg_132[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_82(5),
      I1 => t_V_reg_82(3),
      I2 => t_V_reg_82(0),
      I3 => t_V_reg_82(1),
      I4 => t_V_reg_82(2),
      I5 => t_V_reg_82(4),
      O => i_V_fu_110_p2(5)
    );
\i_V_reg_132[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_82(6),
      I1 => \i_V_reg_132[8]_i_2_n_0\,
      O => i_V_fu_110_p2(6)
    );
\i_V_reg_132[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_82(7),
      I1 => \i_V_reg_132[8]_i_2_n_0\,
      I2 => t_V_reg_82(6),
      O => i_V_fu_110_p2(7)
    );
\i_V_reg_132[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_82(8),
      I1 => t_V_reg_82(6),
      I2 => \i_V_reg_132[8]_i_2_n_0\,
      I3 => t_V_reg_82(7),
      O => i_V_fu_110_p2(8)
    );
\i_V_reg_132[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_reg_82(5),
      I1 => t_V_reg_82(3),
      I2 => t_V_reg_82(0),
      I3 => t_V_reg_82(1),
      I4 => t_V_reg_82(2),
      I5 => t_V_reg_82(4),
      O => \i_V_reg_132[8]_i_2_n_0\
    );
\i_V_reg_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(0),
      Q => i_V_reg_132(0),
      R => '0'
    );
\i_V_reg_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(1),
      Q => i_V_reg_132(1),
      R => '0'
    );
\i_V_reg_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(2),
      Q => i_V_reg_132(2),
      R => '0'
    );
\i_V_reg_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(3),
      Q => i_V_reg_132(3),
      R => '0'
    );
\i_V_reg_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(4),
      Q => i_V_reg_132(4),
      R => '0'
    );
\i_V_reg_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(5),
      Q => i_V_reg_132(5),
      R => '0'
    );
\i_V_reg_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(6),
      Q => i_V_reg_132(6),
      R => '0'
    );
\i_V_reg_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(7),
      Q => i_V_reg_132(7),
      R => '0'
    );
\i_V_reg_132_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_110_p2(8),
      Q => i_V_reg_132(8),
      R => '0'
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start_once_reg_reg_1\,
      I1 => start_for_Duplicate77_U0_empty_n,
      O => \mOutPtr_reg[1]\
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54505050"
    )
        port map (
      I0 => \^start_once_reg_reg_1\,
      I1 => start_for_Duplicate77_U0_empty_n,
      I2 => \^start_once_reg_reg_0\,
      I3 => start_for_Merge_U0_full_n,
      I4 => start_for_Duplicate_U0_full_n,
      O => \start_once_reg_i_1__2_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_0\,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst
    );
\t_V_4_reg_93[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(0),
      O => j_V_fu_122_p2(0)
    );
\t_V_4_reg_93[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(0),
      I1 => \t_V_4_reg_93_reg__0\(1),
      O => j_V_fu_122_p2(1)
    );
\t_V_4_reg_93[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(2),
      I1 => \t_V_4_reg_93_reg__0\(1),
      I2 => \t_V_4_reg_93_reg__0\(0),
      O => j_V_fu_122_p2(2)
    );
\t_V_4_reg_93[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(3),
      I1 => \t_V_4_reg_93_reg__0\(0),
      I2 => \t_V_4_reg_93_reg__0\(1),
      I3 => \t_V_4_reg_93_reg__0\(2),
      O => j_V_fu_122_p2(3)
    );
\t_V_4_reg_93[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(4),
      I1 => \t_V_4_reg_93_reg__0\(2),
      I2 => \t_V_4_reg_93_reg__0\(1),
      I3 => \t_V_4_reg_93_reg__0\(0),
      I4 => \t_V_4_reg_93_reg__0\(3),
      O => j_V_fu_122_p2(4)
    );
\t_V_4_reg_93[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(5),
      I1 => \t_V_4_reg_93_reg__0\(3),
      I2 => \t_V_4_reg_93_reg__0\(0),
      I3 => \t_V_4_reg_93_reg__0\(1),
      I4 => \t_V_4_reg_93_reg__0\(2),
      I5 => \t_V_4_reg_93_reg__0\(4),
      O => j_V_fu_122_p2(5)
    );
\t_V_4_reg_93[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(6),
      I1 => \t_V_4_reg_93[9]_i_6_n_0\,
      O => j_V_fu_122_p2(6)
    );
\t_V_4_reg_93[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(7),
      I1 => \t_V_4_reg_93[9]_i_6_n_0\,
      I2 => \t_V_4_reg_93_reg__0\(6),
      O => j_V_fu_122_p2(7)
    );
\t_V_4_reg_93[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(8),
      I1 => \t_V_4_reg_93_reg__0\(6),
      I2 => \t_V_4_reg_93[9]_i_6_n_0\,
      I3 => \t_V_4_reg_93_reg__0\(7),
      O => j_V_fu_122_p2(8)
    );
\t_V_4_reg_93[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \t_V_4_reg_93[9]_i_4_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_116_p2,
      I4 => ap_enable_reg_pp0_iter00,
      O => t_V_4_reg_93
    );
\t_V_4_reg_93[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \t_V_4_reg_93[9]_i_4_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_116_p2,
      O => t_V_4_reg_930
    );
\t_V_4_reg_93[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(9),
      I1 => \t_V_4_reg_93_reg__0\(7),
      I2 => \t_V_4_reg_93[9]_i_6_n_0\,
      I3 => \t_V_4_reg_93_reg__0\(6),
      I4 => \t_V_4_reg_93_reg__0\(8),
      O => j_V_fu_122_p2(9)
    );
\t_V_4_reg_93[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => \exitcond_reg_137_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => img0_data_stream_0_s_empty_n,
      I3 => dup2_data_stream_0_s_full_n,
      I4 => temp_data_stream_0_s_full_n,
      O => \t_V_4_reg_93[9]_i_4_n_0\
    );
\t_V_4_reg_93[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(3),
      I1 => \t_V_4_reg_93_reg__0\(8),
      I2 => \t_V_4_reg_93_reg__0\(4),
      I3 => \t_V_4_reg_93_reg__0\(6),
      I4 => \t_V_4_reg_93[9]_i_7_n_0\,
      O => exitcond_fu_116_p2
    );
\t_V_4_reg_93[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(5),
      I1 => \t_V_4_reg_93_reg__0\(3),
      I2 => \t_V_4_reg_93_reg__0\(0),
      I3 => \t_V_4_reg_93_reg__0\(1),
      I4 => \t_V_4_reg_93_reg__0\(2),
      I5 => \t_V_4_reg_93_reg__0\(4),
      O => \t_V_4_reg_93[9]_i_6_n_0\
    );
\t_V_4_reg_93[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_4_reg_93_reg__0\(1),
      I1 => \t_V_4_reg_93_reg__0\(0),
      I2 => \t_V_4_reg_93_reg__0\(2),
      I3 => \t_V_4_reg_93_reg__0\(7),
      I4 => \t_V_4_reg_93_reg__0\(5),
      I5 => \t_V_4_reg_93_reg__0\(9),
      O => \t_V_4_reg_93[9]_i_7_n_0\
    );
\t_V_4_reg_93_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(0),
      Q => \t_V_4_reg_93_reg__0\(0),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(1),
      Q => \t_V_4_reg_93_reg__0\(1),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(2),
      Q => \t_V_4_reg_93_reg__0\(2),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(3),
      Q => \t_V_4_reg_93_reg__0\(3),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(4),
      Q => \t_V_4_reg_93_reg__0\(4),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(5),
      Q => \t_V_4_reg_93_reg__0\(5),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(6),
      Q => \t_V_4_reg_93_reg__0\(6),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(7),
      Q => \t_V_4_reg_93_reg__0\(7),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(8),
      Q => \t_V_4_reg_93_reg__0\(8),
      R => t_V_4_reg_93
    );
\t_V_4_reg_93_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_930,
      D => j_V_fu_122_p2(9),
      Q => \t_V_4_reg_93_reg__0\(9),
      R => t_V_4_reg_93
    );
\t_V_reg_82[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8000000"
    )
        port map (
      I0 => start_for_Duplicate_U0_full_n,
      I1 => start_for_Merge_U0_full_n,
      I2 => \^start_once_reg_reg_0\,
      I3 => start_for_Duplicate77_U0_empty_n,
      I4 => \^q\(0),
      I5 => ap_CS_fsm_state5,
      O => t_V_reg_82_0
    );
\t_V_reg_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(0),
      Q => t_V_reg_82(0),
      R => t_V_reg_82_0
    );
\t_V_reg_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(1),
      Q => t_V_reg_82(1),
      R => t_V_reg_82_0
    );
\t_V_reg_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(2),
      Q => t_V_reg_82(2),
      R => t_V_reg_82_0
    );
\t_V_reg_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(3),
      Q => t_V_reg_82(3),
      R => t_V_reg_82_0
    );
\t_V_reg_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(4),
      Q => t_V_reg_82(4),
      R => t_V_reg_82_0
    );
\t_V_reg_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(5),
      Q => t_V_reg_82(5),
      R => t_V_reg_82_0
    );
\t_V_reg_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(6),
      Q => t_V_reg_82(6),
      R => t_V_reg_82_0
    );
\t_V_reg_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(7),
      Q => t_V_reg_82(7),
      R => t_V_reg_82_0
    );
\t_V_reg_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_132(8),
      Q => t_V_reg_82(8),
      R => t_V_reg_82_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_8_fu_264_reg[7]\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[6]\ : out STD_LOGIC;
    \right_border_buf_0_8_fu_264_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2628_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_22_reg_2642_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_8_fu_264_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_8_fu_264_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_0_va_22_reg_2642_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_8_fu_264_reg[3]\ : out STD_LOGIC;
    \right_border_buf_0_8_fu_264_reg[2]\ : out STD_LOGIC;
    din4 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_8_fu_264_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \tmp_1_reg_2516_reg[0]\ : in STD_LOGIC;
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    or_cond_i_i_reg_2571_pp0_iter1_reg : in STD_LOGIC;
    \tmp_s_reg_2511_reg[0]\ : in STD_LOGIC;
    tmp_2_reg_2502 : in STD_LOGIC;
    img0_data_stream_0_s_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter6_reg : in STD_LOGIC;
    or_cond_i_reg_2594_pp0_iter5_reg : in STD_LOGIC;
    mid_img_data_stream_s_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    tmp_3_reg_2528 : in STD_LOGIC;
    din0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    \row_assign_9_0_t_reg_2537_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    \row_assign_9_1_t_reg_2542_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    \row_assign_9_2_t_reg_2547_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_assign_9_1_t_reg_2542_reg[0]\ : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \row_assign_9_1_t_reg_2542_reg[1]\ : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ce0\ : STD_LOGIC;
  signal \^din4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal k_buf_0_val_9_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^moutptr_reg[0]\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^right_border_buf_0_8_fu_264_reg[0]\ : STD_LOGIC;
  signal \^right_border_buf_0_8_fu_264_reg[2]\ : STD_LOGIC;
  signal \^right_border_buf_0_8_fu_264_reg[3]\ : STD_LOGIC;
  signal \^right_border_buf_0_8_fu_264_reg[4]\ : STD_LOGIC;
  signal \^right_border_buf_0_8_fu_264_reg[5]\ : STD_LOGIC;
  signal \^right_border_buf_0_8_fu_264_reg[6]\ : STD_LOGIC;
  signal \^right_border_buf_0_8_fu_264_reg[7]\ : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2628[0]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2628[1]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2628[3]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2628[4]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2628[5]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2628[7]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[1]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[2]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[3]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[4]_i_2_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_264[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_264[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_264[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_264[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_264[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_264[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_264[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \right_border_buf_0_8_fu_264[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[0]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[4]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[7]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_21_reg_2635[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[2]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[0]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[2]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[4]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[5]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[7]_i_2\ : label is "soft_lutpair159";
begin
  WEA(0) <= \^wea\(0);
  ce0 <= \^ce0\;
  din4(5 downto 0) <= \^din4\(5 downto 0);
  \mOutPtr_reg[0]\ <= \^moutptr_reg[0]\;
  ram_reg_0 <= \^ram_reg_0\;
  \right_border_buf_0_8_fu_264_reg[0]\ <= \^right_border_buf_0_8_fu_264_reg[0]\;
  \right_border_buf_0_8_fu_264_reg[2]\ <= \^right_border_buf_0_8_fu_264_reg[2]\;
  \right_border_buf_0_8_fu_264_reg[3]\ <= \^right_border_buf_0_8_fu_264_reg[3]\;
  \right_border_buf_0_8_fu_264_reg[4]\ <= \^right_border_buf_0_8_fu_264_reg[4]\;
  \right_border_buf_0_8_fu_264_reg[5]\ <= \^right_border_buf_0_8_fu_264_reg[5]\;
  \right_border_buf_0_8_fu_264_reg[6]\ <= \^right_border_buf_0_8_fu_264_reg[6]\;
  \right_border_buf_0_8_fu_264_reg[7]\ <= \^right_border_buf_0_8_fu_264_reg[7]\;
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => \tmp_s_reg_2511_reg[0]\,
      I1 => tmp_2_reg_2502,
      I2 => \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\,
      I3 => or_cond_i_i_reg_2571_pp0_iter1_reg,
      O => \^moutptr_reg[0]\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => k_buf_0_val_9_q0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => \^ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => img0_data_stream_0_s_full_n,
      I1 => ap_enable_reg_pp0_iter6_reg,
      I2 => or_cond_i_reg_2594_pp0_iter5_reg,
      I3 => mid_img_data_stream_s_empty_n,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^moutptr_reg[0]\,
      O => \^ram_reg_0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00080000000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg,
      I1 => \tmp_1_reg_2516_reg[0]\,
      I2 => \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\,
      I3 => or_cond_i_i_reg_2571_pp0_iter1_reg,
      I4 => \tmp_s_reg_2511_reg[0]\,
      I5 => tmp_2_reg_2502,
      O => \^wea\(0)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => \^ram_reg_0\,
      I2 => ap_enable_reg_pp0_iter1,
      O => \^ce0\
    );
\right_border_buf_0_8_fu_264[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[0]\,
      O => \^din4\(0)
    );
\right_border_buf_0_8_fu_264[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(1),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      O => \^din4\(1)
    );
\right_border_buf_0_8_fu_264[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[2]\,
      O => \^din4\(2)
    );
\right_border_buf_0_8_fu_264[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(3),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      O => \^right_border_buf_0_8_fu_264_reg[3]\
    );
\right_border_buf_0_8_fu_264[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[4]\,
      O => \^din4\(3)
    );
\right_border_buf_0_8_fu_264[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[5]\,
      O => \^din4\(4)
    );
\right_border_buf_0_8_fu_264[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => k_buf_0_val_9_q0(6),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      O => \^right_border_buf_0_8_fu_264_reg[6]\
    );
\right_border_buf_0_8_fu_264[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[7]\,
      O => \^din4\(5)
    );
\src_kernel_win_0_va_20_reg_2628[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2628[0]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => ram_reg_21,
      O => D(0)
    );
\src_kernel_win_0_va_20_reg_2628[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[0]\,
      I1 => \row_assign_9_0_t_reg_2537_reg[2]\(1),
      I2 => ram_reg_22,
      I3 => ram_reg_23,
      I4 => \row_assign_9_0_t_reg_2537_reg[2]\(0),
      O => \src_kernel_win_0_va_20_reg_2628[0]_i_2_n_0\
    );
\src_kernel_win_0_va_20_reg_2628[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2628[1]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => din0(0),
      O => D(1)
    );
\src_kernel_win_0_va_20_reg_2628[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^din4\(1),
      I1 => \row_assign_9_0_t_reg_2537_reg[2]\(1),
      I2 => ram_reg_19,
      I3 => \row_assign_9_0_t_reg_2537_reg[2]\(0),
      I4 => ram_reg_20,
      O => \src_kernel_win_0_va_20_reg_2628[1]_i_2_n_0\
    );
\src_kernel_win_0_va_20_reg_2628[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2628[3]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => din0(1),
      O => D(2)
    );
\src_kernel_win_0_va_20_reg_2628[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[3]\,
      I1 => \row_assign_9_0_t_reg_2537_reg[2]\(1),
      I2 => ram_reg_14,
      I3 => \row_assign_9_0_t_reg_2537_reg[2]\(0),
      I4 => ram_reg_15,
      O => \src_kernel_win_0_va_20_reg_2628[3]_i_2_n_0\
    );
\src_kernel_win_0_va_20_reg_2628[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2628[4]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => din0(2),
      O => D(3)
    );
\src_kernel_win_0_va_20_reg_2628[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74747744"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[4]\,
      I1 => \row_assign_9_0_t_reg_2537_reg[2]\(1),
      I2 => ram_reg_11,
      I3 => ram_reg_12,
      I4 => \row_assign_9_0_t_reg_2537_reg[2]\(0),
      O => \src_kernel_win_0_va_20_reg_2628[4]_i_2_n_0\
    );
\src_kernel_win_0_va_20_reg_2628[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2628[5]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => din0(3),
      O => D(4)
    );
\src_kernel_win_0_va_20_reg_2628[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555303F"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[5]\,
      I1 => ram_reg_9,
      I2 => \row_assign_9_0_t_reg_2537_reg[2]\(0),
      I3 => ram_reg_10,
      I4 => \row_assign_9_0_t_reg_2537_reg[2]\(1),
      O => \src_kernel_win_0_va_20_reg_2628[5]_i_2_n_0\
    );
\src_kernel_win_0_va_20_reg_2628[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[6]\,
      I1 => \row_assign_9_0_t_reg_2537_reg[2]\(1),
      I2 => ram_reg_6,
      I3 => \row_assign_9_0_t_reg_2537_reg[2]\(0),
      I4 => ram_reg_7,
      O => \src_kernel_win_0_va_20_reg_2628_reg[6]\
    );
\src_kernel_win_0_va_20_reg_2628[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2628[7]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => din0(4),
      O => D(5)
    );
\src_kernel_win_0_va_20_reg_2628[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555303F"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[7]\,
      I1 => ram_reg_2,
      I2 => \row_assign_9_0_t_reg_2537_reg[2]\(0),
      I3 => ram_reg_3,
      I4 => \row_assign_9_0_t_reg_2537_reg[2]\(1),
      O => \src_kernel_win_0_va_20_reg_2628[7]_i_2_n_0\
    );
\src_kernel_win_0_va_21_reg_2635[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[3]\,
      I1 => \row_assign_9_1_t_reg_2542_reg[2]\(1),
      I2 => \row_assign_9_1_t_reg_2542_reg[1]\,
      I3 => tmp_3_reg_2528,
      I4 => ram_reg_8(0),
      O => \src_kernel_win_0_va_21_reg_2635_reg[5]\(0)
    );
\src_kernel_win_0_va_21_reg_2635[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[5]\,
      I1 => \row_assign_9_1_t_reg_2542_reg[2]\(1),
      I2 => \row_assign_9_1_t_reg_2542_reg[0]\,
      I3 => tmp_3_reg_2528,
      I4 => ram_reg_8(1),
      O => \src_kernel_win_0_va_21_reg_2635_reg[5]\(1)
    );
\src_kernel_win_0_va_21_reg_2635[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B88BB"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[6]\,
      I1 => \row_assign_9_1_t_reg_2542_reg[2]\(1),
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => \row_assign_9_1_t_reg_2542_reg[2]\(0),
      O => \src_kernel_win_0_va_21_reg_2635_reg[6]\
    );
\src_kernel_win_0_va_22_reg_2642[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_2642[1]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => ram_reg_13(0),
      O => \src_kernel_win_0_va_22_reg_2642_reg[4]\(0)
    );
\src_kernel_win_0_va_22_reg_2642[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^din4\(1),
      I1 => \row_assign_9_2_t_reg_2547_reg[2]\(1),
      I2 => ram_reg_19,
      I3 => \row_assign_9_2_t_reg_2547_reg[2]\(0),
      I4 => ram_reg_20,
      O => \src_kernel_win_0_va_22_reg_2642[1]_i_2_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_2642[2]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => ram_reg_16,
      O => \src_kernel_win_0_va_22_reg_2642_reg[4]\(1)
    );
\src_kernel_win_0_va_22_reg_2642[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555303F"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[2]\,
      I1 => ram_reg_17,
      I2 => \row_assign_9_2_t_reg_2547_reg[2]\(0),
      I3 => ram_reg_18,
      I4 => \row_assign_9_2_t_reg_2547_reg[2]\(1),
      O => \src_kernel_win_0_va_22_reg_2642[2]_i_2_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_2642[3]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => ram_reg_13(1),
      O => \src_kernel_win_0_va_22_reg_2642_reg[4]\(2)
    );
\src_kernel_win_0_va_22_reg_2642[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB88B8B8"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[3]\,
      I1 => \row_assign_9_2_t_reg_2547_reg[2]\(1),
      I2 => ram_reg_15,
      I3 => ram_reg_14,
      I4 => \row_assign_9_2_t_reg_2547_reg[2]\(0),
      O => \src_kernel_win_0_va_22_reg_2642[3]_i_2_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_2642[4]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => ram_reg_13(2),
      O => \src_kernel_win_0_va_22_reg_2642_reg[4]\(3)
    );
\src_kernel_win_0_va_22_reg_2642[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[4]\,
      I1 => \row_assign_9_2_t_reg_2547_reg[2]\(1),
      I2 => ram_reg_11,
      I3 => \row_assign_9_2_t_reg_2547_reg[2]\(0),
      I4 => ram_reg_12,
      O => \src_kernel_win_0_va_22_reg_2642[4]_i_2_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^right_border_buf_0_8_fu_264_reg[6]\,
      I1 => \row_assign_9_2_t_reg_2547_reg[2]\(1),
      I2 => ram_reg_6,
      I3 => \row_assign_9_2_t_reg_2547_reg[2]\(0),
      I4 => ram_reg_7,
      O => \src_kernel_win_0_va_22_reg_2642_reg[6]\
    );
\src_kernel_win_0_va_23_reg_2649[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => k_buf_0_val_9_q0(0),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      O => \^right_border_buf_0_8_fu_264_reg[0]\
    );
\src_kernel_win_0_va_23_reg_2649[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => k_buf_0_val_9_q0(2),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      O => \^right_border_buf_0_8_fu_264_reg[2]\
    );
\src_kernel_win_0_va_23_reg_2649[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => k_buf_0_val_9_q0(4),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      O => \^right_border_buf_0_8_fu_264_reg[4]\
    );
\src_kernel_win_0_va_23_reg_2649[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => k_buf_0_val_9_q0(5),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      O => \^right_border_buf_0_8_fu_264_reg[5]\
    );
\src_kernel_win_0_va_23_reg_2649[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => k_buf_0_val_9_q0(7),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      O => \^right_border_buf_0_8_fu_264_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_26 is
  port (
    \right_border_buf_0_14_fu_288_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_2642_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[7]\ : out STD_LOGIC;
    \src_kernel_win_0_va_23_reg_2649_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[6]_0\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2628_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[2]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \tmp_133_1_reg_2520_reg[0]\ : in STD_LOGIC;
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    or_cond_i_i_reg_2571_pp0_iter1_reg : in STD_LOGIC;
    \tmp_s_reg_2511_reg[0]\ : in STD_LOGIC;
    tmp_2_reg_2502 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    \row_assign_9_3_t_reg_2552_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_reg_2528 : in STD_LOGIC;
    din2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    row_assign_9_1_t_reg_2542 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    din0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \row_assign_9_2_t_reg_2547_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    row_assign_9_0_t_reg_2537 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    din4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \row_assign_9_4_t_reg_2557_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\ : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\ : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\ : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_26 : entity is "Filter2D_k_buf_0_eOg_ram";
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_26;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_26 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^din3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_0_14_fu_288_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_20_reg_2628[2]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2635[0]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2635[1]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2635[2]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2635[4]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[0]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[5]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[7]_i_3_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[0]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[1]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[2]_i_3_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[3]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[4]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[5]_i_3_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[6]_i_3_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[7]_i_3_n_0\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_23_reg_2649_reg[6]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[0]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[1]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[2]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[3]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[5]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[6]_0\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[7]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_288[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_288[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_288[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_288[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_288[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_288[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_288[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \right_border_buf_0_14_fu_288[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[7]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[2]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_23_reg_2649[6]_i_1\ : label is "soft_lutpair140";
begin
  WEA(0) <= \^wea\(0);
  din3(7 downto 0) <= \^din3\(7 downto 0);
  \right_border_buf_0_14_fu_288_reg[7]\(7 downto 0) <= \^right_border_buf_0_14_fu_288_reg[7]\(7 downto 0);
  \src_kernel_win_0_va_23_reg_2649_reg[6]\ <= \^src_kernel_win_0_va_23_reg_2649_reg[6]\;
  \src_kernel_win_0_va_24_reg_2655_reg[0]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[0]\;
  \src_kernel_win_0_va_24_reg_2655_reg[1]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[1]\;
  \src_kernel_win_0_va_24_reg_2655_reg[2]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[2]\;
  \src_kernel_win_0_va_24_reg_2655_reg[3]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[3]\;
  \src_kernel_win_0_va_24_reg_2655_reg[5]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[5]\;
  \src_kernel_win_0_va_24_reg_2655_reg[6]_0\ <= \^src_kernel_win_0_va_24_reg_2655_reg[6]_0\;
  \src_kernel_win_0_va_24_reg_2655_reg[7]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[7]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_0_14_fu_288_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^wea\(0),
      ENBWREN => ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00080000000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg,
      I1 => \tmp_133_1_reg_2520_reg[0]\,
      I2 => \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\,
      I3 => or_cond_i_i_reg_2571_pp0_iter1_reg,
      I4 => \tmp_s_reg_2511_reg[0]\,
      I5 => tmp_2_reg_2502,
      O => \^wea\(0)
    );
\right_border_buf_0_14_fu_288[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0\,
      O => \^din3\(0)
    );
\right_border_buf_0_14_fu_288[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(1),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\,
      O => \^din3\(1)
    );
\right_border_buf_0_14_fu_288[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0\,
      O => \^din3\(2)
    );
\right_border_buf_0_14_fu_288[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(3),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\,
      O => \^din3\(3)
    );
\right_border_buf_0_14_fu_288[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(4),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      O => \^din3\(4)
    );
\right_border_buf_0_14_fu_288[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(5),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      O => \^din3\(5)
    );
\right_border_buf_0_14_fu_288[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \^right_border_buf_0_14_fu_288_reg[7]\(6),
      O => \^din3\(6)
    );
\right_border_buf_0_14_fu_288[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(7),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      O => \^din3\(7)
    );
\src_kernel_win_0_va_20_reg_2628[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \src_kernel_win_0_va_20_reg_2628[2]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => ram_reg_14,
      O => \src_kernel_win_0_va_20_reg_2628_reg[2]\(0)
    );
\src_kernel_win_0_va_20_reg_2628[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4747"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[2]\,
      I1 => row_assign_9_0_t_reg_2537(1),
      I2 => ram_reg_15,
      I3 => ram_reg_11,
      I4 => row_assign_9_0_t_reg_2537(2),
      O => \src_kernel_win_0_va_20_reg_2628[2]_i_2_n_0\
    );
\src_kernel_win_0_va_21_reg_2635[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"350035FF"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_2635[0]_i_2_n_0\,
      I1 => ram_reg_17,
      I2 => row_assign_9_1_t_reg_2542(2),
      I3 => tmp_3_reg_2528,
      I4 => ram_reg_18,
      O => \src_kernel_win_0_va_21_reg_2635_reg[4]\(0)
    );
\src_kernel_win_0_va_21_reg_2635[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0\,
      I1 => ram_reg_19,
      I2 => row_assign_9_1_t_reg_2542(1),
      I3 => ram_reg_18,
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => ram_reg_20,
      O => \src_kernel_win_0_va_21_reg_2635[0]_i_2_n_0\
    );
\src_kernel_win_0_va_21_reg_2635[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1FFD100"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_2635[1]_i_2_n_0\,
      I1 => row_assign_9_1_t_reg_2542(2),
      I2 => din4(0),
      I3 => tmp_3_reg_2528,
      I4 => ram_reg_2(0),
      O => \src_kernel_win_0_va_21_reg_2635_reg[4]\(1)
    );
\src_kernel_win_0_va_21_reg_2635[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^din3\(1),
      I1 => din2(0),
      I2 => row_assign_9_1_t_reg_2542(1),
      I3 => ram_reg_2(0),
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => din0(0),
      O => \src_kernel_win_0_va_21_reg_2635[1]_i_2_n_0\
    );
\src_kernel_win_0_va_21_reg_2635[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"350035FF"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_2635[2]_i_2_n_0\,
      I1 => ram_reg_11,
      I2 => row_assign_9_1_t_reg_2542(2),
      I3 => tmp_3_reg_2528,
      I4 => ram_reg_13,
      O => \src_kernel_win_0_va_21_reg_2635_reg[4]\(2)
    );
\src_kernel_win_0_va_21_reg_2635[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0\,
      I1 => ram_reg_12,
      I2 => row_assign_9_1_t_reg_2542(1),
      I3 => ram_reg_13,
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => ram_reg_14,
      O => \src_kernel_win_0_va_21_reg_2635[2]_i_2_n_0\
    );
\src_kernel_win_0_va_21_reg_2635[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din3\(3),
      I1 => din2(1),
      I2 => row_assign_9_1_t_reg_2542(1),
      I3 => ram_reg_2(1),
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => din0(1),
      O => \src_kernel_win_0_va_21_reg_2635_reg[3]\
    );
\src_kernel_win_0_va_21_reg_2635[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35FF3500"
    )
        port map (
      I0 => \src_kernel_win_0_va_21_reg_2635[4]_i_2_n_0\,
      I1 => ram_reg_9,
      I2 => row_assign_9_1_t_reg_2542(2),
      I3 => tmp_3_reg_2528,
      I4 => ram_reg_2(2),
      O => \src_kernel_win_0_va_21_reg_2635_reg[4]\(3)
    );
\src_kernel_win_0_va_21_reg_2635[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^din3\(4),
      I1 => din2(2),
      I2 => row_assign_9_1_t_reg_2542(1),
      I3 => ram_reg_2(2),
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => din0(2),
      O => \src_kernel_win_0_va_21_reg_2635[4]_i_2_n_0\
    );
\src_kernel_win_0_va_21_reg_2635[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^din3\(5),
      I1 => din2(3),
      I2 => ram_reg_2(3),
      I3 => row_assign_9_1_t_reg_2542(0),
      I4 => din0(3),
      I5 => row_assign_9_1_t_reg_2542(1),
      O => \src_kernel_win_0_va_21_reg_2635_reg[5]\
    );
\src_kernel_win_0_va_22_reg_2642[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_2642[0]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => ram_reg_19,
      O => \src_kernel_win_0_va_22_reg_2642_reg[7]\(0)
    );
\src_kernel_win_0_va_22_reg_2642[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4747"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[0]\,
      I1 => \row_assign_9_2_t_reg_2547_reg[2]\(0),
      I2 => ram_reg_21,
      I3 => ram_reg_17,
      I4 => \row_assign_9_2_t_reg_2547_reg[2]\(1),
      O => \src_kernel_win_0_va_22_reg_2642[0]_i_2_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_2642[5]_i_2_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => din2(3),
      O => \src_kernel_win_0_va_22_reg_2642_reg[7]\(1)
    );
\src_kernel_win_0_va_22_reg_2642[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4747"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[5]\,
      I1 => \row_assign_9_2_t_reg_2547_reg[2]\(0),
      I2 => ram_reg_8,
      I3 => ram_reg_7,
      I4 => \row_assign_9_2_t_reg_2547_reg[2]\(1),
      O => \src_kernel_win_0_va_22_reg_2642[5]_i_2_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \src_kernel_win_0_va_22_reg_2642[7]_i_3_n_0\,
      I1 => tmp_3_reg_2528,
      I2 => din2(4),
      O => \src_kernel_win_0_va_22_reg_2642_reg[7]\(2)
    );
\src_kernel_win_0_va_22_reg_2642[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4747"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[7]\,
      I1 => \row_assign_9_2_t_reg_2547_reg[2]\(0),
      I2 => ram_reg_3,
      I3 => ram_reg_1,
      I4 => \row_assign_9_2_t_reg_2547_reg[2]\(1),
      O => \src_kernel_win_0_va_22_reg_2642[7]_i_3_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"350035FF"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2649[0]_i_2_n_0\,
      I1 => ram_reg_17,
      I2 => \row_assign_9_3_t_reg_2552_reg[2]\(1),
      I3 => tmp_3_reg_2528,
      I4 => \src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0\,
      O => D(0)
    );
\src_kernel_win_0_va_23_reg_2649[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0\,
      I1 => ram_reg_19,
      I2 => \row_assign_9_3_t_reg_2552_reg[2]\(0),
      I3 => ram_reg_18,
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => ram_reg_20,
      O => \src_kernel_win_0_va_23_reg_2649[0]_i_2_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(0),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\,
      O => \src_kernel_win_0_va_23_reg_2649[0]_i_4_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(0),
      I1 => \row_assign_9_3_t_reg_2552_reg[2]\(1),
      I2 => \src_kernel_win_0_va_23_reg_2649[1]_i_2_n_0\,
      I3 => tmp_3_reg_2528,
      I4 => \^din3\(1),
      O => D(1)
    );
\src_kernel_win_0_va_23_reg_2649[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^din3\(1),
      I1 => din2(0),
      I2 => ram_reg_2(0),
      I3 => row_assign_9_1_t_reg_2542(0),
      I4 => din0(0),
      I5 => \row_assign_9_3_t_reg_2552_reg[2]\(0),
      O => \src_kernel_win_0_va_23_reg_2649[1]_i_2_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => ram_reg_11,
      I1 => \row_assign_9_3_t_reg_2552_reg[2]\(1),
      I2 => \src_kernel_win_0_va_23_reg_2649[2]_i_3_n_0\,
      I3 => tmp_3_reg_2528,
      I4 => \src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0\,
      O => D(2)
    );
\src_kernel_win_0_va_23_reg_2649[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0\,
      I1 => ram_reg_12,
      I2 => ram_reg_13,
      I3 => row_assign_9_1_t_reg_2542(0),
      I4 => ram_reg_14,
      I5 => \row_assign_9_3_t_reg_2552_reg[2]\(0),
      O => \src_kernel_win_0_va_23_reg_2649[2]_i_3_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(2),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\,
      O => \src_kernel_win_0_va_23_reg_2649[2]_i_4_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => din4(1),
      I1 => \row_assign_9_3_t_reg_2552_reg[2]\(1),
      I2 => \src_kernel_win_0_va_23_reg_2649[3]_i_2_n_0\,
      I3 => tmp_3_reg_2528,
      I4 => \^din3\(3),
      O => D(3)
    );
\src_kernel_win_0_va_23_reg_2649[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din3\(3),
      I1 => din2(1),
      I2 => \row_assign_9_3_t_reg_2552_reg[2]\(0),
      I3 => ram_reg_2(1),
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => din0(1),
      O => \src_kernel_win_0_va_23_reg_2649[3]_i_2_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35FF3500"
    )
        port map (
      I0 => \src_kernel_win_0_va_23_reg_2649[4]_i_2_n_0\,
      I1 => ram_reg_9,
      I2 => \row_assign_9_3_t_reg_2552_reg[2]\(1),
      I3 => tmp_3_reg_2528,
      I4 => \^din3\(4),
      O => D(4)
    );
\src_kernel_win_0_va_23_reg_2649[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^din3\(4),
      I1 => din2(2),
      I2 => \row_assign_9_3_t_reg_2552_reg[2]\(0),
      I3 => ram_reg_2(2),
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => din0(2),
      O => \src_kernel_win_0_va_23_reg_2649[4]_i_2_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => ram_reg_7,
      I1 => \row_assign_9_3_t_reg_2552_reg[2]\(1),
      I2 => \src_kernel_win_0_va_23_reg_2649[5]_i_3_n_0\,
      I3 => tmp_3_reg_2528,
      I4 => \^din3\(5),
      O => D(5)
    );
\src_kernel_win_0_va_23_reg_2649[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din3\(5),
      I1 => din2(3),
      I2 => \row_assign_9_3_t_reg_2552_reg[2]\(0),
      I3 => ram_reg_2(3),
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => din0(3),
      O => \src_kernel_win_0_va_23_reg_2649[5]_i_3_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \^right_border_buf_0_14_fu_288_reg[7]\(6),
      I3 => \src_kernel_win_0_va_23_reg_2649[6]_i_3_n_0\,
      I4 => tmp_3_reg_2528,
      O => D(6)
    );
\src_kernel_win_0_va_23_reg_2649[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF470047"
    )
        port map (
      I0 => \^src_kernel_win_0_va_23_reg_2649_reg[6]\,
      I1 => \row_assign_9_3_t_reg_2552_reg[2]\(0),
      I2 => ram_reg_5,
      I3 => \row_assign_9_3_t_reg_2552_reg[2]\(1),
      I4 => din4(2),
      O => \src_kernel_win_0_va_23_reg_2649[6]_i_3_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(6),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      I2 => row_assign_9_1_t_reg_2542(0),
      I3 => ram_reg_4(6),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      O => \^src_kernel_win_0_va_23_reg_2649_reg[6]\
    );
\src_kernel_win_0_va_23_reg_2649[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => ram_reg_1,
      I1 => \row_assign_9_3_t_reg_2552_reg[2]\(1),
      I2 => \src_kernel_win_0_va_23_reg_2649[7]_i_3_n_0\,
      I3 => tmp_3_reg_2528,
      I4 => \^din3\(7),
      O => D(7)
    );
\src_kernel_win_0_va_23_reg_2649[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^din3\(7),
      I1 => din2(4),
      I2 => \row_assign_9_3_t_reg_2552_reg[2]\(0),
      I3 => ram_reg_2(4),
      I4 => row_assign_9_1_t_reg_2542(0),
      I5 => din0(4),
      O => \src_kernel_win_0_va_23_reg_2649[7]_i_3_n_0\
    );
\src_kernel_win_0_va_24_reg_2655[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(0),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => ram_reg_4(0),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[0]\
    );
\src_kernel_win_0_va_24_reg_2655[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[1]\,
      I1 => \row_assign_9_4_t_reg_2557_reg[2]\(0),
      I2 => ram_reg_16,
      I3 => tmp_3_reg_2528,
      I4 => \row_assign_9_4_t_reg_2557_reg[2]\(1),
      I5 => din4(0),
      O => \src_kernel_win_0_va_24_reg_2655_reg[6]\(0)
    );
\src_kernel_win_0_va_24_reg_2655[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(1),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => ram_reg_4(1),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[1]\
    );
\src_kernel_win_0_va_24_reg_2655[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF272700FF"
    )
        port map (
      I0 => \row_assign_9_4_t_reg_2557_reg[2]\(0),
      I1 => \^src_kernel_win_0_va_24_reg_2655_reg[2]\,
      I2 => ram_reg_15,
      I3 => ram_reg_11,
      I4 => tmp_3_reg_2528,
      I5 => \row_assign_9_4_t_reg_2557_reg[2]\(1),
      O => \src_kernel_win_0_va_24_reg_2655_reg[6]\(1)
    );
\src_kernel_win_0_va_24_reg_2655[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(2),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => ram_reg_4(2),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[2]\
    );
\src_kernel_win_0_va_24_reg_2655[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[3]\,
      I1 => \row_assign_9_4_t_reg_2557_reg[2]\(0),
      I2 => ram_reg_10,
      I3 => tmp_3_reg_2528,
      I4 => \row_assign_9_4_t_reg_2557_reg[2]\(1),
      I5 => din4(1),
      O => \src_kernel_win_0_va_24_reg_2655_reg[6]\(2)
    );
\src_kernel_win_0_va_24_reg_2655[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(3),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => ram_reg_4(3),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[3]\
    );
\src_kernel_win_0_va_24_reg_2655[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(4),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => ram_reg_4(4),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      O => \src_kernel_win_0_va_24_reg_2655_reg[4]\
    );
\src_kernel_win_0_va_24_reg_2655[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(5),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => ram_reg_4(5),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[5]\
    );
\src_kernel_win_0_va_24_reg_2655[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[6]_0\,
      I1 => \row_assign_9_4_t_reg_2557_reg[2]\(0),
      I2 => ram_reg_6,
      I3 => tmp_3_reg_2528,
      I4 => \row_assign_9_4_t_reg_2557_reg[2]\(1),
      I5 => din4(2),
      O => \src_kernel_win_0_va_24_reg_2655_reg[6]\(3)
    );
\src_kernel_win_0_va_24_reg_2655[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      I1 => \^right_border_buf_0_14_fu_288_reg[7]\(6),
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => ram_reg_4(6),
      O => \^src_kernel_win_0_va_24_reg_2655_reg[6]_0\
    );
\src_kernel_win_0_va_24_reg_2655[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_14_fu_288_reg[7]\(7),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => ram_reg_4(7),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_27 is
  port (
    \right_border_buf_0_10_fu_272_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    din2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_10_fu_272_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_272_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_133_2_reg_2524_reg[0]\ : in STD_LOGIC;
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    or_cond_i_i_reg_2571_pp0_iter1_reg : in STD_LOGIC;
    \tmp_s_reg_2511_reg[0]\ : in STD_LOGIC;
    tmp_2_reg_2502 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    \row_assign_9_2_t_reg_2547_reg[2]\ : in STD_LOGIC;
    tmp_3_reg_2528 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_27 : entity is "Filter2D_k_buf_0_eOg_ram";
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_27;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_27 is
  signal ce14_out : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^right_border_buf_0_10_fu_272_reg[0]\ : STD_LOGIC;
  signal \^right_border_buf_0_10_fu_272_reg[2]\ : STD_LOGIC;
  signal \^right_border_buf_0_10_fu_272_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_272[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_272[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_272[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_272[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_272[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \right_border_buf_0_10_fu_272[7]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[2]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_22_reg_2642[6]_i_1\ : label is "soft_lutpair134";
begin
  ram_reg_0 <= \^ram_reg_0\;
  \right_border_buf_0_10_fu_272_reg[0]\ <= \^right_border_buf_0_10_fu_272_reg[0]\;
  \right_border_buf_0_10_fu_272_reg[2]\ <= \^right_border_buf_0_10_fu_272_reg[2]\;
  \right_border_buf_0_10_fu_272_reg[7]\(7 downto 0) <= \^right_border_buf_0_10_fu_272_reg[7]\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_0_10_fu_272_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ce14_out,
      ENBWREN => ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ce14_out,
      WEA(0) => ce14_out,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => or_cond_i_i_reg_2571_pp0_iter1_reg,
      I1 => \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\,
      I2 => tmp_2_reg_2502,
      I3 => \tmp_s_reg_2511_reg[0]\,
      O => ram_reg_1
    );
ram_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => internal_full_n_reg,
      O => \^ram_reg_0\
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00080000000800"
    )
        port map (
      I0 => \^ram_reg_0\,
      I1 => \tmp_133_2_reg_2524_reg[0]\,
      I2 => \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\,
      I3 => or_cond_i_i_reg_2571_pp0_iter1_reg,
      I4 => \tmp_s_reg_2511_reg[0]\,
      I5 => tmp_2_reg_2502,
      O => ce14_out
    );
\right_border_buf_0_10_fu_272[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[0]\,
      O => din2(0)
    );
\right_border_buf_0_10_fu_272[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[7]\(1),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      O => din2(1)
    );
\right_border_buf_0_10_fu_272[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[2]\,
      O => din2(2)
    );
\right_border_buf_0_10_fu_272[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[7]\(3),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      O => din2(3)
    );
\right_border_buf_0_10_fu_272[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[7]\(4),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      O => din2(4)
    );
\right_border_buf_0_10_fu_272[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[7]\(5),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      O => din2(5)
    );
\right_border_buf_0_10_fu_272[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \^right_border_buf_0_10_fu_272_reg[7]\(6),
      O => din2(6)
    );
\right_border_buf_0_10_fu_272[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[7]\(7),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      O => din2(7)
    );
\src_kernel_win_0_va_22_reg_2642[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[7]\(0),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      O => \^right_border_buf_0_10_fu_272_reg[0]\
    );
\src_kernel_win_0_va_22_reg_2642[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^right_border_buf_0_10_fu_272_reg[7]\(2),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      O => \^right_border_buf_0_10_fu_272_reg[2]\
    );
\src_kernel_win_0_va_22_reg_2642[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \^right_border_buf_0_10_fu_272_reg[7]\(6),
      I3 => \row_assign_9_2_t_reg_2547_reg[2]\,
      I4 => tmp_3_reg_2528,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_28 is
  port (
    \right_border_buf_0_5_fu_252_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[7]_0\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_252_reg[2]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_252_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    row_assign_9_1_t_reg_2542 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_3_reg_2528 : in STD_LOGIC;
    din0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    din3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    din2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_assign_9_4_t_reg_2557_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    row_assign_9_0_t_reg_2537 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\ : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\ : in STD_LOGIC;
    \row_assign_9_1_t_reg_2542_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_28 : entity is "Filter2D_k_buf_0_eOg_ram";
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_28;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_28 is
  signal \^din1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_0_5_fu_252_reg[0]\ : STD_LOGIC;
  signal \^right_border_buf_0_5_fu_252_reg[2]\ : STD_LOGIC;
  signal \^right_border_buf_0_5_fu_252_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_21_reg_2635[7]_i_2_n_0\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[0]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[4]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[5]\ : STD_LOGIC;
  signal \^src_kernel_win_0_va_24_reg_2655_reg[7]_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_252[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_252[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_252[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_252[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_252[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \right_border_buf_0_5_fu_252[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_21_reg_2635[0]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_21_reg_2635[6]_i_1\ : label is "soft_lutpair130";
begin
  din1(7 downto 0) <= \^din1\(7 downto 0);
  \right_border_buf_0_5_fu_252_reg[0]\ <= \^right_border_buf_0_5_fu_252_reg[0]\;
  \right_border_buf_0_5_fu_252_reg[2]\ <= \^right_border_buf_0_5_fu_252_reg[2]\;
  \right_border_buf_0_5_fu_252_reg[7]\(7 downto 0) <= \^right_border_buf_0_5_fu_252_reg[7]\(7 downto 0);
  \src_kernel_win_0_va_24_reg_2655_reg[0]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[0]\;
  \src_kernel_win_0_va_24_reg_2655_reg[4]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[4]\;
  \src_kernel_win_0_va_24_reg_2655_reg[5]\ <= \^src_kernel_win_0_va_24_reg_2655_reg[5]\;
  \src_kernel_win_0_va_24_reg_2655_reg[7]_0\ <= \^src_kernel_win_0_va_24_reg_2655_reg[7]_0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^right_border_buf_0_5_fu_252_reg[7]\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_5_fu_252[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[0]\,
      O => \^din1\(0)
    );
\right_border_buf_0_5_fu_252[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(1),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\,
      O => \^din1\(1)
    );
\right_border_buf_0_5_fu_252[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[2]\,
      O => \^din1\(2)
    );
\right_border_buf_0_5_fu_252[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(3),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\,
      O => \^din1\(3)
    );
\right_border_buf_0_5_fu_252[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(4),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      O => \^din1\(4)
    );
\right_border_buf_0_5_fu_252[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(5),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      O => \^din1\(5)
    );
\right_border_buf_0_5_fu_252[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \^right_border_buf_0_5_fu_252_reg[7]\(6),
      O => \^din1\(6)
    );
\right_border_buf_0_5_fu_252[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(7),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      O => \^din1\(7)
    );
\src_kernel_win_0_va_21_reg_2635[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(0),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\,
      O => \^right_border_buf_0_5_fu_252_reg[0]\
    );
\src_kernel_win_0_va_21_reg_2635[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(2),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\,
      O => \^right_border_buf_0_5_fu_252_reg[2]\
    );
\src_kernel_win_0_va_21_reg_2635[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \^right_border_buf_0_5_fu_252_reg[7]\(6),
      I3 => \row_assign_9_1_t_reg_2542_reg[2]\,
      I4 => tmp_3_reg_2528,
      O => D(0)
    );
\src_kernel_win_0_va_21_reg_2635[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => ram_reg_1,
      I1 => row_assign_9_1_t_reg_2542(2),
      I2 => \src_kernel_win_0_va_21_reg_2635[7]_i_2_n_0\,
      I3 => tmp_3_reg_2528,
      I4 => \^din1\(7),
      O => D(1)
    );
\src_kernel_win_0_va_21_reg_2635[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \^din1\(7),
      I1 => din0(0),
      I2 => din3(0),
      I3 => row_assign_9_1_t_reg_2542(0),
      I4 => din2(0),
      I5 => row_assign_9_1_t_reg_2542(1),
      O => \src_kernel_win_0_va_21_reg_2635[7]_i_2_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(6),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      I2 => row_assign_9_1_t_reg_2542(0),
      I3 => DOBDO(6),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      O => \src_kernel_win_0_va_21_reg_2635_reg[6]\
    );
\src_kernel_win_0_va_24_reg_2655[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF1B1B00FF"
    )
        port map (
      I0 => \row_assign_9_4_t_reg_2557_reg[2]\(0),
      I1 => \^src_kernel_win_0_va_24_reg_2655_reg[0]\,
      I2 => ram_reg_7,
      I3 => ram_reg_8,
      I4 => tmp_3_reg_2528,
      I5 => \row_assign_9_4_t_reg_2557_reg[2]\(1),
      O => \src_kernel_win_0_va_24_reg_2655_reg[7]\(0)
    );
\src_kernel_win_0_va_24_reg_2655[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(0),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => DOBDO(0),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[0]\
    );
\src_kernel_win_0_va_24_reg_2655[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(1),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => DOBDO(1),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\,
      O => \src_kernel_win_0_va_24_reg_2655_reg[1]\
    );
\src_kernel_win_0_va_24_reg_2655[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(2),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => DOBDO(2),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\,
      O => \src_kernel_win_0_va_24_reg_2655_reg[2]\
    );
\src_kernel_win_0_va_24_reg_2655[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(3),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => DOBDO(3),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\,
      O => \src_kernel_win_0_va_24_reg_2655_reg[3]\
    );
\src_kernel_win_0_va_24_reg_2655[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FFE2E200FF"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[4]\,
      I1 => \row_assign_9_4_t_reg_2557_reg[2]\(0),
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => tmp_3_reg_2528,
      I5 => \row_assign_9_4_t_reg_2557_reg[2]\(1),
      O => \src_kernel_win_0_va_24_reg_2655_reg[7]\(1)
    );
\src_kernel_win_0_va_24_reg_2655[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(4),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => DOBDO(4),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[4]\
    );
\src_kernel_win_0_va_24_reg_2655[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF1B1B00FF"
    )
        port map (
      I0 => \row_assign_9_4_t_reg_2557_reg[2]\(0),
      I1 => \^src_kernel_win_0_va_24_reg_2655_reg[5]\,
      I2 => ram_reg_3,
      I3 => ram_reg_4,
      I4 => tmp_3_reg_2528,
      I5 => \row_assign_9_4_t_reg_2557_reg[2]\(1),
      O => \src_kernel_win_0_va_24_reg_2655_reg[7]\(2)
    );
\src_kernel_win_0_va_24_reg_2655[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(5),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => DOBDO(5),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[5]\
    );
\src_kernel_win_0_va_24_reg_2655[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      I1 => \^right_border_buf_0_5_fu_252_reg[7]\(6),
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => DOBDO(6),
      O => \src_kernel_win_0_va_24_reg_2655_reg[6]\
    );
\src_kernel_win_0_va_24_reg_2655[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => \^src_kernel_win_0_va_24_reg_2655_reg[7]_0\,
      I1 => \row_assign_9_4_t_reg_2557_reg[2]\(0),
      I2 => ram_reg_2,
      I3 => tmp_3_reg_2528,
      I4 => \row_assign_9_4_t_reg_2557_reg[2]\(1),
      I5 => ram_reg_1,
      O => \src_kernel_win_0_va_24_reg_2655_reg[7]\(3)
    );
\src_kernel_win_0_va_24_reg_2655[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^right_border_buf_0_5_fu_252_reg[7]\(7),
      I1 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      I2 => row_assign_9_0_t_reg_2537(0),
      I3 => DOBDO(7),
      I4 => brmerge_reg_2585_pp0_iter1_reg,
      I5 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      O => \^src_kernel_win_0_va_24_reg_2655_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_29 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_232_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_232_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    \row_assign_9_0_t_reg_2537_reg[2]\ : in STD_LOGIC;
    tmp_3_reg_2528 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_29 : entity is "Filter2D_k_buf_0_eOg_ram";
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_29;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_29 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^right_border_buf_0_s_fu_232_reg[0]\ : STD_LOGIC;
  signal \^right_border_buf_0_s_fu_232_reg[2]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 5120;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_232[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_232[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_232[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_232[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_232[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \right_border_buf_0_s_fu_232[7]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[2]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \src_kernel_win_0_va_20_reg_2628[6]_i_1\ : label is "soft_lutpair126";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \right_border_buf_0_s_fu_232_reg[0]\ <= \^right_border_buf_0_s_fu_232_reg[0]\;
  \right_border_buf_0_s_fu_232_reg[2]\ <= \^right_border_buf_0_s_fu_232_reg[2]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\right_border_buf_0_s_fu_232[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_s_fu_232_reg[0]\,
      O => din0(0)
    );
\right_border_buf_0_s_fu_232[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      O => din0(1)
    );
\right_border_buf_0_s_fu_232[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^right_border_buf_0_s_fu_232_reg[2]\,
      O => din0(2)
    );
\right_border_buf_0_s_fu_232[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      O => din0(3)
    );
\right_border_buf_0_s_fu_232[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      O => din0(4)
    );
\right_border_buf_0_s_fu_232[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      O => din0(5)
    );
\right_border_buf_0_s_fu_232[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \^dobdo\(6),
      O => din0(6)
    );
\right_border_buf_0_s_fu_232[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      O => din0(7)
    );
\src_kernel_win_0_va_20_reg_2628[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      O => \^right_border_buf_0_s_fu_232_reg[0]\
    );
\src_kernel_win_0_va_20_reg_2628[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      O => \^right_border_buf_0_s_fu_232_reg[2]\
    );
\src_kernel_win_0_va_20_reg_2628[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E2E2"
    )
        port map (
      I0 => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      I1 => brmerge_reg_2585_pp0_iter1_reg,
      I2 => \^dobdo\(6),
      I3 => \row_assign_9_0_t_reg_2537_reg[2]\,
      I4 => tmp_3_reg_2528,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Mat2AXIvideo is
  port (
    video_out_TVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_video_strm_V_data_V_1_sel_wr038_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ce : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_empty_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    output_img_data_stre_2_empty_n : in STD_LOGIC;
    output_img_data_stre_1_empty_n : in STD_LOGIC;
    output_img_data_stre_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end design_1_image_filter_1_0_Mat2AXIvideo;

architecture STRUCTURE of design_1_image_filter_1_0_Mat2AXIvideo is
  signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal \^axi_video_strm_v_data_v_1_sel_wr038_out\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_done_INST_0_i_1_n_0 : STD_LOGIC;
  signal ap_done_INST_0_i_2_n_0 : STD_LOGIC;
  signal ap_done_INST_0_i_3_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal axi_last_V_reg_2450 : STD_LOGIC;
  signal \axi_last_V_reg_245[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_245[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_245_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond_fu_182_p2 : STD_LOGIC;
  signal \exitcond_reg_236[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond_reg_236_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_reg_236_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_236_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_176_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_231 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_2310 : STD_LOGIC;
  signal \i_V_reg_231[8]_i_3_n_0\ : STD_LOGIC;
  signal j_V_fu_188_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_2_reg_154 : STD_LOGIC;
  signal t_V_2_reg_1540 : STD_LOGIC;
  signal \t_V_2_reg_154[9]_i_5_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_154_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_reg_143 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t_V_reg_143_0 : STD_LOGIC;
  signal tmp_user_V_fu_92 : STD_LOGIC;
  signal \tmp_user_V_fu_92[0]_i_1_n_0\ : STD_LOGIC;
  signal \^video_out_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_1_state[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_keep_V_1_state[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__2\ : label is "soft_lutpair86";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_INST_0 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of ap_done_INST_0_i_2 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \axi_last_V_reg_245[0]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \exitcond_reg_236[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \exitcond_reg_236_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \i_V_reg_231[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i_V_reg_231[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \i_V_reg_231[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i_V_reg_231[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i_V_reg_231[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \i_V_reg_231[8]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \t_V_2_reg_154[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \t_V_2_reg_154[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \t_V_2_reg_154[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \t_V_2_reg_154[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \t_V_2_reg_154[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \t_V_2_reg_154[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \t_V_2_reg_154[9]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \t_V_2_reg_154[9]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \video_out_TDATA[0]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \video_out_TDATA[10]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \video_out_TDATA[11]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \video_out_TDATA[12]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \video_out_TDATA[13]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \video_out_TDATA[14]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \video_out_TDATA[15]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \video_out_TDATA[17]_INST_0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \video_out_TDATA[18]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \video_out_TDATA[19]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \video_out_TDATA[1]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \video_out_TDATA[20]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \video_out_TDATA[21]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \video_out_TDATA[22]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \video_out_TDATA[23]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \video_out_TDATA[2]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \video_out_TDATA[3]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \video_out_TDATA[4]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \video_out_TDATA[5]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \video_out_TDATA[6]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \video_out_TDATA[7]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \video_out_TDATA[8]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \video_out_TDATA[9]_INST_0\ : label is "soft_lutpair111";
begin
  AXI_video_strm_V_data_V_1_sel_wr038_out <= \^axi_video_strm_v_data_v_1_sel_wr038_out\;
  Q(0) <= \^q\(0);
  ap_done <= \^ap_done\;
  video_out_TVALID <= \^video_out_tvalid\;
\AXI_video_strm_V_data_V_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_sel_wr,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_1_load_A
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(0),
      Q => AXI_video_strm_V_data_V_1_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(10),
      Q => AXI_video_strm_V_data_V_1_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(11),
      Q => AXI_video_strm_V_data_V_1_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(12),
      Q => AXI_video_strm_V_data_V_1_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(13),
      Q => AXI_video_strm_V_data_V_1_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(14),
      Q => AXI_video_strm_V_data_V_1_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(15),
      Q => AXI_video_strm_V_data_V_1_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(16),
      Q => AXI_video_strm_V_data_V_1_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(17),
      Q => AXI_video_strm_V_data_V_1_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(18),
      Q => AXI_video_strm_V_data_V_1_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(19),
      Q => AXI_video_strm_V_data_V_1_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(1),
      Q => AXI_video_strm_V_data_V_1_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(20),
      Q => AXI_video_strm_V_data_V_1_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(21),
      Q => AXI_video_strm_V_data_V_1_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(22),
      Q => AXI_video_strm_V_data_V_1_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(23),
      Q => AXI_video_strm_V_data_V_1_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(2),
      Q => AXI_video_strm_V_data_V_1_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(3),
      Q => AXI_video_strm_V_data_V_1_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(4),
      Q => AXI_video_strm_V_data_V_1_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(5),
      Q => AXI_video_strm_V_data_V_1_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(6),
      Q => AXI_video_strm_V_data_V_1_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(7),
      Q => AXI_video_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(8),
      Q => AXI_video_strm_V_data_V_1_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => D(9),
      Q => AXI_video_strm_V_data_V_1_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_sel_wr,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_1_load_B
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(0),
      Q => AXI_video_strm_V_data_V_1_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(10),
      Q => AXI_video_strm_V_data_V_1_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(11),
      Q => AXI_video_strm_V_data_V_1_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(12),
      Q => AXI_video_strm_V_data_V_1_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(13),
      Q => AXI_video_strm_V_data_V_1_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(14),
      Q => AXI_video_strm_V_data_V_1_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(15),
      Q => AXI_video_strm_V_data_V_1_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(16),
      Q => AXI_video_strm_V_data_V_1_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(17),
      Q => AXI_video_strm_V_data_V_1_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(18),
      Q => AXI_video_strm_V_data_V_1_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(19),
      Q => AXI_video_strm_V_data_V_1_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(1),
      Q => AXI_video_strm_V_data_V_1_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(20),
      Q => AXI_video_strm_V_data_V_1_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(21),
      Q => AXI_video_strm_V_data_V_1_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(22),
      Q => AXI_video_strm_V_data_V_1_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(23),
      Q => AXI_video_strm_V_data_V_1_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(2),
      Q => AXI_video_strm_V_data_V_1_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(3),
      Q => AXI_video_strm_V_data_V_1_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(4),
      Q => AXI_video_strm_V_data_V_1_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(5),
      Q => AXI_video_strm_V_data_V_1_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(6),
      Q => AXI_video_strm_V_data_V_1_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(7),
      Q => AXI_video_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(8),
      Q => AXI_video_strm_V_data_V_1_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => D(9),
      Q => AXI_video_strm_V_data_V_1_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => video_out_TREADY,
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel,
      R => ap_rst
    );
AXI_video_strm_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel_wr,
      R => ap_rst
    );
\AXI_video_strm_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => video_out_TREADY,
      I3 => AXI_video_strm_V_data_V_1_ack_in,
      O => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      O => AXI_video_strm_V_data_V_1_state(1)
    );
\AXI_video_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      R => ap_rst
    );
\AXI_video_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_state(1),
      Q => AXI_video_strm_V_data_V_1_ack_in,
      R => ap_rst
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => video_out_TREADY,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I4 => \^video_out_tvalid\,
      O => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_reg_236_reg_n_0_[0]\,
      O => \^axi_video_strm_v_data_v_1_sel_wr038_out\
    );
\AXI_video_strm_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I2 => video_out_TREADY,
      I3 => \^video_out_tvalid\,
      O => \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\,
      Q => \^video_out_tvalid\,
      R => '0'
    );
\AXI_video_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      R => ap_rst
    );
\AXI_video_strm_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => video_out_TREADY,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I2 => video_out_TREADY,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      R => ap_rst
    );
\AXI_video_strm_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => video_out_TREADY,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => video_out_TREADY,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      R => ap_rst
    );
\AXI_video_strm_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \axi_last_V_reg_245_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_last_V_1_sel_wr,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_1_payload_A,
      O => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \axi_last_V_reg_245_reg_n_0_[0]\,
      I1 => AXI_video_strm_V_last_V_1_sel_wr,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_1_payload_B,
      O => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I1 => video_out_TREADY,
      I2 => AXI_video_strm_V_last_V_1_sel,
      O => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel,
      R => ap_rst
    );
AXI_video_strm_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => AXI_video_strm_V_last_V_1_sel_wr,
      O => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel_wr,
      R => ap_rst
    );
\AXI_video_strm_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => video_out_TREADY,
      I3 => AXI_video_strm_V_last_V_1_ack_in,
      O => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      O => AXI_video_strm_V_last_V_1_state(1)
    );
\AXI_video_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      R => ap_rst
    );
\AXI_video_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_state(1),
      Q => AXI_video_strm_V_last_V_1_ack_in,
      R => ap_rst
    );
\AXI_video_strm_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => video_out_TREADY,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I2 => video_out_TREADY,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      R => ap_rst
    );
\AXI_video_strm_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => tmp_user_V_fu_92,
      I1 => AXI_video_strm_V_user_V_1_sel_wr,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_1_payload_A,
      O => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => tmp_user_V_fu_92,
      I1 => AXI_video_strm_V_user_V_1_sel_wr,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_1_payload_B,
      O => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I1 => video_out_TREADY,
      I2 => AXI_video_strm_V_user_V_1_sel,
      O => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel,
      R => ap_rst
    );
AXI_video_strm_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => AXI_video_strm_V_user_V_1_sel_wr,
      O => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel_wr,
      R => ap_rst
    );
\AXI_video_strm_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => video_out_TREADY,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      O => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => video_out_TREADY,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      O => AXI_video_strm_V_user_V_1_state(1)
    );
\AXI_video_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      R => ap_rst
    );
\AXI_video_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_state(1),
      Q => AXI_video_strm_V_user_V_1_ack_in,
      R => ap_rst
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_done\,
      I1 => start_for_Mat2AXIvideo_U0_empty_n,
      I2 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I2 => start_for_Mat2AXIvideo_U0_empty_n,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state6,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_ack_in,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I3 => ap_done_INST_0_i_3_n_0,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \ap_CS_fsm[2]_i_3__2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => t_V_reg_143(3),
      I1 => t_V_reg_143(4),
      I2 => t_V_reg_143(2),
      I3 => ap_done_INST_0_i_1_n_0,
      I4 => ap_done_INST_0_i_2_n_0,
      O => ap_NS_fsm1
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond_fu_182_p2,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[2]_i_3__2_n_0\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => exitcond_fu_182_p2,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_ack_in,
      I1 => output_img_data_stre_2_empty_n,
      I2 => output_img_data_stre_1_empty_n,
      I3 => output_img_data_stre_empty_n,
      I4 => \ap_CS_fsm[3]_i_4__0_n_0\,
      O => \ap_CS_fsm[3]_i_2__4_n_0\
    );
\ap_CS_fsm[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(3),
      I1 => \t_V_2_reg_154_reg__0\(8),
      I2 => \t_V_2_reg_154_reg__0\(4),
      I3 => \t_V_2_reg_154_reg__0\(6),
      I4 => \ap_CS_fsm[3]_i_5__0_n_0\,
      O => exitcond_fu_182_p2
    );
\ap_CS_fsm[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD0DD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_reg_236_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => exitcond_reg_236_pp0_iter1_reg,
      O => \ap_CS_fsm[3]_i_4__0_n_0\
    );
\ap_CS_fsm[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(1),
      I1 => \t_V_2_reg_154_reg__0\(0),
      I2 => \t_V_2_reg_154_reg__0\(2),
      I3 => \t_V_2_reg_154_reg__0\(7),
      I4 => \t_V_2_reg_154_reg__0\(5),
      I5 => \t_V_2_reg_154_reg__0\(9),
      O => \ap_CS_fsm[3]_i_5__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
ap_done_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => t_V_reg_143(3),
      I1 => t_V_reg_143(4),
      I2 => t_V_reg_143(2),
      I3 => ap_done_INST_0_i_1_n_0,
      I4 => ap_done_INST_0_i_2_n_0,
      O => \^ap_done\
    );
ap_done_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_reg_143(1),
      I1 => t_V_reg_143(0),
      I2 => t_V_reg_143(6),
      I3 => t_V_reg_143(7),
      I4 => t_V_reg_143(5),
      I5 => t_V_reg_143(8),
      O => ap_done_INST_0_i_1_n_0
    );
ap_done_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => ap_done_INST_0_i_3_n_0,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      I4 => ap_CS_fsm_state2,
      O => ap_done_INST_0_i_2_n_0
    );
ap_done_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I3 => AXI_video_strm_V_last_V_1_ack_in,
      O => ap_done_INST_0_i_3_n_0
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I4 => exitcond_fu_182_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => exitcond_fu_182_p2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\axi_last_V_reg_245[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C00AAAAAAAA"
    )
        port map (
      I0 => \axi_last_V_reg_245_reg_n_0_[0]\,
      I1 => \axi_last_V_reg_245[0]_i_2_n_0\,
      I2 => \t_V_2_reg_154_reg__0\(7),
      I3 => \t_V_2_reg_154_reg__0\(9),
      I4 => \t_V_2_reg_154_reg__0\(8),
      I5 => axi_last_V_reg_2450,
      O => \axi_last_V_reg_245[0]_i_1_n_0\
    );
\axi_last_V_reg_245[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(6),
      I1 => \t_V_2_reg_154[9]_i_5_n_0\,
      O => \axi_last_V_reg_245[0]_i_2_n_0\
    );
\axi_last_V_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_245[0]_i_1_n_0\,
      Q => \axi_last_V_reg_245_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_reg_236[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_fu_182_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I3 => \exitcond_reg_236_reg_n_0_[0]\,
      O => \exitcond_reg_236[0]_i_1_n_0\
    );
\exitcond_reg_236_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \exitcond_reg_236_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I3 => exitcond_reg_236_pp0_iter1_reg,
      O => \exitcond_reg_236_pp0_iter1_reg[0]_i_1_n_0\
    );
\exitcond_reg_236_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_236_pp0_iter1_reg[0]_i_1_n_0\,
      Q => exitcond_reg_236_pp0_iter1_reg,
      R => '0'
    );
\exitcond_reg_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_236[0]_i_1_n_0\,
      Q => \exitcond_reg_236_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_231[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_143(0),
      O => i_V_fu_176_p2(0)
    );
\i_V_reg_231[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_143(0),
      I1 => t_V_reg_143(1),
      O => i_V_fu_176_p2(1)
    );
\i_V_reg_231[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_143(2),
      I1 => t_V_reg_143(1),
      I2 => t_V_reg_143(0),
      O => i_V_fu_176_p2(2)
    );
\i_V_reg_231[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_143(3),
      I1 => t_V_reg_143(2),
      I2 => t_V_reg_143(0),
      I3 => t_V_reg_143(1),
      O => i_V_fu_176_p2(3)
    );
\i_V_reg_231[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_143(4),
      I1 => t_V_reg_143(1),
      I2 => t_V_reg_143(0),
      I3 => t_V_reg_143(2),
      I4 => t_V_reg_143(3),
      O => i_V_fu_176_p2(4)
    );
\i_V_reg_231[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_143(5),
      I1 => t_V_reg_143(3),
      I2 => t_V_reg_143(2),
      I3 => t_V_reg_143(0),
      I4 => t_V_reg_143(1),
      I5 => t_V_reg_143(4),
      O => i_V_fu_176_p2(5)
    );
\i_V_reg_231[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_143(6),
      I1 => \i_V_reg_231[8]_i_3_n_0\,
      O => i_V_fu_176_p2(6)
    );
\i_V_reg_231[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_143(7),
      I1 => \i_V_reg_231[8]_i_3_n_0\,
      I2 => t_V_reg_143(6),
      O => i_V_fu_176_p2(7)
    );
\i_V_reg_231[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_done_INST_0_i_2_n_0,
      O => i_V_reg_2310
    );
\i_V_reg_231[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_143(8),
      I1 => t_V_reg_143(6),
      I2 => \i_V_reg_231[8]_i_3_n_0\,
      I3 => t_V_reg_143(7),
      O => i_V_fu_176_p2(8)
    );
\i_V_reg_231[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_reg_143(5),
      I1 => t_V_reg_143(3),
      I2 => t_V_reg_143(2),
      I3 => t_V_reg_143(0),
      I4 => t_V_reg_143(1),
      I5 => t_V_reg_143(4),
      O => \i_V_reg_231[8]_i_3_n_0\
    );
\i_V_reg_231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(0),
      Q => i_V_reg_231(0),
      R => '0'
    );
\i_V_reg_231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(1),
      Q => i_V_reg_231(1),
      R => '0'
    );
\i_V_reg_231_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(2),
      Q => i_V_reg_231(2),
      R => '0'
    );
\i_V_reg_231_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(3),
      Q => i_V_reg_231(3),
      R => '0'
    );
\i_V_reg_231_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(4),
      Q => i_V_reg_231(4),
      R => '0'
    );
\i_V_reg_231_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(5),
      Q => i_V_reg_231(5),
      R => '0'
    );
\i_V_reg_231_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(6),
      Q => i_V_reg_231(6),
      R => '0'
    );
\i_V_reg_231_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(7),
      Q => i_V_reg_231(7),
      R => '0'
    );
\i_V_reg_231_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_2310,
      D => i_V_fu_176_p2(8),
      Q => i_V_reg_231(8),
      R => '0'
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      I1 => ce,
      O => E(0)
    );
\t_V_2_reg_154[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(0),
      O => j_V_fu_188_p2(0)
    );
\t_V_2_reg_154[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(0),
      I1 => \t_V_2_reg_154_reg__0\(1),
      O => j_V_fu_188_p2(1)
    );
\t_V_2_reg_154[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(2),
      I1 => \t_V_2_reg_154_reg__0\(1),
      I2 => \t_V_2_reg_154_reg__0\(0),
      O => j_V_fu_188_p2(2)
    );
\t_V_2_reg_154[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(3),
      I1 => \t_V_2_reg_154_reg__0\(0),
      I2 => \t_V_2_reg_154_reg__0\(1),
      I3 => \t_V_2_reg_154_reg__0\(2),
      O => j_V_fu_188_p2(3)
    );
\t_V_2_reg_154[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(4),
      I1 => \t_V_2_reg_154_reg__0\(2),
      I2 => \t_V_2_reg_154_reg__0\(1),
      I3 => \t_V_2_reg_154_reg__0\(0),
      I4 => \t_V_2_reg_154_reg__0\(3),
      O => j_V_fu_188_p2(4)
    );
\t_V_2_reg_154[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(5),
      I1 => \t_V_2_reg_154_reg__0\(3),
      I2 => \t_V_2_reg_154_reg__0\(0),
      I3 => \t_V_2_reg_154_reg__0\(1),
      I4 => \t_V_2_reg_154_reg__0\(2),
      I5 => \t_V_2_reg_154_reg__0\(4),
      O => j_V_fu_188_p2(5)
    );
\t_V_2_reg_154[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(6),
      I1 => \t_V_2_reg_154[9]_i_5_n_0\,
      O => j_V_fu_188_p2(6)
    );
\t_V_2_reg_154[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(7),
      I1 => \t_V_2_reg_154[9]_i_5_n_0\,
      I2 => \t_V_2_reg_154_reg__0\(6),
      O => j_V_fu_188_p2(7)
    );
\t_V_2_reg_154[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(8),
      I1 => \t_V_2_reg_154_reg__0\(6),
      I2 => \t_V_2_reg_154[9]_i_5_n_0\,
      I3 => \t_V_2_reg_154_reg__0\(7),
      O => j_V_fu_188_p2(8)
    );
\t_V_2_reg_154[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => axi_last_V_reg_2450,
      I2 => ap_NS_fsm1,
      O => t_V_2_reg_154
    );
\t_V_2_reg_154[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => axi_last_V_reg_2450,
      O => t_V_2_reg_1540
    );
\t_V_2_reg_154[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(9),
      I1 => \t_V_2_reg_154_reg__0\(7),
      I2 => \t_V_2_reg_154[9]_i_5_n_0\,
      I3 => \t_V_2_reg_154_reg__0\(6),
      I4 => \t_V_2_reg_154_reg__0\(8),
      O => j_V_fu_188_p2(9)
    );
\t_V_2_reg_154[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_182_p2,
      O => axi_last_V_reg_2450
    );
\t_V_2_reg_154[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_2_reg_154_reg__0\(5),
      I1 => \t_V_2_reg_154_reg__0\(3),
      I2 => \t_V_2_reg_154_reg__0\(0),
      I3 => \t_V_2_reg_154_reg__0\(1),
      I4 => \t_V_2_reg_154_reg__0\(2),
      I5 => \t_V_2_reg_154_reg__0\(4),
      O => \t_V_2_reg_154[9]_i_5_n_0\
    );
\t_V_2_reg_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(0),
      Q => \t_V_2_reg_154_reg__0\(0),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(1),
      Q => \t_V_2_reg_154_reg__0\(1),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(2),
      Q => \t_V_2_reg_154_reg__0\(2),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(3),
      Q => \t_V_2_reg_154_reg__0\(3),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(4),
      Q => \t_V_2_reg_154_reg__0\(4),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(5),
      Q => \t_V_2_reg_154_reg__0\(5),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(6),
      Q => \t_V_2_reg_154_reg__0\(6),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(7),
      Q => \t_V_2_reg_154_reg__0\(7),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(8),
      Q => \t_V_2_reg_154_reg__0\(8),
      R => t_V_2_reg_154
    );
\t_V_2_reg_154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_1540,
      D => j_V_fu_188_p2(9),
      Q => \t_V_2_reg_154_reg__0\(9),
      R => t_V_2_reg_154
    );
\t_V_reg_143[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => start_for_Mat2AXIvideo_U0_empty_n,
      I2 => ap_CS_fsm_state6,
      O => t_V_reg_143_0
    );
\t_V_reg_143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(0),
      Q => t_V_reg_143(0),
      R => t_V_reg_143_0
    );
\t_V_reg_143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(1),
      Q => t_V_reg_143(1),
      R => t_V_reg_143_0
    );
\t_V_reg_143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(2),
      Q => t_V_reg_143(2),
      R => t_V_reg_143_0
    );
\t_V_reg_143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(3),
      Q => t_V_reg_143(3),
      R => t_V_reg_143_0
    );
\t_V_reg_143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(4),
      Q => t_V_reg_143(4),
      R => t_V_reg_143_0
    );
\t_V_reg_143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(5),
      Q => t_V_reg_143(5),
      R => t_V_reg_143_0
    );
\t_V_reg_143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(6),
      Q => t_V_reg_143(6),
      R => t_V_reg_143_0
    );
\t_V_reg_143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(7),
      Q => t_V_reg_143(7),
      R => t_V_reg_143_0
    );
\t_V_reg_143_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_231(8),
      Q => t_V_reg_143(8),
      R => t_V_reg_143_0
    );
\tmp_user_V_fu_92[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => tmp_user_V_fu_92,
      I1 => start_for_Mat2AXIvideo_U0_empty_n,
      I2 => \^q\(0),
      I3 => \^axi_video_strm_v_data_v_1_sel_wr038_out\,
      O => \tmp_user_V_fu_92[0]_i_1_n_0\
    );
\tmp_user_V_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_92[0]_i_1_n_0\,
      Q => tmp_user_V_fu_92,
      R => '0'
    );
\video_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(0),
      I1 => AXI_video_strm_V_data_V_1_payload_A(0),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(0)
    );
\video_out_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(10),
      I1 => AXI_video_strm_V_data_V_1_payload_A(10),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(10)
    );
\video_out_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(11),
      I1 => AXI_video_strm_V_data_V_1_payload_A(11),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(11)
    );
\video_out_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(12),
      I1 => AXI_video_strm_V_data_V_1_payload_A(12),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(12)
    );
\video_out_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(13),
      I1 => AXI_video_strm_V_data_V_1_payload_A(13),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(13)
    );
\video_out_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(14),
      I1 => AXI_video_strm_V_data_V_1_payload_A(14),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(14)
    );
\video_out_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(15),
      I1 => AXI_video_strm_V_data_V_1_payload_A(15),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(15)
    );
\video_out_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(16),
      I1 => AXI_video_strm_V_data_V_1_payload_A(16),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(16)
    );
\video_out_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(17),
      I1 => AXI_video_strm_V_data_V_1_payload_A(17),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(17)
    );
\video_out_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(18),
      I1 => AXI_video_strm_V_data_V_1_payload_A(18),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(18)
    );
\video_out_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(19),
      I1 => AXI_video_strm_V_data_V_1_payload_A(19),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(19)
    );
\video_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(1),
      I1 => AXI_video_strm_V_data_V_1_payload_A(1),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(1)
    );
\video_out_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(20),
      I1 => AXI_video_strm_V_data_V_1_payload_A(20),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(20)
    );
\video_out_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(21),
      I1 => AXI_video_strm_V_data_V_1_payload_A(21),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(21)
    );
\video_out_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(22),
      I1 => AXI_video_strm_V_data_V_1_payload_A(22),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(22)
    );
\video_out_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(23),
      I1 => AXI_video_strm_V_data_V_1_payload_A(23),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(23)
    );
\video_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(2),
      I1 => AXI_video_strm_V_data_V_1_payload_A(2),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(2)
    );
\video_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(3),
      I1 => AXI_video_strm_V_data_V_1_payload_A(3),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(3)
    );
\video_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(4),
      I1 => AXI_video_strm_V_data_V_1_payload_A(4),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(4)
    );
\video_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(5),
      I1 => AXI_video_strm_V_data_V_1_payload_A(5),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(5)
    );
\video_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(6),
      I1 => AXI_video_strm_V_data_V_1_payload_A(6),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(6)
    );
\video_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(7),
      I1 => AXI_video_strm_V_data_V_1_payload_A(7),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(7)
    );
\video_out_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(8),
      I1 => AXI_video_strm_V_data_V_1_payload_A(8),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(8)
    );
\video_out_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(9),
      I1 => AXI_video_strm_V_data_V_1_payload_A(9),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => video_out_TDATA(9)
    );
\video_out_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_payload_B,
      I1 => AXI_video_strm_V_last_V_1_sel,
      I2 => AXI_video_strm_V_last_V_1_payload_A,
      O => video_out_TLAST(0)
    );
\video_out_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_payload_B,
      I1 => AXI_video_strm_V_user_V_1_sel,
      I2 => AXI_video_strm_V_user_V_1_payload_A,
      O => video_out_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Merge is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ce : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_Merge_U0_empty_n : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : in STD_LOGIC
  );
end design_1_image_filter_1_0_Merge;

architecture STRUCTURE of design_1_image_filter_1_0_Merge is
  signal \ap_CS_fsm[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__4_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_idle_INST_0_i_6_n_0 : STD_LOGIC;
  signal exitcond_fu_142_p2 : STD_LOGIC;
  signal \exitcond_reg_163[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_163_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_136_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_158 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_V_reg_158[8]_i_2_n_0\ : STD_LOGIC;
  signal j_V_fu_148_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \start_once_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal \^start_once_reg_reg_1\ : STD_LOGIC;
  signal t_V_1_reg_119 : STD_LOGIC;
  signal t_V_1_reg_1190 : STD_LOGIC;
  signal \t_V_1_reg_119[9]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_119_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_reg_108 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t_V_reg_108_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_6\ : label is "soft_lutpair123";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_6 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \exitcond_reg_163[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_V_reg_158[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_V_reg_158[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_V_reg_158[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i_V_reg_158[4]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i_V_reg_158[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_V_reg_158[8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \t_V_1_reg_119[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \t_V_1_reg_119[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \t_V_1_reg_119[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \t_V_1_reg_119[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \t_V_1_reg_119[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \t_V_1_reg_119[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t_V_1_reg_119[8]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \t_V_1_reg_119[9]_i_3\ : label is "soft_lutpair117";
begin
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
  start_once_reg_reg_1 <= \^start_once_reg_reg_1\;
\SRL_SIG[0][7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => \exitcond_reg_163_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ce
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700FFFF"
    )
        port map (
      I0 => start_for_Merge_U0_empty_n,
      I1 => start_for_Mat2AXIvideo_U0_full_n,
      I2 => \^start_once_reg_reg_0\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \^start_once_reg_reg_1\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_4_n_0\,
      I1 => t_V_reg_108(2),
      I2 => t_V_reg_108(4),
      I3 => t_V_reg_108(3),
      I4 => ap_CS_fsm_state2,
      O => \^start_once_reg_reg_1\
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => start_for_Merge_U0_empty_n,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => \^start_once_reg_reg_0\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_3__1_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_4_n_0\,
      I2 => t_V_reg_108(2),
      I3 => t_V_reg_108(4),
      I4 => t_V_reg_108(3),
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I1 => \ap_CS_fsm[2]_i_5_n_0\,
      I2 => \t_V_1_reg_119_reg__0\(1),
      I3 => \t_V_1_reg_119_reg__0\(8),
      O => \ap_CS_fsm[2]_i_3__1_n_0\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_reg_108(1),
      I1 => t_V_reg_108(0),
      I2 => t_V_reg_108(6),
      I3 => t_V_reg_108(7),
      I4 => t_V_reg_108(5),
      I5 => t_V_reg_108(8),
      O => \ap_CS_fsm[2]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(7),
      I1 => \t_V_1_reg_119_reg__0\(9),
      I2 => \t_V_1_reg_119_reg__0\(2),
      I3 => \t_V_1_reg_119_reg__0\(3),
      I4 => \ap_CS_fsm[2]_i_6_n_0\,
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(5),
      I1 => \t_V_1_reg_119_reg__0\(4),
      I2 => \t_V_1_reg_119_reg__0\(6),
      I3 => \t_V_1_reg_119_reg__0\(0),
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => exitcond_fu_142_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \exitcond_reg_163_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => internal_empty_n_reg_0,
      O => \ap_CS_fsm[3]_i_2__3_n_0\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(6),
      I1 => \t_V_1_reg_119_reg__0\(8),
      I2 => \t_V_1_reg_119_reg__0\(9),
      I3 => \t_V_1_reg_119_reg__0\(4),
      I4 => \ap_CS_fsm[3]_i_5_n_0\,
      O => exitcond_fu_142_p2
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(1),
      I1 => \t_V_1_reg_119_reg__0\(0),
      I2 => \t_V_1_reg_119_reg__0\(5),
      I3 => \t_V_1_reg_119_reg__0\(7),
      I4 => \t_V_1_reg_119_reg__0\(2),
      I5 => \t_V_1_reg_119_reg__0\(3),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => exitcond_fu_142_p2,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__4_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0A000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_CS_fsm[2]_i_3__1_n_0\,
      I3 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I4 => ap_enable_reg_pp0_iter00,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_idle_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_idle_INST_0_i_6_n_0,
      I1 => internal_empty_n_reg,
      I2 => Q(0),
      I3 => ap_start,
      I4 => \ap_CS_fsm_reg[0]_0\(0),
      I5 => \ap_CS_fsm_reg[0]_1\(0),
      O => ap_idle
    );
ap_idle_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \^start_once_reg_reg_0\,
      I2 => start_for_Mat2AXIvideo_U0_full_n,
      I3 => start_for_Merge_U0_empty_n,
      O => ap_idle_INST_0_i_6_n_0
    );
\exitcond_reg_163[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => exitcond_fu_142_p2,
      I3 => \exitcond_reg_163_reg_n_0_[0]\,
      O => \exitcond_reg_163[0]_i_1_n_0\
    );
\exitcond_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_163[0]_i_1_n_0\,
      Q => \exitcond_reg_163_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_158[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_108(0),
      O => i_V_fu_136_p2(0)
    );
\i_V_reg_158[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_108(0),
      I1 => t_V_reg_108(1),
      O => i_V_fu_136_p2(1)
    );
\i_V_reg_158[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_108(2),
      I1 => t_V_reg_108(1),
      I2 => t_V_reg_108(0),
      O => i_V_fu_136_p2(2)
    );
\i_V_reg_158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_108(3),
      I1 => t_V_reg_108(0),
      I2 => t_V_reg_108(1),
      I3 => t_V_reg_108(2),
      O => i_V_fu_136_p2(3)
    );
\i_V_reg_158[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_108(4),
      I1 => t_V_reg_108(2),
      I2 => t_V_reg_108(1),
      I3 => t_V_reg_108(0),
      I4 => t_V_reg_108(3),
      O => i_V_fu_136_p2(4)
    );
\i_V_reg_158[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_108(5),
      I1 => t_V_reg_108(3),
      I2 => t_V_reg_108(0),
      I3 => t_V_reg_108(1),
      I4 => t_V_reg_108(2),
      I5 => t_V_reg_108(4),
      O => i_V_fu_136_p2(5)
    );
\i_V_reg_158[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_108(6),
      I1 => \i_V_reg_158[8]_i_2_n_0\,
      O => i_V_fu_136_p2(6)
    );
\i_V_reg_158[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_108(7),
      I1 => \i_V_reg_158[8]_i_2_n_0\,
      I2 => t_V_reg_108(6),
      O => i_V_fu_136_p2(7)
    );
\i_V_reg_158[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_108(8),
      I1 => t_V_reg_108(6),
      I2 => \i_V_reg_158[8]_i_2_n_0\,
      I3 => t_V_reg_108(7),
      O => i_V_fu_136_p2(8)
    );
\i_V_reg_158[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_reg_108(5),
      I1 => t_V_reg_108(3),
      I2 => t_V_reg_108(0),
      I3 => t_V_reg_108(1),
      I4 => t_V_reg_108(2),
      I5 => t_V_reg_108(4),
      O => \i_V_reg_158[8]_i_2_n_0\
    );
\i_V_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(0),
      Q => i_V_reg_158(0),
      R => '0'
    );
\i_V_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(1),
      Q => i_V_reg_158(1),
      R => '0'
    );
\i_V_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(2),
      Q => i_V_reg_158(2),
      R => '0'
    );
\i_V_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(3),
      Q => i_V_reg_158(3),
      R => '0'
    );
\i_V_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(4),
      Q => i_V_reg_158(4),
      R => '0'
    );
\i_V_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(5),
      Q => i_V_reg_158(5),
      R => '0'
    );
\i_V_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(6),
      Q => i_V_reg_158(6),
      R => '0'
    );
\i_V_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(7),
      Q => i_V_reg_158(7),
      R => '0'
    );
\i_V_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_136_p2(8),
      Q => i_V_reg_158(8),
      R => '0'
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => \^start_once_reg_reg_0\,
      I1 => start_for_Mat2AXIvideo_U0_full_n,
      I2 => start_for_Merge_U0_empty_n,
      I3 => \^start_once_reg_reg_1\,
      O => \start_once_reg_i_1__3_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__3_n_0\,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst
    );
\t_V_1_reg_119[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(0),
      O => j_V_fu_148_p2(0)
    );
\t_V_1_reg_119[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(0),
      I1 => \t_V_1_reg_119_reg__0\(1),
      O => j_V_fu_148_p2(1)
    );
\t_V_1_reg_119[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(2),
      I1 => \t_V_1_reg_119_reg__0\(1),
      I2 => \t_V_1_reg_119_reg__0\(0),
      O => j_V_fu_148_p2(2)
    );
\t_V_1_reg_119[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(3),
      I1 => \t_V_1_reg_119_reg__0\(0),
      I2 => \t_V_1_reg_119_reg__0\(1),
      I3 => \t_V_1_reg_119_reg__0\(2),
      O => j_V_fu_148_p2(3)
    );
\t_V_1_reg_119[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(4),
      I1 => \t_V_1_reg_119_reg__0\(2),
      I2 => \t_V_1_reg_119_reg__0\(1),
      I3 => \t_V_1_reg_119_reg__0\(0),
      I4 => \t_V_1_reg_119_reg__0\(3),
      O => j_V_fu_148_p2(4)
    );
\t_V_1_reg_119[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(5),
      I1 => \t_V_1_reg_119_reg__0\(3),
      I2 => \t_V_1_reg_119_reg__0\(0),
      I3 => \t_V_1_reg_119_reg__0\(1),
      I4 => \t_V_1_reg_119_reg__0\(2),
      I5 => \t_V_1_reg_119_reg__0\(4),
      O => j_V_fu_148_p2(5)
    );
\t_V_1_reg_119[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(6),
      I1 => \t_V_1_reg_119[9]_i_4_n_0\,
      O => j_V_fu_148_p2(6)
    );
\t_V_1_reg_119[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(7),
      I1 => \t_V_1_reg_119[9]_i_4_n_0\,
      I2 => \t_V_1_reg_119_reg__0\(6),
      O => j_V_fu_148_p2(7)
    );
\t_V_1_reg_119[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(8),
      I1 => \t_V_1_reg_119_reg__0\(6),
      I2 => \t_V_1_reg_119[9]_i_4_n_0\,
      I3 => \t_V_1_reg_119_reg__0\(7),
      O => j_V_fu_148_p2(8)
    );
\t_V_1_reg_119[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_142_p2,
      I4 => ap_enable_reg_pp0_iter00,
      O => t_V_1_reg_119
    );
\t_V_1_reg_119[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__3_n_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_142_p2,
      O => t_V_1_reg_1190
    );
\t_V_1_reg_119[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(9),
      I1 => \t_V_1_reg_119_reg__0\(7),
      I2 => \t_V_1_reg_119[9]_i_4_n_0\,
      I3 => \t_V_1_reg_119_reg__0\(6),
      I4 => \t_V_1_reg_119_reg__0\(8),
      O => j_V_fu_148_p2(9)
    );
\t_V_1_reg_119[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_1_reg_119_reg__0\(5),
      I1 => \t_V_1_reg_119_reg__0\(3),
      I2 => \t_V_1_reg_119_reg__0\(0),
      I3 => \t_V_1_reg_119_reg__0\(1),
      I4 => \t_V_1_reg_119_reg__0\(2),
      I5 => \t_V_1_reg_119_reg__0\(4),
      O => \t_V_1_reg_119[9]_i_4_n_0\
    );
\t_V_1_reg_119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(0),
      Q => \t_V_1_reg_119_reg__0\(0),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(1),
      Q => \t_V_1_reg_119_reg__0\(1),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(2),
      Q => \t_V_1_reg_119_reg__0\(2),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(3),
      Q => \t_V_1_reg_119_reg__0\(3),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(4),
      Q => \t_V_1_reg_119_reg__0\(4),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(5),
      Q => \t_V_1_reg_119_reg__0\(5),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(6),
      Q => \t_V_1_reg_119_reg__0\(6),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(7),
      Q => \t_V_1_reg_119_reg__0\(7),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(8),
      Q => \t_V_1_reg_119_reg__0\(8),
      R => t_V_1_reg_119
    );
\t_V_1_reg_119_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1190,
      D => j_V_fu_148_p2(9),
      Q => \t_V_1_reg_119_reg__0\(9),
      R => t_V_1_reg_119
    );
\t_V_reg_108[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => start_for_Merge_U0_empty_n,
      I1 => start_for_Mat2AXIvideo_U0_full_n,
      I2 => \^start_once_reg_reg_0\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state5,
      O => t_V_reg_108_0
    );
\t_V_reg_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(0),
      Q => t_V_reg_108(0),
      R => t_V_reg_108_0
    );
\t_V_reg_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(1),
      Q => t_V_reg_108(1),
      R => t_V_reg_108_0
    );
\t_V_reg_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(2),
      Q => t_V_reg_108(2),
      R => t_V_reg_108_0
    );
\t_V_reg_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(3),
      Q => t_V_reg_108(3),
      R => t_V_reg_108_0
    );
\t_V_reg_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(4),
      Q => t_V_reg_108(4),
      R => t_V_reg_108_0
    );
\t_V_reg_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(5),
      Q => t_V_reg_108(5),
      R => t_V_reg_108_0
    );
\t_V_reg_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(6),
      Q => t_V_reg_108(6),
      R => t_V_reg_108_0
    );
\t_V_reg_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(7),
      Q => t_V_reg_108(7),
      R => t_V_reg_108_0
    );
\t_V_reg_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_158(8),
      Q => t_V_reg_108(8),
      R => t_V_reg_108_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w10_d2_A is
  port (
    input_img_rows_V_c18_full_n : out STD_LOGIC;
    input_img_rows_V_c18_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_image_filter_1_0_fifo_w10_d2_A;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w10_d2_A is
  signal \^input_img_rows_v_c18_empty_n\ : STD_LOGIC;
  signal \^input_img_rows_v_c18_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair198";
begin
  input_img_rows_V_c18_empty_n <= \^input_img_rows_v_c18_empty_n\;
  input_img_rows_V_c18_full_n <= \^input_img_rows_v_c18_full_n\;
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => \ap_CS_fsm_reg[0]_0\,
      I4 => \^input_img_rows_v_c18_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^input_img_rows_v_c18_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \^input_img_rows_v_c18_full_n\,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm_reg[0]\,
      I5 => \ap_CS_fsm_reg[0]_0\,
      O => \internal_full_n_i_1__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^input_img_rows_v_c18_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w10_d2_A_7 is
  port (
    input_img_rows_V_c_full_n : out STD_LOGIC;
    input_img_rows_V_c_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    input_img_cols_V_c_full_n : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w10_d2_A_7 : entity is "fifo_w10_d2_A";
end design_1_image_filter_1_0_fifo_w10_d2_A_7;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w10_d2_A_7 is
  signal \^input_img_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^input_img_rows_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  input_img_rows_V_c_empty_n <= \^input_img_rows_v_c_empty_n\;
  input_img_rows_V_c_full_n <= \^input_img_rows_v_c_full_n\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => \^internal_full_n_reg_0\,
      I4 => \^input_img_rows_v_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^input_img_rows_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \^input_img_rows_v_c_full_n\,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm_reg[0]\,
      I5 => \^internal_full_n_reg_0\,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_start,
      I1 => \^input_img_rows_v_c_full_n\,
      I2 => input_img_cols_V_c_full_n,
      O => \^internal_full_n_reg_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^input_img_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0080FF80FF7F00"
    )
        port map (
      I0 => ap_start,
      I1 => \^input_img_rows_v_c_full_n\,
      I2 => input_img_cols_V_c_full_n,
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w11_d2_A is
  port (
    input_img_cols_V_c19_full_n : out STD_LOGIC;
    input_img_cols_V_c19_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_image_filter_1_0_fifo_w11_d2_A;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w11_d2_A is
  signal \^input_img_cols_v_c19_empty_n\ : STD_LOGIC;
  signal \^input_img_cols_v_c19_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__9\ : label is "soft_lutpair194";
begin
  input_img_cols_V_c19_empty_n <= \^input_img_cols_v_c19_empty_n\;
  input_img_cols_V_c19_full_n <= \^input_img_cols_v_c19_full_n\;
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => \ap_CS_fsm_reg[0]_0\,
      I4 => \^input_img_cols_v_c19_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^input_img_cols_v_c19_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \^input_img_cols_v_c19_full_n\,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm_reg[0]\,
      I5 => \ap_CS_fsm_reg[0]_0\,
      O => \internal_full_n_i_1__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^input_img_cols_v_c19_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_2__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__9_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w11_d2_A_3 is
  port (
    input_img_cols_V_c_full_n : out STD_LOGIC;
    input_img_cols_V_c_empty_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    input_img_rows_V_c_full_n : in STD_LOGIC;
    input_img_cols_V_c19_full_n : in STD_LOGIC;
    input_img_rows_V_c18_full_n : in STD_LOGIC;
    input_img_rows_V_c_empty_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w11_d2_A_3 : entity is "fifo_w11_d2_A";
end design_1_image_filter_1_0_fifo_w11_d2_A_3;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w11_d2_A_3 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^input_img_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^input_img_cols_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  input_img_cols_V_c_empty_n <= \^input_img_cols_v_c_empty_n\;
  input_img_cols_V_c_full_n <= \^input_img_cols_v_c_full_n\;
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^input_img_cols_v_c_empty_n\,
      I1 => input_img_cols_V_c19_full_n,
      I2 => input_img_rows_V_c18_full_n,
      I3 => input_img_rows_V_c_empty_n,
      I4 => internal_full_n_reg_1,
      O => \ap_CS_fsm_reg[0]\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => internal_full_n_reg_0,
      I4 => \^input_img_cols_v_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^input_img_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \^input_img_cols_v_c_full_n\,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm_reg[0]_0\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^input_img_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^input_img_cols_v_c_full_n\,
      I1 => input_img_rows_V_c_full_n,
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg[0]_0\,
      O => \^e\(0)
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0080FF80FF7F00"
    )
        port map (
      I0 => ap_start,
      I1 => input_img_rows_V_c_full_n,
      I2 => \^input_img_cols_v_c_full_n\,
      I3 => \ap_CS_fsm_reg[0]_0\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \mOutPtr[1]_i_2__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A is
  port (
    dup1_data_stream_0_s_full_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond_reg_163_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dup2_data_stream_0_s_empty_n : in STD_LOGIC;
    output_img_data_stre_full_n : in STD_LOGIC;
    output_img_data_stre_2_full_n : in STD_LOGIC;
    output_img_data_stre_1_full_n : in STD_LOGIC;
    dup3_data_stream_0_s_empty_n : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_image_filter_1_0_fifo_w8_d2_A;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dup1_data_stream_0_s_empty_n : STD_LOGIC;
  signal \^dup1_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__4\ : label is "soft_lutpair190";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  dup1_data_stream_0_s_full_n <= \^dup1_data_stream_0_s_full_n\;
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => dup1_data_stream_0_s_empty_n,
      I1 => dup2_data_stream_0_s_empty_n,
      I2 => output_img_data_stre_full_n,
      I3 => output_img_data_stre_2_full_n,
      I4 => output_img_data_stre_1_full_n,
      I5 => dup3_data_stream_0_s_empty_n,
      O => \exitcond_reg_163_reg[0]\
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ce,
      I3 => ce_0,
      I4 => dup1_data_stream_0_s_empty_n,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__14_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_0\,
      Q => dup1_data_stream_0_s_empty_n,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^dup1_data_stream_0_s_full_n\,
      I3 => ap_rst_n,
      I4 => ce,
      I5 => ce_0,
      O => \internal_full_n_i_1__16_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_0\,
      Q => \^dup1_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce_0,
      I1 => ce,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \mOutPtr[1]_i_2__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \^q\(0),
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__4_n_0\,
      Q => \^q\(1),
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_12 is
  port (
    temp_data_stream_0_s_full_n : out STD_LOGIC;
    temp_data_stream_0_s_empty_n : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[1]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ce : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_12 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_12;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_12 is
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_1\ : STD_LOGIC;
  signal \^temp_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^temp_data_stream_0_s_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair205";
begin
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
  \mOutPtr_reg[1]_1\ <= \^moutptr_reg[1]_1\;
  temp_data_stream_0_s_empty_n <= \^temp_data_stream_0_s_empty_n\;
  temp_data_stream_0_s_full_n <= \^temp_data_stream_0_s_full_n\;
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\,
      I1 => \^moutptr_reg[1]_1\,
      I2 => ce_0,
      I3 => ce,
      I4 => \^temp_data_stream_0_s_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__12_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^temp_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^temp_data_stream_0_s_full_n\,
      I2 => \^moutptr_reg[1]_0\,
      I3 => \^moutptr_reg[1]_1\,
      I4 => ce,
      I5 => ce_0,
      O => \internal_full_n_i_1__13_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_0\,
      Q => \^temp_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ce_0,
      I1 => ce,
      I2 => \^moutptr_reg[1]_1\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[1]_1\,
      I1 => ce,
      I2 => ce_0,
      I3 => \^moutptr_reg[1]_0\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \^moutptr_reg[1]_1\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \^moutptr_reg[1]_0\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\AXI_video_strm_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_13 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_13;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_13 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\AXI_video_strm_V_data_V_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_14 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_14;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_14 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\AXI_video_strm_V_data_V_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
\AXI_video_strm_V_data_V_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_15 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_15 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_15;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_15 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => DIADI(0)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][7]\,
      O => ram_reg_0(7)
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_4(7),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][7]\,
      O => ram_reg_1(7)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][7]\,
      O => ram_reg(7)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][6]\,
      O => ram_reg_0(6)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_4(6),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][6]\,
      O => ram_reg_1(6)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_5(7),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][7]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][7]\,
      O => ram_reg_2(7)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][6]\,
      O => ram_reg(6)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][5]\,
      O => ram_reg_0(5)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_4(5),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][5]\,
      O => ram_reg_1(5)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_5(6),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][6]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][6]\,
      O => ram_reg_2(6)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => DIADI(7)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][5]\,
      O => ram_reg(5)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][4]\,
      O => ram_reg_0(4)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_4(4),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][4]\,
      O => ram_reg_1(4)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][5]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][5]\,
      O => ram_reg_2(5)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => DIADI(6)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][4]\,
      O => ram_reg(4)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][3]\,
      O => ram_reg_0(3)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_4(3),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][3]\,
      O => ram_reg_1(3)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_5(4),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][4]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][4]\,
      O => ram_reg_2(4)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => DIADI(5)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][3]\,
      O => ram_reg(3)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][2]\,
      O => ram_reg_0(2)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_4(2),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][2]\,
      O => ram_reg_1(2)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][3]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][3]\,
      O => ram_reg_2(3)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => DIADI(4)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][2]\,
      O => ram_reg(2)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][1]\,
      O => ram_reg_0(1)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_4(1),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][1]\,
      O => ram_reg_1(1)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_5(2),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][2]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][2]\,
      O => ram_reg_2(2)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => DIADI(3)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][1]\,
      O => ram_reg(1)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][0]\,
      O => ram_reg_0(0)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_4(0),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][0]\,
      O => ram_reg_1(0)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_5(1),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][1]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][1]\,
      O => ram_reg_2(1)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => DIADI(2)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][0]\,
      O => ram_reg(0)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => ram_reg_5(0),
      I1 => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      I2 => \SRL_SIG_reg_n_0_[0][0]\,
      I3 => \mOutPtr_reg[1]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \SRL_SIG_reg_n_0_[1][0]\,
      O => ram_reg_2(0)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => DIADI(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \axi_data_V_1_i_reg_236_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_16 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_16;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_16 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \axi_data_V_1_i_reg_236_reg[7]\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \axi_data_V_1_i_reg_236_reg[7]\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \axi_data_V_1_i_reg_236_reg[7]\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \axi_data_V_1_i_reg_236_reg[7]\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \axi_data_V_1_i_reg_236_reg[7]\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \axi_data_V_1_i_reg_236_reg[7]\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \axi_data_V_1_i_reg_236_reg[7]\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \axi_data_V_1_i_reg_236_reg[7]\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\tmp_78_reg_307[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\tmp_78_reg_307[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\tmp_78_reg_307[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\tmp_78_reg_307[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\tmp_78_reg_307[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\tmp_78_reg_307[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\tmp_78_reg_307[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\tmp_78_reg_307[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_17 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_17 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_17;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_17 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
p_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => B(1)
    );
p_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => B(0)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => B(7)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => B(6)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => B(5)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => B(4)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => B(3)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => B(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_18 is
  port (
    p : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_18 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_18;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_18 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp1_iter1_reg(0),
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\p_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => p(7)
    );
\p_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => p(6)
    );
\p_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => p(5)
    );
\p_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => p(4)
    );
\p_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => p(3)
    );
\p_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => p(2)
    );
\p_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => p(1)
    );
\p_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => p(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_19 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]\ : in STD_LOGIC;
    ce : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_1\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_2\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_3\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_4\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_5\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_6\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_19 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_19;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_19 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][1]_0\
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][2]_0\
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][3]_0\
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][4]_0\
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][5]_0\
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][6]_0\
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ce,
      D => \tmp_55_reg_2747_reg[8]_7\,
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      S => \tmp_55_reg_2747_reg[8]\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ce,
      D => \tmp_55_reg_2747_reg[8]_6\,
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      S => \tmp_55_reg_2747_reg[8]\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ce,
      D => \tmp_55_reg_2747_reg[8]_5\,
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      S => \tmp_55_reg_2747_reg[8]\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ce,
      D => \tmp_55_reg_2747_reg[8]_4\,
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      S => \tmp_55_reg_2747_reg[8]\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ce,
      D => \tmp_55_reg_2747_reg[8]_3\,
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      S => \tmp_55_reg_2747_reg[8]\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ce,
      D => \tmp_55_reg_2747_reg[8]_2\,
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      S => \tmp_55_reg_2747_reg[8]\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ce,
      D => \tmp_55_reg_2747_reg[8]_1\,
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      S => \tmp_55_reg_2747_reg[8]\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ce,
      D => \tmp_55_reg_2747_reg[8]_0\,
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      S => \tmp_55_reg_2747_reg[8]\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_20 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_20;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_20 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\SRL_SIG[0][0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \mOutPtr_reg[1]\(1),
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\SRL_SIG[0][1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\SRL_SIG[0][1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \mOutPtr_reg[1]\(1),
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\SRL_SIG[0][2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\SRL_SIG[0][2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \mOutPtr_reg[1]\(1),
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\SRL_SIG[0][3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\SRL_SIG[0][3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \mOutPtr_reg[1]\(1),
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\SRL_SIG[0][4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\SRL_SIG[0][4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \mOutPtr_reg[1]\(1),
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\SRL_SIG[0][5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\SRL_SIG[0][5]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \mOutPtr_reg[1]\(1),
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\SRL_SIG[0][6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\SRL_SIG[0][6]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \mOutPtr_reg[1]\(1),
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \mOutPtr_reg[1]\(1),
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][0]_0\,
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\,
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_21 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_21 : entity is "fifo_w8_d2_A_shiftReg";
end design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_21;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_21 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\SRL_SIG[0][0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][1]_0\
    );
\SRL_SIG[0][1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][2]_0\
    );
\SRL_SIG[0][2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][3]_0\
    );
\SRL_SIG[0][3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][4]_0\
    );
\SRL_SIG[0][4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][5]_0\
    );
\SRL_SIG[0][5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][6]_0\
    );
\SRL_SIG[0][6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \mOutPtr_reg[1]\,
      I2 => \mOutPtr_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][0]_1\,
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][1]_1\,
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][2]_1\,
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][3]_1\,
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][4]_1\,
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][5]_1\,
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][6]_1\,
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0][7]_1\,
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_image_filter_mac_cud_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone3_in : out STD_LOGIC;
    \r_V_1_reg_327_reg[29]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \r_V_1_reg_327_reg[29]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_28_i_reg_298 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mid_img_data_stream_s_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    tmp_28_i_reg_298_pp0_iter3_reg : in STD_LOGIC;
    input_img_data_strea_empty_n : in STD_LOGIC;
    input_img_data_strea_2_empty_n : in STD_LOGIC;
    input_img_data_strea_1_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    tmp_28_i_reg_298_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    tmp_75_fu_214_p3 : in STD_LOGIC
  );
end design_1_image_filter_1_0_image_filter_mac_cud_DSP48_1;

architecture STRUCTURE of design_1_image_filter_1_0_image_filter_mac_cud_DSP48_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^srl_sig_reg[1][0]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone3_in\ : STD_LOGIC;
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_85 : STD_LOGIC;
  signal p_n_86 : STD_LOGIC;
  signal p_n_87 : STD_LOGIC;
  signal p_n_88 : STD_LOGIC;
  signal p_n_89 : STD_LOGIC;
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal p_n_92 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal \^r_v_1_reg_327_reg[29]\ : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  P(8 downto 0) <= \^p\(8 downto 0);
  \SRL_SIG_reg[1][0]\ <= \^srl_sig_reg[1][0]\;
  ap_block_pp0_stage0_subdone3_in <= \^ap_block_pp0_stage0_subdone3_in\;
  \r_V_1_reg_327_reg[29]\ <= \^r_v_1_reg_327_reg[29]\;
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => input_img_data_strea_empty_n,
      I1 => input_img_data_strea_2_empty_n,
      I2 => input_img_data_strea_1_empty_n,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => tmp_28_i_reg_298,
      O => \^srl_sig_reg[1][0]\
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]\,
      I1 => mid_img_data_stream_s_full_n,
      I2 => ap_enable_reg_pp0_iter4_reg,
      I3 => tmp_28_i_reg_298_pp0_iter3_reg,
      O => \^r_v_1_reg_327_reg[29]\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000001001011001000101101000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 29) => B"0000000000000000000",
      C(28 downto 0) => p_0(28 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^e\(0),
      CEB2 => \^ap_block_pp0_stage0_subdone3_in\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_RnM_P_UNCONNECTED(47 downto 30),
      P(29 downto 21) => \^p\(8 downto 0),
      P(20) => p_n_85,
      P(19) => p_n_86,
      P(18) => p_n_87,
      P(17) => p_n_88,
      P(16) => p_n_89,
      P(15) => p_n_90,
      P(14) => p_n_91,
      P(13) => p_n_92,
      P(12) => p_n_93,
      P(11) => p_n_94,
      P(10) => p_n_95,
      P(9) => p_n_96,
      P(8) => p_n_97,
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
p_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tmp_28_i_reg_298,
      I1 => \^r_v_1_reg_327_reg[29]\,
      I2 => Q(0),
      O => \^e\(0)
    );
p_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_v_1_reg_327_reg[29]\,
      O => \^ap_block_pp0_stage0_subdone3_in\
    );
\r_V_1_reg_327[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF2000"
    )
        port map (
      I0 => tmp_28_i_reg_298_pp0_iter2_reg,
      I1 => \^r_v_1_reg_327_reg[29]\,
      I2 => \^p\(8),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => tmp_75_fu_214_p3,
      O => \r_V_1_reg_327_reg[29]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_image_filter_mac_dEe_DSP48_2 is
  port (
    p_0 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone3_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_28_i_reg_298_pp0_iter1_reg : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC
  );
end design_1_image_filter_1_0_image_filter_mac_dEe_DSP48_2;

architecture STRUCTURE of design_1_image_filter_1_0_image_filter_mac_dEe_DSP48_2 is
  signal r_V_i_i_reg_3220 : STD_LOGIC;
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
begin
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000001110100101111000110",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \out\(28),
      C(46) => \out\(28),
      C(45) => \out\(28),
      C(44) => \out\(28),
      C(43) => \out\(28),
      C(42) => \out\(28),
      C(41) => \out\(28),
      C(40) => \out\(28),
      C(39) => \out\(28),
      C(38) => \out\(28),
      C(37) => \out\(28),
      C(36) => \out\(28),
      C(35) => \out\(28),
      C(34) => \out\(28),
      C(33) => \out\(28),
      C(32) => \out\(28),
      C(31) => \out\(28),
      C(30) => \out\(28),
      C(29) => \out\(28),
      C(28 downto 0) => \out\(28 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => ap_block_pp0_stage0_subdone3_in,
      CEC => r_V_i_i_reg_3220,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => p_0(28 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_28_i_reg_298_pp0_iter1_reg,
      I1 => internal_full_n_reg,
      O => r_V_i_i_reg_3220
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_image_filter_mul_bkb_DSP48_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_image_filter_1_0_image_filter_mul_bkb_DSP48_0;

architecture STRUCTURE of design_1_image_filter_1_0_image_filter_mul_bkb_DSP48_0 is
  signal a_cvt : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_cvt : signal is "true";
  signal b_cvt : STD_LOGIC_VECTOR ( 21 downto 0 );
  attribute RTL_KEEP of b_cvt : signal is "true";
  signal in00_n_76 : STD_LOGIC;
  signal p_cvt : STD_LOGIC_VECTOR ( 28 downto 0 );
  attribute RTL_KEEP of p_cvt : signal is "true";
  signal NLW_in00_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in00_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_in00_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_in00_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in00_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_in00_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of in00 : label is "{SYNTH-13 {cell *THIS*}}";
begin
  a_cvt(7 downto 0) <= Q(7 downto 0);
  \out\(28 downto 0) <= p_cvt(28 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(21)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_cvt(20)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(11)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(10)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_cvt(9)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(8)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_cvt(7)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_cvt(6)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(5)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_cvt(4)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(3)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(2)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(19)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(1)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(18)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_cvt(17)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_cvt(16)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(15)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(14)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => b_cvt(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => b_cvt(12)
    );
in00: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 22) => B"00000000",
      A(21 downto 0) => b_cvt(21 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_in00_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => a_cvt(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_in00_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_in00_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_in00_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_in00_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_in00_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_in00_P_UNCONNECTED(47 downto 30),
      P(29) => in00_n_76,
      P(28 downto 0) => p_cvt(28 downto 0),
      PATTERNBDETECT => NLW_in00_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_in00_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_in00_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_in00_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_start_for_CvtColokbM is
  port (
    start_for_CvtColor_U0_full_n : out STD_LOGIC;
    start_for_CvtColor_U0_empty_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Sobel_U0_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC
  );
end design_1_image_filter_1_0_start_for_CvtColokbM;

architecture STRUCTURE of design_1_image_filter_1_0_start_for_CvtColokbM is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_cvtcolor_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_cvtcolor_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_5 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair202";
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  start_for_CvtColor_U0_empty_n <= \^start_for_cvtcolor_u0_empty_n\;
  start_for_CvtColor_U0_full_n <= \^start_for_cvtcolor_u0_full_n\;
ap_idle_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => \^ap_cs_fsm_reg[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => \^moutptr_reg[0]_0\,
      O => ap_idle
    );
ap_idle_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^start_for_cvtcolor_u0_empty_n\,
      I1 => start_for_Sobel_U0_full_n,
      I2 => start_once_reg_reg,
      O => \^ap_cs_fsm_reg[0]\
    );
ap_idle_INST_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_start,
      I1 => \^start_for_cvtcolor_u0_full_n\,
      I2 => start_once_reg,
      O => \^moutptr_reg[0]_0\
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \mOutPtr[1]_i_2_n_0\,
      I4 => \^start_for_cvtcolor_u0_empty_n\,
      I5 => ap_rst_n,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^start_for_cvtcolor_u0_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_cvtcolor_u0_full_n\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \mOutPtr[1]_i_2_n_0\,
      I5 => internal_empty_n_reg_1,
      O => internal_full_n_i_1_n_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^start_for_cvtcolor_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => \^start_for_cvtcolor_u0_empty_n\,
      I1 => CO(0),
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => \^moutptr_reg[0]_0\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr[1]_i_2_n_0\,
      I2 => \ap_CS_fsm_reg[1]_0\(0),
      I3 => CO(0),
      I4 => \^start_for_cvtcolor_u0_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_cvtcolor_u0_full_n\,
      I1 => ap_start,
      I2 => start_once_reg,
      O => \mOutPtr[1]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_start_for_DuplicalbW is
  port (
    start_for_Duplicate77_U0_full_n : out STD_LOGIC;
    start_for_Duplicate77_U0_empty_n : out STD_LOGIC;
    \mOutPtr_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    start_for_Sobel_U0_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    start_for_Merge_U0_full_n : in STD_LOGIC;
    start_for_Duplicate_U0_full_n : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end design_1_image_filter_1_0_start_for_DuplicalbW;

architecture STRUCTURE of design_1_image_filter_1_0_start_for_DuplicalbW is
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_duplicate77_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_duplicate77_u0_full_n\ : STD_LOGIC;
begin
  start_for_Duplicate77_U0_empty_n <= \^start_for_duplicate77_u0_empty_n\;
  start_for_Duplicate77_U0_full_n <= \^start_for_duplicate77_u0_full_n\;
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \internal_full_n_i_2__2_n_0\,
      I4 => \^start_for_duplicate77_u0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^start_for_duplicate77_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_duplicate77_u0_full_n\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \internal_full_n_i_2__2_n_0\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__10_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_duplicate77_u0_full_n\,
      I1 => start_for_Sobel_U0_empty_n,
      I2 => start_once_reg_reg,
      O => \internal_full_n_i_2__2_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^start_for_duplicate77_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \^start_for_duplicate77_u0_empty_n\,
      I2 => \^start_for_duplicate77_u0_full_n\,
      I3 => start_for_Sobel_U0_empty_n,
      I4 => start_once_reg_reg,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => start_once_reg_reg,
      I2 => start_for_Sobel_U0_empty_n,
      I3 => \^start_for_duplicate77_u0_full_n\,
      I4 => internal_empty_n_reg_0,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^start_for_duplicate77_u0_empty_n\,
      I1 => start_once_reg_reg_0,
      I2 => start_for_Merge_U0_full_n,
      I3 => start_for_Duplicate_U0_full_n,
      O => \mOutPtr_reg[2]\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_start_for_Duplicamb6 is
  port (
    start_for_Duplicate_U0_empty_n : out STD_LOGIC;
    start_for_Duplicate_U0_full_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_idle_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_for_Mat2AXIvideo_U0_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_for_Merge_U0_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_Duplicate77_U0_empty_n : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end design_1_image_filter_1_0_start_for_Duplicamb6;

architecture STRUCTURE of design_1_image_filter_1_0_start_for_Duplicamb6 is
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_duplicate_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_duplicate_u0_full_n\ : STD_LOGIC;
begin
  start_for_Duplicate_U0_empty_n <= \^start_for_duplicate_u0_empty_n\;
  start_for_Duplicate_U0_full_n <= \^start_for_duplicate_u0_full_n\;
ap_idle_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => \^start_for_duplicate_u0_full_n\,
      I1 => start_for_Merge_U0_full_n,
      I2 => start_once_reg_reg,
      I3 => start_for_Duplicate77_U0_empty_n,
      O => ap_idle_0
    );
ap_idle_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^start_for_duplicate_u0_empty_n\,
      I1 => Q(0),
      I2 => start_for_Mat2AXIvideo_U0_empty_n,
      I3 => \ap_CS_fsm_reg[0]\(0),
      O => ap_idle
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => internal_empty_n_reg_1,
      I3 => internal_empty_n_reg_0,
      I4 => \^start_for_duplicate_u0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__11_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^start_for_duplicate_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_duplicate_u0_full_n\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => internal_empty_n_reg_0,
      I5 => internal_empty_n_reg_1,
      O => \internal_full_n_i_1__11_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^start_for_duplicate_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59555555A6AAAAAA"
    )
        port map (
      I0 => internal_empty_n_reg_1,
      I1 => start_for_Duplicate77_U0_empty_n,
      I2 => start_once_reg_reg,
      I3 => start_for_Merge_U0_full_n,
      I4 => \^start_for_duplicate_u0_full_n\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => internal_empty_n_reg_0,
      I2 => internal_empty_n_reg_1,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_start_for_Mat2AXIncg is
  port (
    start_for_Mat2AXIvideo_U0_full_n : out STD_LOGIC;
    start_for_Mat2AXIvideo_U0_empty_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \t_V_reg_143_reg[3]\ : in STD_LOGIC;
    start_for_Merge_U0_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end design_1_image_filter_1_0_start_for_Mat2AXIncg;

architecture STRUCTURE of design_1_image_filter_1_0_start_for_Mat2AXIncg is
  signal \internal_empty_n_i_1__20_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_0\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_mat2axivideo_u0_full_n\ : STD_LOGIC;
begin
  start_for_Mat2AXIvideo_U0_empty_n <= \^start_for_mat2axivideo_u0_empty_n\;
  start_for_Mat2AXIvideo_U0_full_n <= \^start_for_mat2axivideo_u0_full_n\;
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_empty_n\,
      I1 => \mOutPtr[2]_i_2_n_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr(2),
      I4 => \internal_empty_n_i_2__1_n_0\,
      O => \internal_empty_n_i_1__20_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045000000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg_reg,
      I2 => internal_empty_n_reg_0,
      I3 => \^start_for_mat2axivideo_u0_empty_n\,
      I4 => \t_V_reg_143_reg[3]\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_2__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_0\,
      Q => \^start_for_mat2axivideo_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF8F8F8FFFCFCFCF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_0\,
      I1 => \^start_for_mat2axivideo_u0_full_n\,
      I2 => ap_rst_n,
      I3 => \t_V_reg_143_reg[3]\,
      I4 => \^start_for_mat2axivideo_u0_empty_n\,
      I5 => \mOutPtr[2]_i_2_n_0\,
      O => \internal_full_n_i_1__17_n_0\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_0\,
      Q => \^start_for_mat2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \t_V_reg_143_reg[3]\,
      I1 => \^start_for_mat2axivideo_u0_empty_n\,
      I2 => \^start_for_mat2axivideo_u0_full_n\,
      I3 => start_for_Merge_U0_empty_n,
      I4 => start_once_reg_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg_reg,
      I2 => internal_empty_n_reg_0,
      I3 => \^start_for_mat2axivideo_u0_empty_n\,
      I4 => \t_V_reg_143_reg[3]\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr[2]_i_2_n_0\,
      I3 => \^start_for_mat2axivideo_u0_empty_n\,
      I4 => \t_V_reg_143_reg[3]\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_mat2axivideo_u0_full_n\,
      I1 => start_for_Merge_U0_empty_n,
      I2 => start_once_reg_reg,
      O => \mOutPtr[2]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => mOutPtr(0),
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_start_for_Merge_U0 is
  port (
    start_for_Merge_U0_full_n : out STD_LOGIC;
    start_for_Merge_U0_empty_n : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_Duplicate_U0_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_Duplicate77_U0_empty_n : in STD_LOGIC;
    \t_V_reg_108_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    start_for_Mat2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end design_1_image_filter_1_0_start_for_Merge_U0;

architecture STRUCTURE of design_1_image_filter_1_0_start_for_Merge_U0 is
  signal \internal_empty_n_i_1__19_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal internal_empty_n_i_3_n_0 : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_merge_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_merge_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair203";
begin
  start_for_Merge_U0_empty_n <= \^start_for_merge_u0_empty_n\;
  start_for_Merge_U0_full_n <= \^start_for_merge_u0_full_n\;
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => \^start_for_merge_u0_empty_n\,
      I1 => internal_empty_n_reg_0,
      I2 => ap_rst_n,
      I3 => mOutPtr(2),
      I4 => \internal_empty_n_i_2__0_n_0\,
      O => \internal_empty_n_i_1__19_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => internal_empty_n_i_3_n_0,
      I2 => mOutPtr(1),
      O => \internal_empty_n_i_2__0_n_0\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444044444444444"
    )
        port map (
      I0 => \t_V_reg_108_reg[2]\,
      I1 => \^start_for_merge_u0_empty_n\,
      I2 => start_for_Duplicate_U0_full_n,
      I3 => \^start_for_merge_u0_full_n\,
      I4 => start_once_reg_reg,
      I5 => start_for_Duplicate77_U0_empty_n,
      O => internal_empty_n_i_3_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_0\,
      Q => \^start_for_merge_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DDDDFFD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_merge_u0_full_n\,
      I2 => \internal_full_n_i_2__4_n_0\,
      I3 => internal_empty_n_reg_0,
      I4 => \t_V_reg_108_reg[2]\,
      I5 => \^start_for_merge_u0_empty_n\,
      O => \internal_full_n_i_1__12_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^start_for_merge_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__0_n_0\,
      I1 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F7FF08000800"
    )
        port map (
      I0 => start_for_Duplicate_U0_full_n,
      I1 => \^start_for_merge_u0_full_n\,
      I2 => start_once_reg_reg,
      I3 => start_for_Duplicate77_U0_empty_n,
      I4 => \t_V_reg_108_reg[2]\,
      I5 => \^start_for_merge_u0_empty_n\,
      O => \mOutPtr[0]_i_2__0_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => internal_empty_n_reg_0,
      I2 => \t_V_reg_108_reg[2]\,
      I3 => \^start_for_merge_u0_empty_n\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^start_for_merge_u0_empty_n\,
      I1 => start_for_Mat2AXIvideo_U0_full_n,
      I2 => start_once_reg_reg_0,
      O => \mOutPtr_reg[1]_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE7F7F80018080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => internal_empty_n_reg_0,
      I3 => \t_V_reg_108_reg[2]\,
      I4 => \^start_for_merge_u0_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_start_for_Sobel_U0 is
  port (
    start_for_Sobel_U0_full_n : out STD_LOGIC;
    start_for_Sobel_U0_empty_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_CvtColor_U0_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_Duplicate77_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
end design_1_image_filter_1_0_start_for_Sobel_U0;

architecture STRUCTURE of design_1_image_filter_1_0_start_for_Sobel_U0 is
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_sobel_u0_empty_n\ : STD_LOGIC;
  signal \^start_for_sobel_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_idle_INST_0_i_4 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair204";
begin
  start_for_Sobel_U0_empty_n <= \^start_for_sobel_u0_empty_n\;
  start_for_Sobel_U0_full_n <= \^start_for_sobel_u0_full_n\;
ap_idle_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^start_for_sobel_u0_empty_n\,
      I1 => start_for_Duplicate77_U0_full_n,
      I2 => start_once_reg_reg_0,
      O => ap_idle
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \internal_full_n_i_2__1_n_0\,
      I4 => \^start_for_sobel_u0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^start_for_sobel_u0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_sobel_u0_full_n\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      I4 => \internal_full_n_i_2__1_n_0\,
      I5 => \mOutPtr[1]_i_2__3_n_0\,
      O => \internal_full_n_i_1__7_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_sobel_u0_full_n\,
      I1 => start_for_CvtColor_U0_empty_n,
      I2 => start_once_reg_reg,
      O => \internal_full_n_i_2__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^start_for_sobel_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^start_for_sobel_u0_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => \^start_for_sobel_u0_full_n\,
      I3 => start_for_CvtColor_U0_empty_n,
      I4 => start_once_reg_reg,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => start_once_reg_reg,
      I2 => start_for_CvtColor_U0_empty_n,
      I3 => \^start_for_sobel_u0_full_n\,
      I4 => \mOutPtr[1]_i_2__3_n_0\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^start_for_sobel_u0_empty_n\,
      I1 => \ap_CS_fsm_reg[1]\,
      O => \mOutPtr[1]_i_2__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_s_fu_232_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_s_fu_232_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    \row_assign_9_0_t_reg_2537_reg[2]\ : in STD_LOGIC;
    tmp_3_reg_2528 : in STD_LOGIC
  );
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_29
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(0) => D(0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din0(7 downto 0) => din0(7 downto 0),
      \right_border_buf_0_s_fu_232_reg[0]\ => \right_border_buf_0_s_fu_232_reg[0]\,
      \right_border_buf_0_s_fu_232_reg[2]\ => \right_border_buf_0_s_fu_232_reg[2]\,
      \row_assign_9_0_t_reg_2537_reg[2]\ => \row_assign_9_0_t_reg_2537_reg[2]\,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_22 is
  port (
    \right_border_buf_0_5_fu_252_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    din1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[7]_0\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_252_reg[2]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[0]\ : out STD_LOGIC;
    \right_border_buf_0_5_fu_252_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    row_assign_9_1_t_reg_2542 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tmp_3_reg_2528 : in STD_LOGIC;
    din0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    din3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    din2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_assign_9_4_t_reg_2557_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    row_assign_9_0_t_reg_2537 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\ : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\ : in STD_LOGIC;
    \row_assign_9_1_t_reg_2542_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_22 : entity is "Filter2D_k_buf_0_eOg";
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_22;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_22 is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_28
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(1 downto 0) => D(1 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din0(0) => din0(0),
      din1(7 downto 0) => din1(7 downto 0),
      din2(0) => din2(0),
      din3(0) => din3(0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      \right_border_buf_0_5_fu_252_reg[0]\ => \right_border_buf_0_5_fu_252_reg[0]\,
      \right_border_buf_0_5_fu_252_reg[2]\ => \right_border_buf_0_5_fu_252_reg[2]\,
      \right_border_buf_0_5_fu_252_reg[7]\(7 downto 0) => \right_border_buf_0_5_fu_252_reg[7]\(7 downto 0),
      row_assign_9_0_t_reg_2537(0) => row_assign_9_0_t_reg_2537(0),
      row_assign_9_1_t_reg_2542(2 downto 0) => row_assign_9_1_t_reg_2542(2 downto 0),
      \row_assign_9_1_t_reg_2542_reg[2]\ => \row_assign_9_1_t_reg_2542_reg[2]\,
      \row_assign_9_4_t_reg_2557_reg[2]\(1 downto 0) => \row_assign_9_4_t_reg_2557_reg[2]\(1 downto 0),
      \src_kernel_win_0_va_21_reg_2635_reg[6]\ => \src_kernel_win_0_va_21_reg_2635_reg[6]\,
      \src_kernel_win_0_va_24_reg_2655_reg[0]\ => \src_kernel_win_0_va_24_reg_2655_reg[0]\,
      \src_kernel_win_0_va_24_reg_2655_reg[1]\ => \src_kernel_win_0_va_24_reg_2655_reg[1]\,
      \src_kernel_win_0_va_24_reg_2655_reg[2]\ => \src_kernel_win_0_va_24_reg_2655_reg[2]\,
      \src_kernel_win_0_va_24_reg_2655_reg[3]\ => \src_kernel_win_0_va_24_reg_2655_reg[3]\,
      \src_kernel_win_0_va_24_reg_2655_reg[4]\ => \src_kernel_win_0_va_24_reg_2655_reg[4]\,
      \src_kernel_win_0_va_24_reg_2655_reg[5]\ => \src_kernel_win_0_va_24_reg_2655_reg[5]\,
      \src_kernel_win_0_va_24_reg_2655_reg[6]\ => \src_kernel_win_0_va_24_reg_2655_reg[6]\,
      \src_kernel_win_0_va_24_reg_2655_reg[7]\(3 downto 0) => \src_kernel_win_0_va_24_reg_2655_reg[7]\(3 downto 0),
      \src_kernel_win_0_va_24_reg_2655_reg[7]_0\ => \src_kernel_win_0_va_24_reg_2655_reg[7]_0\,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_23 is
  port (
    \right_border_buf_0_10_fu_272_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    din2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_10_fu_272_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_10_fu_272_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_133_2_reg_2524_reg[0]\ : in STD_LOGIC;
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    or_cond_i_i_reg_2571_pp0_iter1_reg : in STD_LOGIC;
    \tmp_s_reg_2511_reg[0]\ : in STD_LOGIC;
    tmp_2_reg_2502 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    \row_assign_9_2_t_reg_2547_reg[2]\ : in STD_LOGIC;
    tmp_3_reg_2528 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_23 : entity is "Filter2D_k_buf_0_eOg";
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_23;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_23 is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_27
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(0) => D(0),
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din2(7 downto 0) => din2(7 downto 0),
      \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ => \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\,
      internal_full_n_reg => internal_full_n_reg,
      or_cond_i_i_reg_2571_pp0_iter1_reg => or_cond_i_i_reg_2571_pp0_iter1_reg,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      \right_border_buf_0_10_fu_272_reg[0]\ => \right_border_buf_0_10_fu_272_reg[0]\,
      \right_border_buf_0_10_fu_272_reg[2]\ => \right_border_buf_0_10_fu_272_reg[2]\,
      \right_border_buf_0_10_fu_272_reg[7]\(7 downto 0) => \right_border_buf_0_10_fu_272_reg[7]\(7 downto 0),
      \row_assign_9_2_t_reg_2547_reg[2]\ => \row_assign_9_2_t_reg_2547_reg[2]\,
      \tmp_133_2_reg_2524_reg[0]\ => \tmp_133_2_reg_2524_reg[0]\,
      tmp_2_reg_2502 => tmp_2_reg_2502,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      \tmp_s_reg_2511_reg[0]\ => \tmp_s_reg_2511_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_24 is
  port (
    \right_border_buf_0_14_fu_288_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    din3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_22_reg_2642_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[7]\ : out STD_LOGIC;
    \src_kernel_win_0_va_23_reg_2649_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[6]_0\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[5]\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[3]\ : out STD_LOGIC;
    \src_kernel_win_0_va_20_reg_2628_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_kernel_win_0_va_24_reg_2655_reg[2]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[1]\ : out STD_LOGIC;
    \src_kernel_win_0_va_24_reg_2655_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \tmp_133_1_reg_2520_reg[0]\ : in STD_LOGIC;
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    or_cond_i_i_reg_2571_pp0_iter1_reg : in STD_LOGIC;
    \tmp_s_reg_2511_reg[0]\ : in STD_LOGIC;
    tmp_2_reg_2502 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    \row_assign_9_3_t_reg_2552_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_reg_2528 : in STD_LOGIC;
    din2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    row_assign_9_1_t_reg_2542 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    din0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \row_assign_9_2_t_reg_2547_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    row_assign_9_0_t_reg_2537 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    din4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \row_assign_9_4_t_reg_2557_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\ : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\ : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\ : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_24 : entity is "Filter2D_k_buf_0_eOg";
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_24;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_24 is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram_26
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din0(4 downto 0) => din0(4 downto 0),
      din2(4 downto 0) => din2(4 downto 0),
      din3(7 downto 0) => din3(7 downto 0),
      din4(2 downto 0) => din4(2 downto 0),
      \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ => \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\,
      or_cond_i_i_reg_2571_pp0_iter1_reg => or_cond_i_i_reg_2571_pp0_iter1_reg,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_10 => ram_reg_9,
      ram_reg_11 => ram_reg_10,
      ram_reg_12 => ram_reg_11,
      ram_reg_13 => ram_reg_12,
      ram_reg_14 => ram_reg_13,
      ram_reg_15 => ram_reg_14,
      ram_reg_16 => ram_reg_15,
      ram_reg_17 => ram_reg_16,
      ram_reg_18 => ram_reg_17,
      ram_reg_19 => ram_reg_18,
      ram_reg_2(4 downto 0) => ram_reg_1(4 downto 0),
      ram_reg_20 => ram_reg_19,
      ram_reg_21 => ram_reg_20,
      ram_reg_3 => ram_reg_2,
      ram_reg_4(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9 => ram_reg_8,
      \right_border_buf_0_14_fu_288_reg[7]\(7 downto 0) => \right_border_buf_0_14_fu_288_reg[7]\(7 downto 0),
      row_assign_9_0_t_reg_2537(2 downto 0) => row_assign_9_0_t_reg_2537(2 downto 0),
      row_assign_9_1_t_reg_2542(2 downto 0) => row_assign_9_1_t_reg_2542(2 downto 0),
      \row_assign_9_2_t_reg_2547_reg[2]\(1 downto 0) => \row_assign_9_2_t_reg_2547_reg[2]\(1 downto 0),
      \row_assign_9_3_t_reg_2552_reg[2]\(1 downto 0) => \row_assign_9_3_t_reg_2552_reg[2]\(1 downto 0),
      \row_assign_9_4_t_reg_2557_reg[2]\(1 downto 0) => \row_assign_9_4_t_reg_2557_reg[2]\(1 downto 0),
      \src_kernel_win_0_va_20_reg_2628_reg[2]\(0) => \src_kernel_win_0_va_20_reg_2628_reg[2]\(0),
      \src_kernel_win_0_va_21_reg_2635_reg[3]\ => \src_kernel_win_0_va_21_reg_2635_reg[3]\,
      \src_kernel_win_0_va_21_reg_2635_reg[4]\(3 downto 0) => \src_kernel_win_0_va_21_reg_2635_reg[4]\(3 downto 0),
      \src_kernel_win_0_va_21_reg_2635_reg[5]\ => \src_kernel_win_0_va_21_reg_2635_reg[5]\,
      \src_kernel_win_0_va_22_reg_2642_reg[7]\(2 downto 0) => \src_kernel_win_0_va_22_reg_2642_reg[7]\(2 downto 0),
      \src_kernel_win_0_va_23_reg_2649_reg[6]\ => \src_kernel_win_0_va_23_reg_2649_reg[6]\,
      \src_kernel_win_0_va_24_reg_2655_reg[0]\ => \src_kernel_win_0_va_24_reg_2655_reg[0]\,
      \src_kernel_win_0_va_24_reg_2655_reg[1]\ => \src_kernel_win_0_va_24_reg_2655_reg[1]\,
      \src_kernel_win_0_va_24_reg_2655_reg[2]\ => \src_kernel_win_0_va_24_reg_2655_reg[2]\,
      \src_kernel_win_0_va_24_reg_2655_reg[3]\ => \src_kernel_win_0_va_24_reg_2655_reg[3]\,
      \src_kernel_win_0_va_24_reg_2655_reg[4]\ => \src_kernel_win_0_va_24_reg_2655_reg[4]\,
      \src_kernel_win_0_va_24_reg_2655_reg[5]\ => \src_kernel_win_0_va_24_reg_2655_reg[5]\,
      \src_kernel_win_0_va_24_reg_2655_reg[6]\(3 downto 0) => \src_kernel_win_0_va_24_reg_2655_reg[6]\(3 downto 0),
      \src_kernel_win_0_va_24_reg_2655_reg[6]_0\ => \src_kernel_win_0_va_24_reg_2655_reg[6]_0\,
      \src_kernel_win_0_va_24_reg_2655_reg[7]\ => \src_kernel_win_0_va_24_reg_2655_reg[7]\,
      \tmp_133_1_reg_2520_reg[0]\ => \tmp_133_1_reg_2520_reg[0]\,
      tmp_2_reg_2502 => tmp_2_reg_2502,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\,
      \tmp_s_reg_2511_reg[0]\ => \tmp_s_reg_2511_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_25 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce0 : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \right_border_buf_0_8_fu_264_reg[7]\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[6]\ : out STD_LOGIC;
    din4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_kernel_win_0_va_20_reg_2628_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_22_reg_2642_reg[6]\ : out STD_LOGIC;
    \src_kernel_win_0_va_21_reg_2635_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \right_border_buf_0_8_fu_264_reg[5]\ : out STD_LOGIC;
    \right_border_buf_0_8_fu_264_reg[4]\ : out STD_LOGIC;
    \src_kernel_win_0_va_22_reg_2642_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \right_border_buf_0_8_fu_264_reg[2]\ : out STD_LOGIC;
    \right_border_buf_0_8_fu_264_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \tmp_1_reg_2516_reg[0]\ : in STD_LOGIC;
    \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    or_cond_i_i_reg_2571_pp0_iter1_reg : in STD_LOGIC;
    \tmp_s_reg_2511_reg[0]\ : in STD_LOGIC;
    tmp_2_reg_2502 : in STD_LOGIC;
    img0_data_stream_0_s_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter6_reg : in STD_LOGIC;
    or_cond_i_reg_2594_pp0_iter5_reg : in STD_LOGIC;
    mid_img_data_stream_s_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    tmp_3_reg_2528 : in STD_LOGIC;
    din0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    \row_assign_9_0_t_reg_2537_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    \row_assign_9_1_t_reg_2542_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    \row_assign_9_2_t_reg_2547_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_assign_9_1_t_reg_2542_reg[0]\ : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \row_assign_9_1_t_reg_2542_reg[1]\ : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    brmerge_reg_2585_pp0_iter1_reg : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ : in STD_LOGIC;
    \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_25 : entity is "Filter2D_k_buf_0_eOg";
end design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_25;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_25 is
begin
Filter2D_k_buf_0_eOg_ram_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_ram
     port map (
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(9 downto 0),
      D(5 downto 0) => D(5 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter6_reg => ap_enable_reg_pp0_iter6_reg,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din0(4 downto 0) => din0(4 downto 0),
      din4(5) => din4(7),
      din4(4 downto 3) => din4(5 downto 4),
      din4(2 downto 0) => din4(2 downto 0),
      \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ => \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\,
      img0_data_stream_0_s_full_n => img0_data_stream_0_s_full_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      mid_img_data_stream_s_empty_n => mid_img_data_stream_s_empty_n,
      or_cond_i_i_reg_2571_pp0_iter1_reg => or_cond_i_i_reg_2571_pp0_iter1_reg,
      or_cond_i_reg_2594_pp0_iter5_reg => or_cond_i_reg_2594_pp0_iter5_reg,
      ram_reg_0 => ram_reg,
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_10 => ram_reg_9,
      ram_reg_11 => ram_reg_10,
      ram_reg_12 => ram_reg_11,
      ram_reg_13(2 downto 0) => ram_reg_12(2 downto 0),
      ram_reg_14 => ram_reg_13,
      ram_reg_15 => ram_reg_14,
      ram_reg_16 => ram_reg_15,
      ram_reg_17 => ram_reg_16,
      ram_reg_18 => ram_reg_17,
      ram_reg_19 => ram_reg_18,
      ram_reg_2 => ram_reg_1,
      ram_reg_20 => ram_reg_19,
      ram_reg_21 => ram_reg_20,
      ram_reg_22 => ram_reg_21,
      ram_reg_23 => ram_reg_22,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8(1 downto 0) => ram_reg_7(1 downto 0),
      ram_reg_9 => ram_reg_8,
      \right_border_buf_0_8_fu_264_reg[0]\ => \right_border_buf_0_8_fu_264_reg[0]\,
      \right_border_buf_0_8_fu_264_reg[2]\ => \right_border_buf_0_8_fu_264_reg[2]\,
      \right_border_buf_0_8_fu_264_reg[3]\ => din4(3),
      \right_border_buf_0_8_fu_264_reg[4]\ => \right_border_buf_0_8_fu_264_reg[4]\,
      \right_border_buf_0_8_fu_264_reg[5]\ => \right_border_buf_0_8_fu_264_reg[5]\,
      \right_border_buf_0_8_fu_264_reg[6]\ => din4(6),
      \right_border_buf_0_8_fu_264_reg[7]\ => \right_border_buf_0_8_fu_264_reg[7]\,
      \row_assign_9_0_t_reg_2537_reg[2]\(1 downto 0) => \row_assign_9_0_t_reg_2537_reg[2]\(1 downto 0),
      \row_assign_9_1_t_reg_2542_reg[0]\ => \row_assign_9_1_t_reg_2542_reg[0]\,
      \row_assign_9_1_t_reg_2542_reg[1]\ => \row_assign_9_1_t_reg_2542_reg[1]\,
      \row_assign_9_1_t_reg_2542_reg[2]\(1 downto 0) => \row_assign_9_1_t_reg_2542_reg[2]\(1 downto 0),
      \row_assign_9_2_t_reg_2547_reg[2]\(1 downto 0) => \row_assign_9_2_t_reg_2547_reg[2]\(1 downto 0),
      \src_kernel_win_0_va_20_reg_2628_reg[6]\ => \src_kernel_win_0_va_20_reg_2628_reg[6]\,
      \src_kernel_win_0_va_21_reg_2635_reg[5]\(1 downto 0) => \src_kernel_win_0_va_21_reg_2635_reg[5]\(1 downto 0),
      \src_kernel_win_0_va_21_reg_2635_reg[6]\ => \src_kernel_win_0_va_21_reg_2635_reg[6]\,
      \src_kernel_win_0_va_22_reg_2642_reg[4]\(3 downto 0) => \src_kernel_win_0_va_22_reg_2642_reg[4]\(3 downto 0),
      \src_kernel_win_0_va_22_reg_2642_reg[6]\ => \src_kernel_win_0_va_22_reg_2642_reg[6]\,
      \tmp_1_reg_2516_reg[0]\ => \tmp_1_reg_2516_reg[0]\,
      tmp_2_reg_2502 => tmp_2_reg_2502,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\,
      \tmp_s_reg_2511_reg[0]\ => \tmp_s_reg_2511_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_0 is
  port (
    dup2_data_stream_0_s_full_n : out STD_LOGIC;
    dup2_data_stream_0_s_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_0 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_0;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_0 is
  signal \^dup2_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^dup2_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair191";
begin
  dup2_data_stream_0_s_empty_n <= \^dup2_data_stream_0_s_empty_n\;
  dup2_data_stream_0_s_full_n <= \^dup2_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_21
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][0]_1\ => \SRL_SIG_reg[0][0]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][1]_1\ => \SRL_SIG_reg[0][1]_0\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][2]_1\ => \SRL_SIG_reg[0][2]_0\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][3]_1\ => \SRL_SIG_reg[0][3]_0\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][4]_1\ => \SRL_SIG_reg[0][4]_0\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][5]_1\ => \SRL_SIG_reg[0][5]_0\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][6]_1\ => \SRL_SIG_reg[0][6]_0\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_1\ => \SRL_SIG_reg[0][7]_0\,
      ap_clk => ap_clk,
      ce => ce,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]_0\,
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ce_0,
      I3 => ce,
      I4 => \^dup2_data_stream_0_s_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_0\,
      Q => \^dup2_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^dup2_data_stream_0_s_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => ce,
      I5 => ce_0,
      O => \internal_full_n_i_1__14_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_0\,
      Q => \^dup2_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ce_0,
      I1 => ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ce,
      I2 => ce_0,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_1 is
  port (
    dup3_data_stream_0_s_full_n : out STD_LOGIC;
    dup3_data_stream_0_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_1 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_1;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_1 is
  signal \^dup3_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^dup3_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair192";
begin
  dup3_data_stream_0_s_empty_n <= \^dup3_data_stream_0_s_empty_n\;
  dup3_data_stream_0_s_full_n <= \^dup3_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_20
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[0][7]_1\ => \SRL_SIG_reg[0][7]_0\,
      ap_clk => ap_clk,
      ce => ce,
      \mOutPtr_reg[1]\(1) => \mOutPtr_reg_n_0_[1]\,
      \mOutPtr_reg[1]\(0) => \mOutPtr_reg_n_0_[0]\
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ce_0,
      I3 => ce,
      I4 => \^dup3_data_stream_0_s_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__15_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_0\,
      Q => \^dup3_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^dup3_data_stream_0_s_full_n\,
      I3 => ap_rst_n,
      I4 => ce_0,
      I5 => ce,
      O => \internal_full_n_i_1__15_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_0\,
      Q => \^dup3_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => ce_0,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_10 is
  port (
    output_img_data_stre_2_full_n : out STD_LOGIC;
    output_img_data_stre_2_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXI_video_strm_V_data_V_1_sel_wr038_out : in STD_LOGIC;
    ce : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_10 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_10;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_10 is
  signal \internal_empty_n_i_1__18_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^output_img_data_stre_2_empty_n\ : STD_LOGIC;
  signal \^output_img_data_stre_2_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair200";
begin
  output_img_data_stre_2_empty_n <= \^output_img_data_stre_2_empty_n\;
  output_img_data_stre_2_full_n <= \^output_img_data_stre_2_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_13
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ce => ce
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I3 => ce,
      I4 => \^output_img_data_stre_2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__18_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_0\,
      Q => \^output_img_data_stre_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^output_img_data_stre_2_full_n\,
      I3 => ap_rst_n,
      I4 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I5 => ce,
      O => \internal_full_n_i_1__18_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_0\,
      Q => \^output_img_data_stre_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_11 is
  port (
    output_img_data_stre_full_n : out STD_LOGIC;
    output_img_data_stre_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    AXI_video_strm_V_data_V_1_sel_wr038_out : in STD_LOGIC;
    ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_11 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_11;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_11 is
  signal \internal_empty_n_i_1__16_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^output_img_data_stre_empty_n\ : STD_LOGIC;
  signal \^output_img_data_stre_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair201";
begin
  output_img_data_stre_empty_n <= \^output_img_data_stre_empty_n\;
  output_img_data_stre_full_n <= \^output_img_data_stre_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ce => ce
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I3 => ce,
      I4 => \^output_img_data_stre_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__16_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_0\,
      Q => \^output_img_data_stre_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^output_img_data_stre_full_n\,
      I3 => ap_rst_n,
      I4 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I5 => ce,
      O => \internal_full_n_i_1__20_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_0\,
      Q => \^output_img_data_stre_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_2 is
  port (
    img0_data_stream_0_s_full_n : out STD_LOGIC;
    img0_data_stream_0_s_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    ce_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_0\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_1\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_2\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_3\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_4\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_5\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_6\ : in STD_LOGIC;
    \tmp_55_reg_2747_reg[8]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_2 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_2;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_2 is
  signal \^img0_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^img0_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair193";
begin
  img0_data_stream_0_s_empty_n <= \^img0_data_stream_0_s_empty_n\;
  img0_data_stream_0_s_full_n <= \^img0_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_19
     port map (
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      ap_clk => ap_clk,
      ce => ce,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \tmp_55_reg_2747_reg[8]\ => \tmp_55_reg_2747_reg[8]\,
      \tmp_55_reg_2747_reg[8]_0\ => \tmp_55_reg_2747_reg[8]_0\,
      \tmp_55_reg_2747_reg[8]_1\ => \tmp_55_reg_2747_reg[8]_1\,
      \tmp_55_reg_2747_reg[8]_2\ => \tmp_55_reg_2747_reg[8]_2\,
      \tmp_55_reg_2747_reg[8]_3\ => \tmp_55_reg_2747_reg[8]_3\,
      \tmp_55_reg_2747_reg[8]_4\ => \tmp_55_reg_2747_reg[8]_4\,
      \tmp_55_reg_2747_reg[8]_5\ => \tmp_55_reg_2747_reg[8]_5\,
      \tmp_55_reg_2747_reg[8]_6\ => \tmp_55_reg_2747_reg[8]_6\,
      \tmp_55_reg_2747_reg[8]_7\ => \tmp_55_reg_2747_reg[8]_7\
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => ce_0,
      I3 => ce,
      I4 => \^img0_data_stream_0_s_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^img0_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^img0_data_stream_0_s_full_n\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => ce,
      I4 => ce_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__9_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^img0_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ce_0,
      I1 => ce,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ce,
      I2 => ce_0,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_4 is
  port (
    input_img_data_strea_1_full_n : out STD_LOGIC;
    input_img_data_strea_1_empty_n : out STD_LOGIC;
    p : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \tmp_28_i_reg_298_reg[0]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_4 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_4;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_4 is
  signal \^input_img_data_strea_1_empty_n\ : STD_LOGIC;
  signal \^input_img_data_strea_1_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair195";
begin
  input_img_data_strea_1_empty_n <= \^input_img_data_strea_1_empty_n\;
  input_img_data_strea_1_full_n <= \^input_img_data_strea_1_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_18
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg(0) => ap_enable_reg_pp1_iter1_reg(0),
      p(7 downto 0) => p(7 downto 0)
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD0000000000"
    )
        port map (
      I0 => \tmp_28_i_reg_298_reg[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => internal_empty_n4_out,
      I4 => \^input_img_data_strea_1_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^input_img_data_strea_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \^input_img_data_strea_1_full_n\,
      I4 => ap_rst_n,
      I5 => \tmp_28_i_reg_298_reg[0]\,
      O => \internal_full_n_i_1__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^input_img_data_strea_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_28_i_reg_298_reg[0]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_5 is
  port (
    input_img_data_strea_2_full_n : out STD_LOGIC;
    input_img_data_strea_2_empty_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \tmp_28_i_reg_298_reg[0]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_5 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_5;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_5 is
  signal \^input_img_data_strea_2_empty_n\ : STD_LOGIC;
  signal \^input_img_data_strea_2_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair196";
begin
  input_img_data_strea_2_empty_n <= \^input_img_data_strea_2_empty_n\;
  input_img_data_strea_2_full_n <= \^input_img_data_strea_2_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_17
     port map (
      B(7 downto 0) => B(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg(0) => ap_enable_reg_pp1_iter1_reg(0)
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD0000000000"
    )
        port map (
      I0 => \tmp_28_i_reg_298_reg[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => internal_empty_n4_out,
      I4 => \^input_img_data_strea_2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^input_img_data_strea_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \^input_img_data_strea_2_full_n\,
      I4 => ap_rst_n,
      I5 => \tmp_28_i_reg_298_reg[0]\,
      O => \internal_full_n_i_1__6_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^input_img_data_strea_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_28_i_reg_298_reg[0]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_6 is
  port (
    input_img_data_strea_full_n : out STD_LOGIC;
    input_img_data_strea_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n4_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \tmp_28_i_reg_298_reg[0]\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    \axi_data_V_1_i_reg_236_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_6 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_6;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_6 is
  signal \^input_img_data_strea_empty_n\ : STD_LOGIC;
  signal \^input_img_data_strea_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair197";
begin
  input_img_data_strea_empty_n <= \^input_img_data_strea_empty_n\;
  input_img_data_strea_full_n <= \^input_img_data_strea_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_16
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      \axi_data_V_1_i_reg_236_reg[7]\(7 downto 0) => \axi_data_V_1_i_reg_236_reg[7]\(7 downto 0)
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD0000000000"
    )
        port map (
      I0 => \tmp_28_i_reg_298_reg[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => internal_empty_n4_out,
      I4 => \^input_img_data_strea_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^input_img_data_strea_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_empty_n4_out,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \^input_img_data_strea_full_n\,
      I4 => ap_rst_n,
      I5 => \tmp_28_i_reg_298_reg[0]\,
      O => \internal_full_n_i_1__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^input_img_data_strea_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_28_i_reg_298_reg[0]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_8 is
  port (
    mid_img_data_stream_s_full_n : out STD_LOGIC;
    mid_img_data_stream_s_empty_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \tmp_s_reg_2511_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_8 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_8;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_8 is
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^mid_img_data_stream_s_empty_n\ : STD_LOGIC;
  signal \^mid_img_data_stream_s_full_n\ : STD_LOGIC;
begin
  mid_img_data_stream_s_empty_n <= \^mid_img_data_stream_s_empty_n\;
  mid_img_data_stream_s_full_n <= \^mid_img_data_stream_s_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_15
     port map (
      D(7 downto 0) => D(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      ap_clk => ap_clk,
      ce => ce,
      \mOutPtr_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg_n_0_[1]\,
      \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\ => \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\,
      ram_reg(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_4(7 downto 0),
      ram_reg_5(7 downto 0) => ram_reg_5(7 downto 0)
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF00000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => internal_empty_n_reg_0,
      I3 => ce,
      I4 => \^mid_img_data_stream_s_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^mid_img_data_stream_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAFFFFFFFFFF"
    )
        port map (
      I0 => \^mid_img_data_stream_s_full_n\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => ce,
      I4 => internal_empty_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__8_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^mid_img_data_stream_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => ce,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \tmp_s_reg_2511_reg[0]\,
      I3 => Q(0),
      I4 => \^mid_img_data_stream_s_empty_n\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => internal_empty_n_reg_0,
      I2 => ce,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_fifo_w8_d2_A_9 is
  port (
    output_img_data_stre_1_full_n : out STD_LOGIC;
    output_img_data_stre_1_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXI_video_strm_V_data_V_1_sel_wr038_out : in STD_LOGIC;
    ce : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_image_filter_1_0_fifo_w8_d2_A_9 : entity is "fifo_w8_d2_A";
end design_1_image_filter_1_0_fifo_w8_d2_A_9;

architecture STRUCTURE of design_1_image_filter_1_0_fifo_w8_d2_A_9 is
  signal \internal_empty_n_i_1__17_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^output_img_data_stre_1_empty_n\ : STD_LOGIC;
  signal \^output_img_data_stre_1_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair199";
begin
  output_img_data_stre_1_empty_n <= \^output_img_data_stre_1_empty_n\;
  output_img_data_stre_1_full_n <= \^output_img_data_stre_1_full_n\;
U_fifo_w8_d2_A_shiftReg: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_shiftReg_14
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      ce => ce
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I3 => ce,
      I4 => \^output_img_data_stre_1_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__17_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_0\,
      Q => \^output_img_data_stre_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0FFFFFFF0FF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^output_img_data_stre_1_full_n\,
      I3 => ap_rst_n,
      I4 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I5 => ce,
      O => \internal_full_n_i_1__19_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_0\,
      Q => \^output_img_data_stre_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => ce,
      I1 => AXI_video_strm_V_data_V_1_sel_wr038_out,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_image_filter_mac_cud is
  port (
    P : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone3_in : out STD_LOGIC;
    \r_V_1_reg_327_reg[29]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \r_V_1_reg_327_reg[29]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \^p\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_28_i_reg_298 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mid_img_data_stream_s_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg : in STD_LOGIC;
    tmp_28_i_reg_298_pp0_iter3_reg : in STD_LOGIC;
    input_img_data_strea_empty_n : in STD_LOGIC;
    input_img_data_strea_2_empty_n : in STD_LOGIC;
    input_img_data_strea_1_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    tmp_28_i_reg_298_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    tmp_75_fu_214_p3 : in STD_LOGIC
  );
end design_1_image_filter_1_0_image_filter_mac_cud;

architecture STRUCTURE of design_1_image_filter_1_0_image_filter_mac_cud is
begin
image_filter_mac_cud_DSP48_1_U: entity work.design_1_image_filter_1_0_image_filter_mac_cud_DSP48_1
     port map (
      E(0) => E(0),
      P(8 downto 0) => P(8 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[1][0]\ => \SRL_SIG_reg[1][0]\,
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4_reg => ap_enable_reg_pp0_iter4_reg,
      input_img_data_strea_1_empty_n => input_img_data_strea_1_empty_n,
      input_img_data_strea_2_empty_n => input_img_data_strea_2_empty_n,
      input_img_data_strea_empty_n => input_img_data_strea_empty_n,
      mid_img_data_stream_s_full_n => mid_img_data_stream_s_full_n,
      p_0(28 downto 0) => \^p\(28 downto 0),
      \r_V_1_reg_327_reg[29]\ => \r_V_1_reg_327_reg[29]\,
      \r_V_1_reg_327_reg[29]_0\ => \r_V_1_reg_327_reg[29]_0\,
      tmp_28_i_reg_298 => tmp_28_i_reg_298,
      tmp_28_i_reg_298_pp0_iter2_reg => tmp_28_i_reg_298_pp0_iter2_reg,
      tmp_28_i_reg_298_pp0_iter3_reg => tmp_28_i_reg_298_pp0_iter3_reg,
      tmp_75_fu_214_p3 => tmp_75_fu_214_p3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_image_filter_mac_dEe is
  port (
    p : out STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone3_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_28_i_reg_298_pp0_iter1_reg : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC
  );
end design_1_image_filter_1_0_image_filter_mac_dEe;

architecture STRUCTURE of design_1_image_filter_1_0_image_filter_mac_dEe is
begin
image_filter_mac_dEe_DSP48_2_U: entity work.design_1_image_filter_1_0_image_filter_mac_dEe_DSP48_2
     port map (
      B(7 downto 0) => B(7 downto 0),
      E(0) => E(0),
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      internal_full_n_reg => internal_full_n_reg,
      \out\(28 downto 0) => \out\(28 downto 0),
      p_0(28 downto 0) => p(28 downto 0),
      tmp_28_i_reg_298_pp0_iter1_reg => tmp_28_i_reg_298_pp0_iter1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_image_filter_mul_bkb is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_image_filter_1_0_image_filter_mul_bkb;

architecture STRUCTURE of design_1_image_filter_1_0_image_filter_mul_bkb is
begin
image_filter_mul_bkb_DSP48_0_U: entity work.design_1_image_filter_1_0_image_filter_mul_bkb_DSP48_0
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \out\(28 downto 0) => \out\(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_CvtColor is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n4_out : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    ce : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : in STD_LOGIC;
    input_img_cols_V_c19_empty_n : in STD_LOGIC;
    input_img_rows_V_c18_empty_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    start_for_CvtColor_U0_empty_n : in STD_LOGIC;
    start_for_Sobel_U0_full_n : in STD_LOGIC;
    mid_img_data_stream_s_full_n : in STD_LOGIC;
    input_img_data_strea_empty_n : in STD_LOGIC;
    input_img_data_strea_2_empty_n : in STD_LOGIC;
    input_img_data_strea_1_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_image_filter_1_0_CvtColor;

architecture STRUCTURE of design_1_image_filter_1_0_CvtColor is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm5_carry_i_1_n_0 : STD_LOGIC;
  signal ap_NS_fsm5_carry_i_2_n_0 : STD_LOGIC;
  signal ap_NS_fsm5_carry_i_3_n_0 : STD_LOGIC;
  signal ap_NS_fsm5_carry_i_4_n_0 : STD_LOGIC;
  signal ap_NS_fsm5_carry_n_3 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone3_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_0 : STD_LOGIC;
  signal i_fu_162_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_i_reg_131 : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_i_reg_131_reg_n_0_[8]\ : STD_LOGIC;
  signal i_reg_293 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_293[8]_i_2_n_0\ : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_0 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_1 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_11 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_12 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_13 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_2 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_3 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_4 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_5 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_6 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_7 : STD_LOGIC;
  signal image_filter_mac_cud_U18_n_8 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_0 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_1 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_10 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_11 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_12 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_13 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_14 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_15 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_16 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_17 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_18 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_19 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_2 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_20 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_21 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_22 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_23 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_24 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_25 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_26 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_27 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_28 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_3 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_4 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_5 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_6 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_7 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_8 : STD_LOGIC;
  signal image_filter_mac_dEe_U19_n_9 : STD_LOGIC;
  signal j_fu_177_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal j_i_reg_142 : STD_LOGIC;
  signal j_i_reg_1420 : STD_LOGIC;
  signal \j_i_reg_142[9]_i_4_n_0\ : STD_LOGIC;
  signal \j_i_reg_142_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal \j_i_reg_142_reg_n_0_[0]\ : STD_LOGIC;
  signal \j_i_reg_142_reg_n_0_[1]\ : STD_LOGIC;
  signal \j_i_reg_142_reg_n_0_[2]\ : STD_LOGIC;
  signal \j_i_reg_142_reg_n_0_[3]\ : STD_LOGIC;
  signal \j_i_reg_142_reg_n_0_[4]\ : STD_LOGIC;
  signal \j_i_reg_142_reg_n_0_[5]\ : STD_LOGIC;
  signal \^moutptr_reg[0]\ : STD_LOGIC;
  signal p_Val2_5_reg_332 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Val2_5_reg_3320 : STD_LOGIC;
  signal r_V_i_i_fu_255_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \start_once_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal tmp_28_i_fu_172_p2 : STD_LOGIC;
  signal tmp_28_i_reg_298 : STD_LOGIC;
  signal tmp_28_i_reg_2980 : STD_LOGIC;
  signal \tmp_28_i_reg_298[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_28_i_reg_298_pp0_iter1_reg : STD_LOGIC;
  signal \tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_28_i_reg_298_pp0_iter2_reg : STD_LOGIC;
  signal \tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_28_i_reg_298_pp0_iter3_reg : STD_LOGIC;
  signal \tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_75_fu_214_p3 : STD_LOGIC;
  signal tmp_78_reg_3070 : STD_LOGIC;
  signal \tmp_78_reg_307_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_78_reg_307_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_78_reg_307_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_78_reg_307_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_78_reg_307_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_78_reg_307_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_78_reg_307_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_78_reg_307_reg_n_0_[7]\ : STD_LOGIC;
  signal tmp_i_fu_157_p20_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_i_fu_157_p20_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_i_fu_157_p20_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_i_fu_157_p20_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_i_fu_157_p20_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_i_fu_157_p20_carry_n_2 : STD_LOGIC;
  signal tmp_i_fu_157_p20_carry_n_3 : STD_LOGIC;
  signal tmp_reg_337 : STD_LOGIC;
  signal NLW_ap_NS_fsm5_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ap_NS_fsm5_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_i_fu_157_p20_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_i_fu_157_p20_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair59";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \i_reg_293[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \i_reg_293[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \i_reg_293[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_reg_293[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_reg_293[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_reg_293[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \j_i_reg_142[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \j_i_reg_142[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \j_i_reg_142[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \j_i_reg_142[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \j_i_reg_142[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \j_i_reg_142[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \j_i_reg_142[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \j_i_reg_142[9]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp_28_i_reg_298[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1\ : label is "soft_lutpair61";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \mOutPtr_reg[0]\ <= \^moutptr_reg[0]\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
\SRL_SIG[0][0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2822FFFFFFFF2222"
    )
        port map (
      I0 => tmp_75_fu_214_p3,
      I1 => p_Val2_5_reg_332(7),
      I2 => \SRL_SIG[0][1]_i_2_n_0\,
      I3 => p_Val2_5_reg_332(1),
      I4 => tmp_reg_337,
      I5 => p_Val2_5_reg_332(0),
      O => \SRL_SIG_reg[0][7]\(0)
    );
\SRL_SIG[0][1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28FFFF22FF22FF22"
    )
        port map (
      I0 => tmp_75_fu_214_p3,
      I1 => p_Val2_5_reg_332(7),
      I2 => \SRL_SIG[0][1]_i_2_n_0\,
      I3 => p_Val2_5_reg_332(1),
      I4 => p_Val2_5_reg_332(0),
      I5 => tmp_reg_337,
      O => \SRL_SIG_reg[0][7]\(1)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_5_reg_332(6),
      I1 => p_Val2_5_reg_332(4),
      I2 => p_Val2_5_reg_332(5),
      I3 => p_Val2_5_reg_332(3),
      I4 => p_Val2_5_reg_332(2),
      O => \SRL_SIG[0][1]_i_2_n_0\
    );
\SRL_SIG[0][2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22222822FFFF"
    )
        port map (
      I0 => tmp_75_fu_214_p3,
      I1 => p_Val2_5_reg_332(7),
      I2 => \SRL_SIG[0][3]_i_2_n_0\,
      I3 => p_Val2_5_reg_332(3),
      I4 => p_Val2_5_reg_332(2),
      I5 => \SRL_SIG[0][3]_i_3_n_0\,
      O => \SRL_SIG_reg[0][7]\(2)
    );
\SRL_SIG[0][3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2228FFFF22FF22"
    )
        port map (
      I0 => tmp_75_fu_214_p3,
      I1 => p_Val2_5_reg_332(7),
      I2 => \SRL_SIG[0][3]_i_2_n_0\,
      I3 => p_Val2_5_reg_332(3),
      I4 => \SRL_SIG[0][3]_i_3_n_0\,
      I5 => p_Val2_5_reg_332(2),
      O => \SRL_SIG_reg[0][7]\(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_Val2_5_reg_332(5),
      I1 => p_Val2_5_reg_332(4),
      I2 => p_Val2_5_reg_332(6),
      O => \SRL_SIG[0][3]_i_2_n_0\
    );
\SRL_SIG[0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tmp_reg_337,
      I1 => p_Val2_5_reg_332(0),
      I2 => p_Val2_5_reg_332(1),
      O => \SRL_SIG[0][3]_i_3_n_0\
    );
\SRL_SIG[0][4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22228222FFFF"
    )
        port map (
      I0 => tmp_75_fu_214_p3,
      I1 => p_Val2_5_reg_332(7),
      I2 => p_Val2_5_reg_332(5),
      I3 => p_Val2_5_reg_332(6),
      I4 => p_Val2_5_reg_332(4),
      I5 => \SRL_SIG[0][7]_i_4_n_0\,
      O => \SRL_SIG_reg[0][7]\(4)
    );
\SRL_SIG[0][5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2282FFFF22FF22"
    )
        port map (
      I0 => tmp_75_fu_214_p3,
      I1 => p_Val2_5_reg_332(7),
      I2 => p_Val2_5_reg_332(6),
      I3 => p_Val2_5_reg_332(5),
      I4 => \SRL_SIG[0][7]_i_4_n_0\,
      I5 => p_Val2_5_reg_332(4),
      O => \SRL_SIG_reg[0][7]\(5)
    );
\SRL_SIG[0][6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F28FF2F2F2F2F2F2"
    )
        port map (
      I0 => tmp_75_fu_214_p3,
      I1 => p_Val2_5_reg_332(7),
      I2 => p_Val2_5_reg_332(6),
      I3 => \SRL_SIG[0][7]_i_4_n_0\,
      I4 => p_Val2_5_reg_332(5),
      I5 => p_Val2_5_reg_332(4),
      O => \SRL_SIG_reg[0][7]\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => image_filter_mac_cud_U18_n_12,
      I1 => mid_img_data_stream_s_full_n,
      I2 => tmp_28_i_reg_298_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4_reg_n_0,
      O => ce
    );
\SRL_SIG[0][7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA6AAA"
    )
        port map (
      I0 => p_Val2_5_reg_332(7),
      I1 => p_Val2_5_reg_332(6),
      I2 => p_Val2_5_reg_332(4),
      I3 => p_Val2_5_reg_332(5),
      I4 => \SRL_SIG[0][7]_i_4_n_0\,
      I5 => tmp_75_fu_214_p3,
      O => \SRL_SIG_reg[0][7]\(7)
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_5_reg_332(3),
      I1 => p_Val2_5_reg_332(2),
      I2 => p_Val2_5_reg_332(1),
      I3 => p_Val2_5_reg_332(0),
      I4 => tmp_reg_337,
      O => \SRL_SIG[0][7]_i_4_n_0\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => input_img_cols_V_c19_empty_n,
      I3 => input_img_rows_V_c18_empty_n,
      I4 => internal_empty_n_reg_0,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \^moutptr_reg[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm[3]_i_2_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2_n_0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAAAAFFEFFFEF"
    )
        port map (
      I0 => image_filter_mac_cud_U18_n_11,
      I1 => tmp_28_i_fu_172_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_enable_reg_pp0_iter4_reg_n_0,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
ap_NS_fsm5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_ap_NS_fsm5_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_28_i_fu_172_p2,
      CO(0) => ap_NS_fsm5_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => ap_NS_fsm5_carry_i_1_n_0,
      DI(0) => ap_NS_fsm5_carry_i_2_n_0,
      O(3 downto 0) => NLW_ap_NS_fsm5_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => ap_NS_fsm5_carry_i_3_n_0,
      S(0) => ap_NS_fsm5_carry_i_4_n_0
    );
ap_NS_fsm5_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_142_reg__0\(9),
      O => ap_NS_fsm5_carry_i_1_n_0
    );
ap_NS_fsm5_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_142_reg__0\(7),
      O => ap_NS_fsm5_carry_i_2_n_0
    );
ap_NS_fsm5_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \j_i_reg_142_reg__0\(9),
      I1 => \j_i_reg_142_reg__0\(8),
      O => ap_NS_fsm5_carry_i_3_n_0
    );
ap_NS_fsm5_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \j_i_reg_142_reg__0\(7),
      I1 => \j_i_reg_142_reg__0\(6),
      O => ap_NS_fsm5_carry_i_4_n_0
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD00000000000"
    )
        port map (
      I0 => tmp_28_i_reg_2980,
      I1 => tmp_28_i_fu_172_p2,
      I2 => \^co\(0),
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => image_filter_mac_cud_U18_n_11,
      O => tmp_28_i_reg_2980
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => tmp_28_i_fu_172_p2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => image_filter_mac_cud_U18_n_11,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => image_filter_mac_cud_U18_n_11,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => image_filter_mac_cud_U18_n_11,
      I2 => ap_enable_reg_pp0_iter3,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => ap_enable_reg_pp0_iter4_reg_n_0,
      I3 => image_filter_mac_cud_U18_n_11,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => ap_enable_reg_pp0_iter4_reg_n_0,
      R => '0'
    );
\i_i_reg_131[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^moutptr_reg[0]\,
      I1 => ap_CS_fsm_state8,
      O => i_i_reg_131
    );
\i_i_reg_131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(0),
      Q => \i_i_reg_131_reg_n_0_[0]\,
      R => i_i_reg_131
    );
\i_i_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(1),
      Q => \i_i_reg_131_reg_n_0_[1]\,
      R => i_i_reg_131
    );
\i_i_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(2),
      Q => \i_i_reg_131_reg_n_0_[2]\,
      R => i_i_reg_131
    );
\i_i_reg_131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(3),
      Q => \i_i_reg_131_reg_n_0_[3]\,
      R => i_i_reg_131
    );
\i_i_reg_131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(4),
      Q => \i_i_reg_131_reg_n_0_[4]\,
      R => i_i_reg_131
    );
\i_i_reg_131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(5),
      Q => \i_i_reg_131_reg_n_0_[5]\,
      R => i_i_reg_131
    );
\i_i_reg_131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(6),
      Q => \i_i_reg_131_reg_n_0_[6]\,
      R => i_i_reg_131
    );
\i_i_reg_131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(7),
      Q => \i_i_reg_131_reg_n_0_[7]\,
      R => i_i_reg_131
    );
\i_i_reg_131_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_reg_293(8),
      Q => \i_i_reg_131_reg_n_0_[8]\,
      R => i_i_reg_131
    );
\i_reg_293[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[0]\,
      O => i_fu_162_p2(0)
    );
\i_reg_293[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[0]\,
      I1 => \i_i_reg_131_reg_n_0_[1]\,
      O => i_fu_162_p2(1)
    );
\i_reg_293[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[2]\,
      I1 => \i_i_reg_131_reg_n_0_[1]\,
      I2 => \i_i_reg_131_reg_n_0_[0]\,
      O => i_fu_162_p2(2)
    );
\i_reg_293[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[3]\,
      I1 => \i_i_reg_131_reg_n_0_[0]\,
      I2 => \i_i_reg_131_reg_n_0_[1]\,
      I3 => \i_i_reg_131_reg_n_0_[2]\,
      O => i_fu_162_p2(3)
    );
\i_reg_293[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[4]\,
      I1 => \i_i_reg_131_reg_n_0_[2]\,
      I2 => \i_i_reg_131_reg_n_0_[1]\,
      I3 => \i_i_reg_131_reg_n_0_[0]\,
      I4 => \i_i_reg_131_reg_n_0_[3]\,
      O => i_fu_162_p2(4)
    );
\i_reg_293[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[5]\,
      I1 => \i_i_reg_131_reg_n_0_[3]\,
      I2 => \i_i_reg_131_reg_n_0_[0]\,
      I3 => \i_i_reg_131_reg_n_0_[1]\,
      I4 => \i_i_reg_131_reg_n_0_[2]\,
      I5 => \i_i_reg_131_reg_n_0_[4]\,
      O => i_fu_162_p2(5)
    );
\i_reg_293[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[6]\,
      I1 => \i_reg_293[8]_i_2_n_0\,
      O => i_fu_162_p2(6)
    );
\i_reg_293[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[7]\,
      I1 => \i_reg_293[8]_i_2_n_0\,
      I2 => \i_i_reg_131_reg_n_0_[6]\,
      O => i_fu_162_p2(7)
    );
\i_reg_293[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[8]\,
      I1 => \i_i_reg_131_reg_n_0_[6]\,
      I2 => \i_i_reg_131_reg_n_0_[7]\,
      I3 => \i_reg_293[8]_i_2_n_0\,
      O => i_fu_162_p2(8)
    );
\i_reg_293[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[3]\,
      I1 => \i_i_reg_131_reg_n_0_[0]\,
      I2 => \i_i_reg_131_reg_n_0_[1]\,
      I3 => \i_i_reg_131_reg_n_0_[2]\,
      I4 => \i_i_reg_131_reg_n_0_[4]\,
      I5 => \i_i_reg_131_reg_n_0_[5]\,
      O => \i_reg_293[8]_i_2_n_0\
    );
\i_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(0),
      Q => i_reg_293(0),
      R => '0'
    );
\i_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(1),
      Q => i_reg_293(1),
      R => '0'
    );
\i_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(2),
      Q => i_reg_293(2),
      R => '0'
    );
\i_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(3),
      Q => i_reg_293(3),
      R => '0'
    );
\i_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(4),
      Q => i_reg_293(4),
      R => '0'
    );
\i_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(5),
      Q => i_reg_293(5),
      R => '0'
    );
\i_reg_293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(6),
      Q => i_reg_293(6),
      R => '0'
    );
\i_reg_293_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(7),
      Q => i_reg_293(7),
      R => '0'
    );
\i_reg_293_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_162_p2(8),
      Q => i_reg_293(8),
      R => '0'
    );
image_filter_mac_cud_U18: entity work.design_1_image_filter_1_0_image_filter_mac_cud
     port map (
      E(0) => tmp_78_reg_3070,
      P(8) => image_filter_mac_cud_U18_n_0,
      P(7) => image_filter_mac_cud_U18_n_1,
      P(6) => image_filter_mac_cud_U18_n_2,
      P(5) => image_filter_mac_cud_U18_n_3,
      P(4) => image_filter_mac_cud_U18_n_4,
      P(3) => image_filter_mac_cud_U18_n_5,
      P(2) => image_filter_mac_cud_U18_n_6,
      P(1) => image_filter_mac_cud_U18_n_7,
      P(0) => image_filter_mac_cud_U18_n_8,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0][7]_0\(7 downto 0),
      \SRL_SIG_reg[1][0]\ => image_filter_mac_cud_U18_n_12,
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4_reg => ap_enable_reg_pp0_iter4_reg_n_0,
      input_img_data_strea_1_empty_n => input_img_data_strea_1_empty_n,
      input_img_data_strea_2_empty_n => input_img_data_strea_2_empty_n,
      input_img_data_strea_empty_n => input_img_data_strea_empty_n,
      mid_img_data_stream_s_full_n => mid_img_data_stream_s_full_n,
      \^p\(28) => image_filter_mac_dEe_U19_n_0,
      \^p\(27) => image_filter_mac_dEe_U19_n_1,
      \^p\(26) => image_filter_mac_dEe_U19_n_2,
      \^p\(25) => image_filter_mac_dEe_U19_n_3,
      \^p\(24) => image_filter_mac_dEe_U19_n_4,
      \^p\(23) => image_filter_mac_dEe_U19_n_5,
      \^p\(22) => image_filter_mac_dEe_U19_n_6,
      \^p\(21) => image_filter_mac_dEe_U19_n_7,
      \^p\(20) => image_filter_mac_dEe_U19_n_8,
      \^p\(19) => image_filter_mac_dEe_U19_n_9,
      \^p\(18) => image_filter_mac_dEe_U19_n_10,
      \^p\(17) => image_filter_mac_dEe_U19_n_11,
      \^p\(16) => image_filter_mac_dEe_U19_n_12,
      \^p\(15) => image_filter_mac_dEe_U19_n_13,
      \^p\(14) => image_filter_mac_dEe_U19_n_14,
      \^p\(13) => image_filter_mac_dEe_U19_n_15,
      \^p\(12) => image_filter_mac_dEe_U19_n_16,
      \^p\(11) => image_filter_mac_dEe_U19_n_17,
      \^p\(10) => image_filter_mac_dEe_U19_n_18,
      \^p\(9) => image_filter_mac_dEe_U19_n_19,
      \^p\(8) => image_filter_mac_dEe_U19_n_20,
      \^p\(7) => image_filter_mac_dEe_U19_n_21,
      \^p\(6) => image_filter_mac_dEe_U19_n_22,
      \^p\(5) => image_filter_mac_dEe_U19_n_23,
      \^p\(4) => image_filter_mac_dEe_U19_n_24,
      \^p\(3) => image_filter_mac_dEe_U19_n_25,
      \^p\(2) => image_filter_mac_dEe_U19_n_26,
      \^p\(1) => image_filter_mac_dEe_U19_n_27,
      \^p\(0) => image_filter_mac_dEe_U19_n_28,
      \r_V_1_reg_327_reg[29]\ => image_filter_mac_cud_U18_n_11,
      \r_V_1_reg_327_reg[29]_0\ => image_filter_mac_cud_U18_n_13,
      tmp_28_i_reg_298 => tmp_28_i_reg_298,
      tmp_28_i_reg_298_pp0_iter2_reg => tmp_28_i_reg_298_pp0_iter2_reg,
      tmp_28_i_reg_298_pp0_iter3_reg => tmp_28_i_reg_298_pp0_iter3_reg,
      tmp_75_fu_214_p3 => tmp_75_fu_214_p3
    );
image_filter_mac_dEe_U19: entity work.design_1_image_filter_1_0_image_filter_mac_dEe
     port map (
      B(7 downto 0) => B(7 downto 0),
      E(0) => tmp_78_reg_3070,
      ap_block_pp0_stage0_subdone3_in => ap_block_pp0_stage0_subdone3_in,
      ap_clk => ap_clk,
      internal_full_n_reg => image_filter_mac_cud_U18_n_11,
      \out\(28 downto 0) => r_V_i_i_fu_255_p2(28 downto 0),
      p(28) => image_filter_mac_dEe_U19_n_0,
      p(27) => image_filter_mac_dEe_U19_n_1,
      p(26) => image_filter_mac_dEe_U19_n_2,
      p(25) => image_filter_mac_dEe_U19_n_3,
      p(24) => image_filter_mac_dEe_U19_n_4,
      p(23) => image_filter_mac_dEe_U19_n_5,
      p(22) => image_filter_mac_dEe_U19_n_6,
      p(21) => image_filter_mac_dEe_U19_n_7,
      p(20) => image_filter_mac_dEe_U19_n_8,
      p(19) => image_filter_mac_dEe_U19_n_9,
      p(18) => image_filter_mac_dEe_U19_n_10,
      p(17) => image_filter_mac_dEe_U19_n_11,
      p(16) => image_filter_mac_dEe_U19_n_12,
      p(15) => image_filter_mac_dEe_U19_n_13,
      p(14) => image_filter_mac_dEe_U19_n_14,
      p(13) => image_filter_mac_dEe_U19_n_15,
      p(12) => image_filter_mac_dEe_U19_n_16,
      p(11) => image_filter_mac_dEe_U19_n_17,
      p(10) => image_filter_mac_dEe_U19_n_18,
      p(9) => image_filter_mac_dEe_U19_n_19,
      p(8) => image_filter_mac_dEe_U19_n_20,
      p(7) => image_filter_mac_dEe_U19_n_21,
      p(6) => image_filter_mac_dEe_U19_n_22,
      p(5) => image_filter_mac_dEe_U19_n_23,
      p(4) => image_filter_mac_dEe_U19_n_24,
      p(3) => image_filter_mac_dEe_U19_n_25,
      p(2) => image_filter_mac_dEe_U19_n_26,
      p(1) => image_filter_mac_dEe_U19_n_27,
      p(0) => image_filter_mac_dEe_U19_n_28,
      tmp_28_i_reg_298_pp0_iter1_reg => tmp_28_i_reg_298_pp0_iter1_reg
    );
image_filter_mul_bkb_U17: entity work.design_1_image_filter_1_0_image_filter_mul_bkb
     port map (
      Q(7) => \tmp_78_reg_307_reg_n_0_[7]\,
      Q(6) => \tmp_78_reg_307_reg_n_0_[6]\,
      Q(5) => \tmp_78_reg_307_reg_n_0_[5]\,
      Q(4) => \tmp_78_reg_307_reg_n_0_[4]\,
      Q(3) => \tmp_78_reg_307_reg_n_0_[3]\,
      Q(2) => \tmp_78_reg_307_reg_n_0_[2]\,
      Q(1) => \tmp_78_reg_307_reg_n_0_[1]\,
      Q(0) => \tmp_78_reg_307_reg_n_0_[0]\,
      \out\(28 downto 0) => r_V_i_i_fu_255_p2(28 downto 0)
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => internal_empty_n_reg
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg,
      I1 => tmp_28_i_reg_298,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => image_filter_mac_cud_U18_n_11,
      O => internal_empty_n4_out
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => start_for_CvtColor_U0_empty_n,
      I1 => \^co\(0),
      I2 => \^q\(1),
      O => internal_full_n_reg_0
    );
\j_i_reg_142[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_142_reg_n_0_[0]\,
      O => j_fu_177_p2(0)
    );
\j_i_reg_142[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_142_reg_n_0_[0]\,
      I1 => \j_i_reg_142_reg_n_0_[1]\,
      O => j_fu_177_p2(1)
    );
\j_i_reg_142[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_142_reg_n_0_[2]\,
      I1 => \j_i_reg_142_reg_n_0_[1]\,
      I2 => \j_i_reg_142_reg_n_0_[0]\,
      O => j_fu_177_p2(2)
    );
\j_i_reg_142[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_142_reg_n_0_[3]\,
      I1 => \j_i_reg_142_reg_n_0_[0]\,
      I2 => \j_i_reg_142_reg_n_0_[1]\,
      I3 => \j_i_reg_142_reg_n_0_[2]\,
      O => j_fu_177_p2(3)
    );
\j_i_reg_142[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_142_reg_n_0_[4]\,
      I1 => \j_i_reg_142_reg_n_0_[2]\,
      I2 => \j_i_reg_142_reg_n_0_[1]\,
      I3 => \j_i_reg_142_reg_n_0_[0]\,
      I4 => \j_i_reg_142_reg_n_0_[3]\,
      O => j_fu_177_p2(4)
    );
\j_i_reg_142[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_i_reg_142_reg_n_0_[5]\,
      I1 => \j_i_reg_142_reg_n_0_[3]\,
      I2 => \j_i_reg_142_reg_n_0_[0]\,
      I3 => \j_i_reg_142_reg_n_0_[1]\,
      I4 => \j_i_reg_142_reg_n_0_[2]\,
      I5 => \j_i_reg_142_reg_n_0_[4]\,
      O => j_fu_177_p2(5)
    );
\j_i_reg_142[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_142_reg__0\(6),
      I1 => \j_i_reg_142[9]_i_4_n_0\,
      O => j_fu_177_p2(6)
    );
\j_i_reg_142[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_142_reg__0\(7),
      I1 => \j_i_reg_142[9]_i_4_n_0\,
      I2 => \j_i_reg_142_reg__0\(6),
      O => j_fu_177_p2(7)
    );
\j_i_reg_142[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_142_reg__0\(8),
      I1 => \j_i_reg_142_reg__0\(7),
      I2 => \j_i_reg_142_reg__0\(6),
      I3 => \j_i_reg_142[9]_i_4_n_0\,
      O => j_fu_177_p2(8)
    );
\j_i_reg_142[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => image_filter_mac_cud_U18_n_11,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_28_i_fu_172_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => j_i_reg_142
    );
\j_i_reg_142[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => image_filter_mac_cud_U18_n_11,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_28_i_fu_172_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => j_i_reg_1420
    );
\j_i_reg_142[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_142_reg__0\(9),
      I1 => \j_i_reg_142[9]_i_4_n_0\,
      I2 => \j_i_reg_142_reg__0\(6),
      I3 => \j_i_reg_142_reg__0\(7),
      I4 => \j_i_reg_142_reg__0\(8),
      O => j_fu_177_p2(9)
    );
\j_i_reg_142[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_i_reg_142_reg_n_0_[5]\,
      I1 => \j_i_reg_142_reg_n_0_[3]\,
      I2 => \j_i_reg_142_reg_n_0_[0]\,
      I3 => \j_i_reg_142_reg_n_0_[1]\,
      I4 => \j_i_reg_142_reg_n_0_[2]\,
      I5 => \j_i_reg_142_reg_n_0_[4]\,
      O => \j_i_reg_142[9]_i_4_n_0\
    );
\j_i_reg_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(0),
      Q => \j_i_reg_142_reg_n_0_[0]\,
      R => j_i_reg_142
    );
\j_i_reg_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(1),
      Q => \j_i_reg_142_reg_n_0_[1]\,
      R => j_i_reg_142
    );
\j_i_reg_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(2),
      Q => \j_i_reg_142_reg_n_0_[2]\,
      R => j_i_reg_142
    );
\j_i_reg_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(3),
      Q => \j_i_reg_142_reg_n_0_[3]\,
      R => j_i_reg_142
    );
\j_i_reg_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(4),
      Q => \j_i_reg_142_reg_n_0_[4]\,
      R => j_i_reg_142
    );
\j_i_reg_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(5),
      Q => \j_i_reg_142_reg_n_0_[5]\,
      R => j_i_reg_142
    );
\j_i_reg_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(6),
      Q => \j_i_reg_142_reg__0\(6),
      R => j_i_reg_142
    );
\j_i_reg_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(7),
      Q => \j_i_reg_142_reg__0\(7),
      R => j_i_reg_142
    );
\j_i_reg_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(8),
      Q => \j_i_reg_142_reg__0\(8),
      R => j_i_reg_142
    );
\j_i_reg_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1420,
      D => j_fu_177_p2(9),
      Q => \j_i_reg_142_reg__0\(9),
      R => j_i_reg_142
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^moutptr_reg[0]\,
      I1 => \ap_CS_fsm_reg[0]_0\,
      O => E(0)
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg,
      I1 => tmp_28_i_reg_298,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => image_filter_mac_cud_U18_n_11,
      O => \mOutPtr_reg[0]_0\(0)
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => start_for_CvtColor_U0_empty_n,
      I2 => start_for_Sobel_U0_full_n,
      I3 => \^start_once_reg_reg_0\,
      I4 => input_img_rows_V_c18_empty_n,
      I5 => input_img_cols_V_c19_empty_n,
      O => \^moutptr_reg[0]\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => tmp_28_i_reg_298,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => image_filter_mac_cud_U18_n_11,
      I4 => ap_enable_reg_pp1_iter1_reg,
      O => internal_full_n_reg
    );
\p_Val2_5_reg_332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_7,
      Q => p_Val2_5_reg_332(0),
      R => '0'
    );
\p_Val2_5_reg_332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_6,
      Q => p_Val2_5_reg_332(1),
      R => '0'
    );
\p_Val2_5_reg_332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_5,
      Q => p_Val2_5_reg_332(2),
      R => '0'
    );
\p_Val2_5_reg_332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_4,
      Q => p_Val2_5_reg_332(3),
      R => '0'
    );
\p_Val2_5_reg_332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_3,
      Q => p_Val2_5_reg_332(4),
      R => '0'
    );
\p_Val2_5_reg_332_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_2,
      Q => p_Val2_5_reg_332(5),
      R => '0'
    );
\p_Val2_5_reg_332_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_1,
      Q => p_Val2_5_reg_332(6),
      R => '0'
    );
\p_Val2_5_reg_332_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_0,
      Q => p_Val2_5_reg_332(7),
      R => '0'
    );
\r_V_1_reg_327_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_mac_cud_U18_n_13,
      Q => tmp_75_fu_214_p3,
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB0B0B0"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => \^start_once_reg_reg_0\,
      I3 => start_for_Sobel_U0_full_n,
      I4 => start_for_CvtColor_U0_empty_n,
      O => \start_once_reg_i_1__0_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_0\,
      Q => \^start_once_reg_reg_0\,
      R => ap_rst
    );
\tmp_28_i_reg_298[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_28_i_fu_172_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => image_filter_mac_cud_U18_n_11,
      I3 => tmp_28_i_reg_298,
      O => \tmp_28_i_reg_298[0]_i_1_n_0\
    );
\tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_28_i_reg_298,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => image_filter_mac_cud_U18_n_11,
      I3 => tmp_28_i_reg_298_pp0_iter1_reg,
      O => \tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1_n_0\
    );
\tmp_28_i_reg_298_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_28_i_reg_298_pp0_iter1_reg[0]_i_1_n_0\,
      Q => tmp_28_i_reg_298_pp0_iter1_reg,
      R => '0'
    );
\tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => tmp_28_i_reg_298_pp0_iter1_reg,
      I1 => image_filter_mac_cud_U18_n_11,
      I2 => tmp_28_i_reg_298_pp0_iter2_reg,
      O => \tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1_n_0\
    );
\tmp_28_i_reg_298_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_28_i_reg_298_pp0_iter2_reg[0]_i_1_n_0\,
      Q => tmp_28_i_reg_298_pp0_iter2_reg,
      R => '0'
    );
\tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => tmp_28_i_reg_298_pp0_iter2_reg,
      I1 => image_filter_mac_cud_U18_n_11,
      I2 => tmp_28_i_reg_298_pp0_iter3_reg,
      O => \tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1_n_0\
    );
\tmp_28_i_reg_298_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_28_i_reg_298_pp0_iter3_reg[0]_i_1_n_0\,
      Q => tmp_28_i_reg_298_pp0_iter3_reg,
      R => '0'
    );
\tmp_28_i_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_28_i_reg_298[0]_i_1_n_0\,
      Q => tmp_28_i_reg_298,
      R => '0'
    );
\tmp_78_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_78_reg_3070,
      D => D(0),
      Q => \tmp_78_reg_307_reg_n_0_[0]\,
      R => '0'
    );
\tmp_78_reg_307_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_78_reg_3070,
      D => D(1),
      Q => \tmp_78_reg_307_reg_n_0_[1]\,
      R => '0'
    );
\tmp_78_reg_307_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_78_reg_3070,
      D => D(2),
      Q => \tmp_78_reg_307_reg_n_0_[2]\,
      R => '0'
    );
\tmp_78_reg_307_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_78_reg_3070,
      D => D(3),
      Q => \tmp_78_reg_307_reg_n_0_[3]\,
      R => '0'
    );
\tmp_78_reg_307_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_78_reg_3070,
      D => D(4),
      Q => \tmp_78_reg_307_reg_n_0_[4]\,
      R => '0'
    );
\tmp_78_reg_307_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_78_reg_3070,
      D => D(5),
      Q => \tmp_78_reg_307_reg_n_0_[5]\,
      R => '0'
    );
\tmp_78_reg_307_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_78_reg_3070,
      D => D(6),
      Q => \tmp_78_reg_307_reg_n_0_[6]\,
      R => '0'
    );
\tmp_78_reg_307_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_78_reg_3070,
      D => D(7),
      Q => \tmp_78_reg_307_reg_n_0_[7]\,
      R => '0'
    );
tmp_i_fu_157_p20_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_tmp_i_fu_157_p20_carry_CO_UNCONNECTED(3),
      CO(2) => \^co\(0),
      CO(1) => tmp_i_fu_157_p20_carry_n_2,
      CO(0) => tmp_i_fu_157_p20_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp_i_fu_157_p20_carry_i_1_n_0,
      DI(1) => tmp_i_fu_157_p20_carry_i_2_n_0,
      DI(0) => tmp_i_fu_157_p20_carry_i_3_n_0,
      O(3 downto 0) => NLW_tmp_i_fu_157_p20_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \i_i_reg_131_reg_n_0_[8]\,
      S(1) => tmp_i_fu_157_p20_carry_i_4_n_0,
      S(0) => tmp_i_fu_157_p20_carry_i_5_n_0
    );
tmp_i_fu_157_p20_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[8]\,
      O => tmp_i_fu_157_p20_carry_i_1_n_0
    );
tmp_i_fu_157_p20_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[7]\,
      I1 => \i_i_reg_131_reg_n_0_[6]\,
      O => tmp_i_fu_157_p20_carry_i_2_n_0
    );
tmp_i_fu_157_p20_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[5]\,
      O => tmp_i_fu_157_p20_carry_i_3_n_0
    );
tmp_i_fu_157_p20_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[6]\,
      I1 => \i_i_reg_131_reg_n_0_[7]\,
      O => tmp_i_fu_157_p20_carry_i_4_n_0
    );
tmp_i_fu_157_p20_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i_i_reg_131_reg_n_0_[5]\,
      I1 => \i_i_reg_131_reg_n_0_[4]\,
      O => tmp_i_fu_157_p20_carry_i_5_n_0
    );
\tmp_reg_337[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_28_i_reg_298_pp0_iter2_reg,
      I1 => image_filter_mac_cud_U18_n_11,
      O => p_Val2_5_reg_3320
    );
\tmp_reg_337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_5_reg_3320,
      D => image_filter_mac_cud_U18_n_8,
      Q => tmp_reg_337,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Filter2D is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_5_fu_252_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_10_fu_272_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_14_fu_288_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    grp_Filter2D_fu_18_ap_start_reg_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_Filter2D_fu_18_ap_start_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mid_img_data_stream_s_empty_n : in STD_LOGIC;
    img0_data_stream_0_s_full_n : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    start_for_Duplicate77_U0_full_n : in STD_LOGIC;
    start_for_Sobel_U0_empty_n : in STD_LOGIC
  );
end design_1_image_filter_1_0_Filter2D;

architecture STRUCTURE of design_1_image_filter_1_0_Filter2D is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG[0][7]_i_4__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone0_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_n_0 : STD_LOGIC;
  signal brmerge_fu_1020_p2 : STD_LOGIC;
  signal brmerge_reg_2585 : STD_LOGIC;
  signal brmerge_reg_25850 : STD_LOGIC;
  signal \brmerge_reg_2585[0]_i_2_n_0\ : STD_LOGIC;
  signal brmerge_reg_2585_pp0_iter1_reg : STD_LOGIC;
  signal brmerge_reg_2585_pp0_iter1_reg0 : STD_LOGIC;
  signal \^ce\ : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal ce1 : STD_LOGIC;
  signal ce12_out : STD_LOGIC;
  signal din0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal din4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_fu_880_p2 : STD_LOGIC;
  signal exitcond388_i_reg_2562 : STD_LOGIC;
  signal \exitcond388_i_reg_2562[0]_i_2_n_0\ : STD_LOGIC;
  signal \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond388_i_reg_2562_pp0_iter2_reg : STD_LOGIC;
  signal exitcond388_i_reg_2562_pp0_iter3_reg : STD_LOGIC;
  signal grp_Filter2D_fu_18_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal i_V_fu_436_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_V_reg_2497 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_V_reg_2497[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_2497[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_2497[8]_i_2_n_0\ : STD_LOGIC;
  signal isneg_reg_2736 : STD_LOGIC;
  signal isneg_reg_27360 : STD_LOGIC;
  signal j_V_fu_886_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal k_buf_0_val_5_U_n_16 : STD_LOGIC;
  signal k_buf_0_val_5_U_n_17 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_25980 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_22 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_23 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_26 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_27 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_30 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_31 : STD_LOGIC;
  signal k_buf_0_val_6_U_n_32 : STD_LOGIC;
  signal k_buf_0_val_7_U_n_18 : STD_LOGIC;
  signal k_buf_0_val_7_U_n_19 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_28 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_29 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_34 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_35 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_36 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_41 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_42 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_43 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_45 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_46 : STD_LOGIC;
  signal k_buf_0_val_8_U_n_47 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_10 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_11 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_2 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_20 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_21 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_24 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_25 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_30 : STD_LOGIC;
  signal k_buf_0_val_9_U_n_31 : STD_LOGIC;
  signal k_buf_0_val_9_addr_reg_2622 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \mOutPtr[1]_i_3__2_n_0\ : STD_LOGIC;
  signal or_cond_i_fu_1025_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_2571 : STD_LOGIC;
  signal \or_cond_i_i_reg_2571[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond_i_i_reg_2571[0]_i_4_n_0\ : STD_LOGIC;
  signal or_cond_i_i_reg_2571_pp0_iter1_reg : STD_LOGIC;
  signal or_cond_i_reg_2594 : STD_LOGIC;
  signal \or_cond_i_reg_2594[0]_i_2_n_0\ : STD_LOGIC;
  signal or_cond_i_reg_2594_pp0_iter1_reg : STD_LOGIC;
  signal or_cond_i_reg_2594_pp0_iter2_reg : STD_LOGIC;
  signal or_cond_i_reg_2594_pp0_iter3_reg : STD_LOGIC;
  signal or_cond_i_reg_2594_pp0_iter4_reg : STD_LOGIC;
  signal or_cond_i_reg_2594_pp0_iter5_reg : STD_LOGIC;
  signal p_0_in9_out : STD_LOGIC;
  signal p_Val2_10_0_4_fu_1475_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_Val2_10_0_4_fu_1475_p2__0\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_10_0_4_fu_1475_p2__1_carry_n_3\ : STD_LOGIC;
  signal p_Val2_10_1_4_fu_1658_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_10_1_4_fu_1658_p2__1_carry_n_3\ : STD_LOGIC;
  signal p_Val2_10_1_fu_1507_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \p_Val2_10_1_fu_1507_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_10_1_fu_1507_p2_carry__1_n_3\ : STD_LOGIC;
  signal p_Val2_10_1_fu_1507_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_Val2_10_1_fu_1507_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_Val2_10_1_fu_1507_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_Val2_10_1_fu_1507_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_10_1_fu_1507_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_10_1_fu_1507_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_10_1_fu_1507_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_10_1_reg_2661 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_Val2_10_1_reg_26610 : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_4\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_5\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_6\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_7\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_4\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_5\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_6\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_7\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry__2_n_7\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_n_4\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_n_5\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2__34_carry_n_6\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_10_2_2_fu_1746_p2_carry__1_n_3\ : STD_LOGIC;
  signal p_Val2_10_2_2_fu_1746_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_Val2_10_2_2_fu_1746_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_Val2_10_2_2_fu_1746_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_Val2_10_2_2_fu_1746_p2_carry_i_4_n_0 : STD_LOGIC;
  signal p_Val2_10_2_2_fu_1746_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_10_2_2_fu_1746_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_10_2_2_fu_1746_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_10_2_2_fu_1746_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_10_2_2_reg_2676 : STD_LOGIC_VECTOR ( 14 downto 8 );
  signal p_Val2_10_2_2_reg_26760 : STD_LOGIC;
  signal p_Val2_10_2_3_fu_2142_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \p_Val2_10_2_3_fu_2142_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_10_2_3_fu_2142_p2_carry__2_n_3\ : STD_LOGIC;
  signal p_Val2_10_2_3_fu_2142_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_Val2_10_2_3_fu_2142_p2_carry_i_2_n_0 : STD_LOGIC;
  signal p_Val2_10_2_3_fu_2142_p2_carry_i_3_n_0 : STD_LOGIC;
  signal p_Val2_10_2_3_fu_2142_p2_carry_n_0 : STD_LOGIC;
  signal p_Val2_10_2_3_fu_2142_p2_carry_n_1 : STD_LOGIC;
  signal p_Val2_10_2_3_fu_2142_p2_carry_n_2 : STD_LOGIC;
  signal p_Val2_10_2_3_fu_2142_p2_carry_n_3 : STD_LOGIC;
  signal p_Val2_10_2_fu_1702_p2 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal p_Val2_1_fu_2224_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_1_fu_2224_p2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_1_fu_2224_p2__0_carry_n_3\ : STD_LOGIC;
  signal p_Val2_2_fu_2181_p2 : STD_LOGIC_VECTOR ( 18 downto 8 );
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_n_1\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__0_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_n_1\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__1_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_n_1\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__2_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_1\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__3_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry__3_n_3\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_n_0\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_n_1\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_n_2\ : STD_LOGIC;
  signal \p_Val2_2_fu_2181_p2__2_carry_n_3\ : STD_LOGIC;
  signal p_shl_fu_1926_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal r_V_7_1_1_reg_2666 : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal \r_V_7_1_1_reg_2666[10]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_1_1_reg_2666[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_1_1_reg_2666[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_7_1_1_reg_2666[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_1_1_reg_2666[5]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_1_1_reg_2666[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_1_1_reg_2666[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_1_1_reg_2666[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_1_1_reg_2666[9]_i_1_n_0\ : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \r_V_7_2_1_fu_1736_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_n_0\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_n_1\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_7_2_1_fu_1736_p2_carry__0_n_3\ : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_i_1_n_0 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_i_2_n_0 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_i_3_n_0 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_i_4_n_0 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_i_5_n_0 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_i_6_n_0 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_i_7_n_0 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_n_0 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_n_1 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_n_2 : STD_LOGIC;
  signal r_V_7_2_1_fu_1736_p2_carry_n_3 : STD_LOGIC;
  signal r_V_7_2_3_fu_1776_p2 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \r_V_7_2_3_fu_1776_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__0_n_0\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__0_n_1\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__1_n_1\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__1_n_2\ : STD_LOGIC;
  signal \r_V_7_2_3_fu_1776_p2_carry__1_n_3\ : STD_LOGIC;
  signal r_V_7_2_3_fu_1776_p2_carry_i_1_n_0 : STD_LOGIC;
  signal r_V_7_2_3_fu_1776_p2_carry_i_2_n_0 : STD_LOGIC;
  signal r_V_7_2_3_fu_1776_p2_carry_i_3_n_0 : STD_LOGIC;
  signal r_V_7_2_3_fu_1776_p2_carry_n_0 : STD_LOGIC;
  signal r_V_7_2_3_fu_1776_p2_carry_n_1 : STD_LOGIC;
  signal r_V_7_2_3_fu_1776_p2_carry_n_2 : STD_LOGIC;
  signal r_V_7_2_3_fu_1776_p2_carry_n_3 : STD_LOGIC;
  signal r_V_7_2_3_reg_2681 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal r_V_7_2_4_fu_1812_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \r_V_7_2_4_fu_1812_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__0_n_0\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__0_n_1\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__0_n_3\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__1_n_1\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__1_n_2\ : STD_LOGIC;
  signal \r_V_7_2_4_fu_1812_p2_carry__1_n_3\ : STD_LOGIC;
  signal r_V_7_2_4_fu_1812_p2_carry_i_1_n_0 : STD_LOGIC;
  signal r_V_7_2_4_fu_1812_p2_carry_i_2_n_0 : STD_LOGIC;
  signal r_V_7_2_4_fu_1812_p2_carry_i_3_n_0 : STD_LOGIC;
  signal r_V_7_2_4_fu_1812_p2_carry_n_0 : STD_LOGIC;
  signal r_V_7_2_4_fu_1812_p2_carry_n_1 : STD_LOGIC;
  signal r_V_7_2_4_fu_1812_p2_carry_n_2 : STD_LOGIC;
  signal r_V_7_2_4_fu_1812_p2_carry_n_3 : STD_LOGIC;
  signal r_V_7_2_4_reg_2696 : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal r_V_7_2_fu_1692_p2 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \r_V_7_2_fu_1692_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_n_0\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_n_1\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_n_2\ : STD_LOGIC;
  signal \r_V_7_2_fu_1692_p2_carry__0_n_3\ : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_i_1_n_0 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_i_2_n_0 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_i_3_n_0 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_i_4_n_0 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_i_5_n_0 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_i_6_n_0 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_i_7_n_0 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_n_0 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_n_1 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_n_2 : STD_LOGIC;
  signal r_V_7_2_fu_1692_p2_carry_n_3 : STD_LOGIC;
  signal r_V_7_4_1_fu_1938_p2 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \^ram_reg\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal right_border_buf_0_10_fu_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \right_border_buf_0_10_fu_272[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_10_fu_272[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_10_fu_272[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_10_fu_272[5]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_10_fu_272[7]_i_1_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_10_fu_272[7]_i_3_n_0\ : STD_LOGIC;
  signal \^right_border_buf_0_10_fu_272_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_11_fu_276 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_12_fu_280 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_13_fu_284 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_14_fu_288 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \right_border_buf_0_14_fu_288[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_14_fu_288[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_14_fu_288[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_14_fu_288[5]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_14_fu_288[7]_i_2_n_0\ : STD_LOGIC;
  signal right_border_buf_0_1_fu_236 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_2_fu_240 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_3_fu_244 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_4_fu_248 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_5_fu_252 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \right_border_buf_0_5_fu_252[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_5_fu_252[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_5_fu_252[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_5_fu_252[5]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_5_fu_252[7]_i_2_n_0\ : STD_LOGIC;
  signal right_border_buf_0_6_fu_256 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_7_fu_260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_8_fu_264 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \right_border_buf_0_8_fu_264[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_8_fu_264[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_8_fu_264[6]_i_2_n_0\ : STD_LOGIC;
  signal right_border_buf_0_9_fu_268 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \right_border_buf_0_s_fu_232[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_s_fu_232[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_s_fu_232[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_s_fu_232[5]_i_2_n_0\ : STD_LOGIC;
  signal \right_border_buf_0_s_fu_232[7]_i_2_n_0\ : STD_LOGIC;
  signal row_assign_9_0_t_fu_734_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal row_assign_9_0_t_reg_2537 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal row_assign_9_1_t_fu_756_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal row_assign_9_1_t_reg_2542 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \row_assign_9_1_t_reg_2542[2]_i_2_n_0\ : STD_LOGIC;
  signal row_assign_9_2_t_fu_794_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal row_assign_9_2_t_reg_2547 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \row_assign_9_2_t_reg_2547[1]_i_1_n_0\ : STD_LOGIC;
  signal \row_assign_9_2_t_reg_2547[1]_i_2_n_0\ : STD_LOGIC;
  signal \row_assign_9_2_t_reg_2547[1]_i_3_n_0\ : STD_LOGIC;
  signal row_assign_9_3_t_fu_832_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal row_assign_9_3_t_reg_2552 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal row_assign_9_4_t_fu_870_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_9_4_t_reg_2557 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \row_assign_9_4_t_reg_2557[2]_i_1_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_10_fu_192 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_10_fu_1920 : STD_LOGIC;
  signal src_kernel_win_0_va_11_fu_196 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_12_fu_200 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_12_fu_2000 : STD_LOGIC;
  signal src_kernel_win_0_va_13_fu_204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_14_fu_208 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_15_fu_212 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_16_fu_216 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_17_fu_220 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_18_fu_224 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_19_fu_228 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_1_fu_156 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_fu_1315_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_reg_2628 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_20_reg_26280 : STD_LOGIC;
  signal \src_kernel_win_0_va_20_reg_2628[6]_i_2_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal src_kernel_win_0_va_21_fu_1337_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_21_reg_2635 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_21_reg_2635[0]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2635[2]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_21_reg_2635[6]_i_2_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_fu_1359_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_22_reg_2642 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_22_reg_2642[0]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[2]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_22_reg_2642[6]_i_2_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_23_fu_1381_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_23_reg_2649 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_23_reg_2649[0]_i_5_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[0]_i_6_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[2]_i_5_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[2]_i_6_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[4]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[5]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[6]_i_2_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_23_reg_2649[7]_i_4_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_24_fu_1403_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_24_reg_2655 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_24_reg_2655[0]_i_4_n_0\ : STD_LOGIC;
  signal \src_kernel_win_0_va_24_reg_2655[2]_i_4_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_3_fu_164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_168 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_5_fu_172 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_6_fu_176 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_7_fu_180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_fu_184 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_9_fu_188 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_fu_152 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_V_3_reg_415 : STD_LOGIC;
  signal t_V_3_reg_4150 : STD_LOGIC;
  signal \t_V_3_reg_415[9]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_415_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_3_reg_415_reg_n_0_[1]\ : STD_LOGIC;
  signal t_V_reg_404 : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_reg_404_reg_n_0_[8]\ : STD_LOGIC;
  signal tmp12_fu_1983_p2 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \tmp12_fu_1983_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp12_fu_1983_p2_carry__1_n_3\ : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_1_n_1 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_1_n_3 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_n_0 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_n_1 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_n_2 : STD_LOGIC;
  signal tmp12_fu_1983_p2_carry_n_3 : STD_LOGIC;
  signal tmp12_reg_2711 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal tmp13_fu_1973_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal tmp14_fu_2019_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \tmp14_fu_2019_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_1_n_1\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp14_fu_2019_p2_carry__1_n_3\ : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_1_n_1 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_1_n_3 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_n_0 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_n_1 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_n_2 : STD_LOGIC;
  signal tmp14_fu_2019_p2_carry_n_3 : STD_LOGIC;
  signal tmp14_reg_2716 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp15_fu_1989_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp16_fu_2009_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \tmp16_fu_2009_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp16_fu_2009_p2__17_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_n_1\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_n_2\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__0_n_3\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__1_n_2\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry__1_n_3\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry_n_1\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry_n_2\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2__17_carry_n_3\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp16_fu_2009_p2_carry__1_n_6\ : STD_LOGIC;
  signal tmp16_fu_2009_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp16_fu_2009_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp16_fu_2009_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp16_fu_2009_p2_carry_n_0 : STD_LOGIC;
  signal tmp16_fu_2009_p2_carry_n_1 : STD_LOGIC;
  signal tmp16_fu_2009_p2_carry_n_2 : STD_LOGIC;
  signal tmp16_fu_2009_p2_carry_n_3 : STD_LOGIC;
  signal tmp17_cast_fu_2005_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp18_fu_2204_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp18_fu_2204_p2__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry__0_n_3\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry__0_n_7\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_n_1\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_n_2\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_n_3\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_n_4\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_n_5\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_n_6\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__0_carry_n_7\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry__0_n_2\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry__0_n_3\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_i_1_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_i_2_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_i_3_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_i_4_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_i_5_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_n_0\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_n_1\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_n_2\ : STD_LOGIC;
  signal \tmp18_fu_2204_p2__17_carry_n_3\ : STD_LOGIC;
  signal tmp18_reg_2742 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp21_fu_2025_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tmp21_reg_2721 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \tmp21_reg_2721[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp21_reg_2721[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp21_reg_2721[7]_i_3_n_0\ : STD_LOGIC;
  signal tmp23_fu_2031_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp23_fu_2031_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp23_fu_2031_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp23_fu_2031_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp23_fu_2031_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp23_fu_2031_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_n_0 : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_n_1 : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_n_2 : STD_LOGIC;
  signal tmp23_fu_2031_p2_carry_n_3 : STD_LOGIC;
  signal tmp23_reg_2726 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp23_reg_2726_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp24_fu_2042_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp24_fu_2042_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp24_fu_2042_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_n_0 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_n_1 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_n_2 : STD_LOGIC;
  signal tmp24_fu_2042_p2_carry_n_3 : STD_LOGIC;
  signal tmp24_reg_2731 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp24_reg_2731_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp2_fu_1554_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal tmp2_reg_2671 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \tmp2_reg_2671[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671[9]_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671[9]_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671[9]_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671[9]_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2671_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2671_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \tmp2_reg_2671_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_reg_2671_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \tmp2_reg_2671_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \tmp2_reg_2671_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_133_1_reg_2520[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_133_1_reg_2520_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_133_2_reg_2524[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_133_2_reg_2524_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_1_reg_2516[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_2516_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_2_fu_442_p2 : STD_LOGIC;
  signal tmp_2_reg_2502 : STD_LOGIC;
  signal tmp_3_reg_2528 : STD_LOGIC;
  signal \tmp_3_reg_2528[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_55_reg_2747 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_57_fu_1016_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp_57_reg_2580 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tmp_57_reg_2580[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_57_reg_2580[2]_i_2_n_0\ : STD_LOGIC;
  signal tmp_57_reg_2580_pp0_iter1_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_60_reg_2686 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_60_reg_2686[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_2686[2]_i_1_n_0\ : STD_LOGIC;
  signal tmp_61_reg_2691 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal tmp_62_reg_2701 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal tmp_63_reg_2706 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \tmp_63_reg_2706[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_63_reg_2706[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_63_reg_2706[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_63_reg_2706[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_63_reg_2706[7]_i_1_n_0\ : STD_LOGIC;
  signal tmp_89_0_not_fu_448_p2 : STD_LOGIC;
  signal tmp_89_0_not_reg_2506 : STD_LOGIC;
  signal tmp_s_fu_454_p2 : STD_LOGIC;
  signal \tmp_s_reg_2511[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_2511[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_2511[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_2511_reg_n_0_[0]\ : STD_LOGIC;
  signal x_reg_2575 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \x_reg_2575[3]_i_1_n_0\ : STD_LOGIC;
  signal \x_reg_2575[3]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_2575[4]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_2575[5]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_2575[6]_i_1_n_0\ : STD_LOGIC;
  signal \x_reg_2575[6]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_2575[7]_i_1_n_0\ : STD_LOGIC;
  signal \x_reg_2575[7]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_2575[7]_i_3_n_0\ : STD_LOGIC;
  signal \x_reg_2575[7]_i_4_n_0\ : STD_LOGIC;
  signal \x_reg_2575[7]_i_5_n_0\ : STD_LOGIC;
  signal \x_reg_2575[8]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_2575[9]_i_2_n_0\ : STD_LOGIC;
  signal \x_reg_2575[9]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_10_1_4_fu_1658_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_10_1_fu_1507_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_10_1_fu_1507_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_Val2_10_2_2_fu_1746_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_1_fu_2224_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_2_fu_2181_p2__2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_2_fu_2181_p2__2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_Val2_2_fu_2181_p2__2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_Val2_2_fu_2181_p2__2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_V_7_2_3_fu_1776_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_V_7_2_3_fu_1776_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_r_V_7_2_4_fu_1812_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_r_V_7_2_4_fu_1812_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp12_fu_1983_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp12_fu_1983_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp12_fu_1983_p2_carry__1_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp12_fu_1983_p2_carry__1_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp14_fu_2019_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp14_fu_2019_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp14_fu_2019_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp14_fu_2019_p2_carry__1_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp14_fu_2019_p2_carry__1_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp16_fu_2009_p2__17_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp16_fu_2009_p2__17_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp16_fu_2009_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp16_fu_2009_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp18_fu_2204_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp18_fu_2204_p2__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp18_fu_2204_p2__17_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp18_fu_2204_p2__17_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp18_fu_2204_p2__17_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp23_fu_2031_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp23_fu_2031_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp24_fu_2042_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp24_fu_2042_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp2_reg_2671_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp2_reg_2671_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair182";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \exitcond388_i_reg_2562[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \i_V_reg_2497[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \i_V_reg_2497[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \i_V_reg_2497[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \i_V_reg_2497[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \i_V_reg_2497[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \i_V_reg_2497[6]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \i_V_reg_2497[7]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \i_V_reg_2497[8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_2571[0]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_2571[0]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \or_cond_i_reg_2594[0]_i_2\ : label is "soft_lutpair167";
  attribute HLUTNM : string;
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry__0_i_1\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry__0_i_2\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry__0_i_3\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry__0_i_6\ : label is "lutpair5";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry__0_i_7\ : label is "lutpair4";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry_i_1\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry_i_2\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry_i_3\ : label is "lutpair0";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry_i_4\ : label is "lutpair3";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry_i_5\ : label is "lutpair2";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry_i_6\ : label is "lutpair1";
  attribute HLUTNM of \p_Val2_1_fu_2224_p2__0_carry_i_7\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \r_V_7_1_1_reg_2666[10]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \r_V_7_1_1_reg_2666[11]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \r_V_7_1_1_reg_2666[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \r_V_7_1_1_reg_2666[5]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \r_V_7_1_1_reg_2666[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \r_V_7_1_1_reg_2666[7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \row_assign_9_0_t_reg_2537[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \row_assign_9_1_t_reg_2542[2]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \row_assign_9_2_t_reg_2547[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \row_assign_9_2_t_reg_2547[1]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \row_assign_9_2_t_reg_2547[1]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \row_assign_9_2_t_reg_2547[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \row_assign_9_3_t_reg_2552[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \row_assign_9_3_t_reg_2552[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \row_assign_9_4_t_reg_2557[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \row_assign_9_4_t_reg_2557[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[7]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[8]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \t_V_3_reg_415[9]_i_3\ : label is "soft_lutpair171";
  attribute HLUTNM of \tmp18_fu_2204_p2__0_carry__0_i_1\ : label is "lutpair9";
  attribute HLUTNM of \tmp18_fu_2204_p2__0_carry_i_1\ : label is "lutpair8";
  attribute HLUTNM of \tmp18_fu_2204_p2__0_carry_i_2\ : label is "lutpair7";
  attribute HLUTNM of \tmp18_fu_2204_p2__0_carry_i_3\ : label is "lutpair6";
  attribute HLUTNM of \tmp18_fu_2204_p2__0_carry_i_4\ : label is "lutpair9";
  attribute HLUTNM of \tmp18_fu_2204_p2__0_carry_i_5\ : label is "lutpair8";
  attribute HLUTNM of \tmp18_fu_2204_p2__0_carry_i_6\ : label is "lutpair7";
  attribute HLUTNM of \tmp18_fu_2204_p2__0_carry_i_7\ : label is "lutpair6";
  attribute HLUTNM of \tmp18_fu_2204_p2__17_carry__0_i_1\ : label is "lutpair11";
  attribute HLUTNM of \tmp18_fu_2204_p2__17_carry__0_i_2\ : label is "lutpair10";
  attribute HLUTNM of \tmp18_fu_2204_p2__17_carry__0_i_5\ : label is "lutpair11";
  attribute HLUTNM of \tmp18_fu_2204_p2__17_carry_i_2\ : label is "lutpair10";
  attribute SOFT_HLUTNM of \tmp21_reg_2721[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp21_reg_2721[4]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp21_reg_2721[6]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tmp21_reg_2721[7]_i_3\ : label is "soft_lutpair172";
  attribute HLUTNM of \tmp24_fu_2042_p2_carry__0_i_1\ : label is "lutpair15";
  attribute HLUTNM of \tmp24_fu_2042_p2_carry__0_i_2\ : label is "lutpair14";
  attribute HLUTNM of \tmp24_fu_2042_p2_carry__0_i_3\ : label is "lutpair13";
  attribute HLUTNM of \tmp24_fu_2042_p2_carry__0_i_6\ : label is "lutpair15";
  attribute HLUTNM of \tmp24_fu_2042_p2_carry__0_i_7\ : label is "lutpair14";
  attribute HLUTNM of tmp24_fu_2042_p2_carry_i_1 : label is "lutpair12";
  attribute HLUTNM of tmp24_fu_2042_p2_carry_i_2 : label is "lutpair16";
  attribute HLUTNM of tmp24_fu_2042_p2_carry_i_4 : label is "lutpair13";
  attribute HLUTNM of tmp24_fu_2042_p2_carry_i_5 : label is "lutpair12";
  attribute HLUTNM of tmp24_fu_2042_p2_carry_i_6 : label is "lutpair16";
  attribute SOFT_HLUTNM of \tmp_133_1_reg_2520[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tmp_2_reg_2502[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_63_reg_2706[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_63_reg_2706[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_63_reg_2706[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \tmp_63_reg_2706[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \tmp_89_0_not_reg_2506[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \tmp_s_reg_2511[0]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \x_reg_2575[4]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \x_reg_2575[6]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \x_reg_2575[7]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \x_reg_2575[8]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \x_reg_2575[9]_i_3\ : label is "soft_lutpair168";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  ce <= \^ce\;
  ram_reg <= \^ram_reg\;
  ram_reg_0 <= \^ram_reg_0\;
  \right_border_buf_0_10_fu_272_reg[7]_0\(7 downto 0) <= \^right_border_buf_0_10_fu_272_reg[7]_0\(7 downto 0);
\SRL_SIG[0][0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => p_Val2_1_fu_2224_p2(0),
      O => \SRL_SIG_reg[0][0]\
    );
\SRL_SIG[0][1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => p_Val2_1_fu_2224_p2(1),
      O => \SRL_SIG_reg[0][1]\
    );
\SRL_SIG[0][2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => p_Val2_1_fu_2224_p2(2),
      O => \SRL_SIG_reg[0][2]\
    );
\SRL_SIG[0][3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => p_Val2_1_fu_2224_p2(3),
      O => \SRL_SIG_reg[0][3]\
    );
\SRL_SIG[0][4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => p_Val2_1_fu_2224_p2(4),
      O => \SRL_SIG_reg[0][4]\
    );
\SRL_SIG[0][5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => p_Val2_1_fu_2224_p2(5),
      O => \SRL_SIG_reg[0][5]\
    );
\SRL_SIG[0][6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => p_Val2_1_fu_2224_p2(6),
      O => \SRL_SIG_reg[0][6]\
    );
\SRL_SIG[0][7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => \^ce\,
      O => \SRL_SIG_reg[0][7]_0\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(1),
      I1 => or_cond_i_reg_2594_pp0_iter5_reg,
      I2 => k_buf_0_val_9_U_n_2,
      I3 => ap_enable_reg_pp0_iter6_reg_n_0,
      O => \^ce\
    );
\SRL_SIG[0][7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => tmp_55_reg_2747(8),
      I1 => tmp_55_reg_2747(9),
      I2 => \SRL_SIG[0][7]_i_4__0_n_0\,
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => isneg_reg_2736,
      I5 => p_Val2_1_fu_2224_p2(7),
      O => \SRL_SIG_reg[0][7]\
    );
\SRL_SIG[0][7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_55_reg_2747(2),
      I1 => tmp_55_reg_2747(3),
      I2 => tmp_55_reg_2747(0),
      I3 => tmp_55_reg_2747(1),
      O => \SRL_SIG[0][7]_i_4__0_n_0\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_55_reg_2747(6),
      I1 => tmp_55_reg_2747(7),
      I2 => tmp_55_reg_2747(4),
      I3 => tmp_55_reg_2747(5),
      O => \SRL_SIG[0][7]_i_5_n_0\
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_Filter2D_fu_18_ap_start_reg_reg_0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1DDD"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => Q(0),
      I2 => start_for_Sobel_U0_empty_n,
      I3 => start_for_Duplicate77_U0_full_n,
      I4 => start_once_reg_reg_0,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => tmp_89_0_not_fu_448_p2,
      I1 => \t_V_reg_404_reg_n_0_[2]\,
      I2 => \t_V_reg_404_reg_n_0_[4]\,
      I3 => \t_V_reg_404_reg_n_0_[3]\,
      I4 => \t_V_reg_404_reg_n_0_[0]\,
      I5 => \t_V_reg_404_reg_n_0_[1]\,
      O => \ap_CS_fsm[0]_i_2__0_n_0\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => grp_Filter2D_fu_18_ap_start_reg_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => start_once_reg_reg_0,
      I1 => start_for_Duplicate77_U0_full_n,
      I2 => start_for_Sobel_U0_empty_n,
      I3 => Q(0),
      I4 => \^ap_cs_fsm_reg[0]_0\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7707FFFF"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_Filter2D_fu_18_ap_start_reg_reg_0,
      I4 => Q(1),
      O => \^ap_cs_fsm_reg[0]_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \tmp_s_reg_2511[0]_i_1_n_0\,
      I1 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__0_n_0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222F2222"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6_reg_n_0,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => k_buf_0_val_9_U_n_2,
      O => \ap_CS_fsm[3]_i_2__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_9_U_n_2,
      I2 => exitcond388_i_fu_880_p2,
      I3 => ap_rst_n,
      I4 => \tmp_s_reg_2511[0]_i_1_n_0\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_buf_0_val_9_U_n_2,
      O => ap_block_pp0_stage0_subdone0_in
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst
    );
ap_enable_reg_pp0_iter6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40CC4000"
    )
        port map (
      I0 => \tmp_s_reg_2511[0]_i_1_n_0\,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter6_reg_n_0,
      I3 => k_buf_0_val_9_U_n_2,
      I4 => ap_enable_reg_pp0_iter5,
      O => ap_enable_reg_pp0_iter6_i_1_n_0
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6_i_1_n_0,
      Q => ap_enable_reg_pp0_iter6_reg_n_0,
      R => '0'
    );
\brmerge_reg_2585[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_89_0_not_reg_2506,
      I1 => \brmerge_reg_2585[0]_i_2_n_0\,
      O => brmerge_fu_1020_p2
    );
\brmerge_reg_2585[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA888888888"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(4),
      I3 => \or_cond_i_i_reg_2571[0]_i_4_n_0\,
      I4 => \or_cond_i_i_reg_2571[0]_i_3_n_0\,
      I5 => sel0(5),
      O => \brmerge_reg_2585[0]_i_2_n_0\
    );
\brmerge_reg_2585_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_2585_pp0_iter1_reg0,
      D => brmerge_reg_2585,
      Q => brmerge_reg_2585_pp0_iter1_reg,
      R => '0'
    );
\brmerge_reg_2585_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => brmerge_fu_1020_p2,
      Q => brmerge_reg_2585,
      R => '0'
    );
\exitcond388_i_reg_2562[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \t_V_3_reg_415_reg_n_0_[0]\,
      I1 => sel0(1),
      I2 => sel0(5),
      I3 => sel0(4),
      I4 => \exitcond388_i_reg_2562[0]_i_2_n_0\,
      O => exitcond388_i_fu_880_p2
    );
\exitcond388_i_reg_2562[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \t_V_3_reg_415_reg_n_0_[1]\,
      I3 => sel0(0),
      I4 => sel0(6),
      I5 => sel0(7),
      O => \exitcond388_i_reg_2562[0]_i_2_n_0\
    );
\exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_2585_pp0_iter1_reg0,
      D => exitcond388_i_reg_2562,
      Q => \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\exitcond388_i_reg_2562_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\,
      Q => exitcond388_i_reg_2562_pp0_iter2_reg,
      R => '0'
    );
\exitcond388_i_reg_2562_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => exitcond388_i_reg_2562_pp0_iter2_reg,
      Q => exitcond388_i_reg_2562_pp0_iter3_reg,
      R => '0'
    );
\exitcond388_i_reg_2562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_2585_pp0_iter1_reg0,
      D => exitcond388_i_fu_880_p2,
      Q => exitcond388_i_reg_2562,
      R => '0'
    );
grp_Filter2D_fu_18_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D555C0C0C000"
    )
        port map (
      I0 => grp_Filter2D_fu_18_ap_start_reg_i_2_n_0,
      I1 => Q(0),
      I2 => start_for_Sobel_U0_empty_n,
      I3 => start_for_Duplicate77_U0_full_n,
      I4 => start_once_reg_reg_0,
      I5 => grp_Filter2D_fu_18_ap_start_reg_reg_0,
      O => grp_Filter2D_fu_18_ap_start_reg_reg
    );
grp_Filter2D_fu_18_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \t_V_reg_404_reg_n_0_[1]\,
      I2 => \t_V_reg_404_reg_n_0_[0]\,
      I3 => \tmp_s_reg_2511[0]_i_3_n_0\,
      I4 => \t_V_reg_404_reg_n_0_[2]\,
      I5 => tmp_89_0_not_fu_448_p2,
      O => grp_Filter2D_fu_18_ap_start_reg_i_2_n_0
    );
\i_V_reg_2497[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[0]\,
      O => i_V_fu_436_p2(0)
    );
\i_V_reg_2497[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[1]\,
      I1 => \t_V_reg_404_reg_n_0_[0]\,
      O => i_V_fu_436_p2(1)
    );
\i_V_reg_2497[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[2]\,
      I1 => \t_V_reg_404_reg_n_0_[1]\,
      I2 => \t_V_reg_404_reg_n_0_[0]\,
      O => \i_V_reg_2497[2]_i_1_n_0\
    );
\i_V_reg_2497[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[3]\,
      I1 => \t_V_reg_404_reg_n_0_[0]\,
      I2 => \t_V_reg_404_reg_n_0_[1]\,
      I3 => \t_V_reg_404_reg_n_0_[2]\,
      O => i_V_fu_436_p2(3)
    );
\i_V_reg_2497[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[4]\,
      I1 => \t_V_reg_404_reg_n_0_[2]\,
      I2 => \t_V_reg_404_reg_n_0_[1]\,
      I3 => \t_V_reg_404_reg_n_0_[0]\,
      I4 => \t_V_reg_404_reg_n_0_[3]\,
      O => i_V_fu_436_p2(4)
    );
\i_V_reg_2497[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[5]\,
      I1 => \t_V_reg_404_reg_n_0_[3]\,
      I2 => \t_V_reg_404_reg_n_0_[0]\,
      I3 => \t_V_reg_404_reg_n_0_[1]\,
      I4 => \t_V_reg_404_reg_n_0_[2]\,
      I5 => \t_V_reg_404_reg_n_0_[4]\,
      O => i_V_fu_436_p2(5)
    );
\i_V_reg_2497[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[6]\,
      I1 => \t_V_reg_404_reg_n_0_[4]\,
      I2 => \t_V_reg_404_reg_n_0_[2]\,
      I3 => \i_V_reg_2497[6]_i_2_n_0\,
      I4 => \t_V_reg_404_reg_n_0_[3]\,
      I5 => \t_V_reg_404_reg_n_0_[5]\,
      O => i_V_fu_436_p2(6)
    );
\i_V_reg_2497[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[0]\,
      I1 => \t_V_reg_404_reg_n_0_[1]\,
      O => \i_V_reg_2497[6]_i_2_n_0\
    );
\i_V_reg_2497[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[7]\,
      I1 => \i_V_reg_2497[8]_i_2_n_0\,
      I2 => \t_V_reg_404_reg_n_0_[6]\,
      O => i_V_fu_436_p2(7)
    );
\i_V_reg_2497[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[8]\,
      I1 => \t_V_reg_404_reg_n_0_[6]\,
      I2 => \i_V_reg_2497[8]_i_2_n_0\,
      I3 => \t_V_reg_404_reg_n_0_[7]\,
      O => i_V_fu_436_p2(8)
    );
\i_V_reg_2497[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[5]\,
      I1 => \t_V_reg_404_reg_n_0_[3]\,
      I2 => \t_V_reg_404_reg_n_0_[0]\,
      I3 => \t_V_reg_404_reg_n_0_[1]\,
      I4 => \t_V_reg_404_reg_n_0_[2]\,
      I5 => \t_V_reg_404_reg_n_0_[4]\,
      O => \i_V_reg_2497[8]_i_2_n_0\
    );
\i_V_reg_2497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_436_p2(0),
      Q => i_V_reg_2497(0),
      R => '0'
    );
\i_V_reg_2497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_436_p2(1),
      Q => i_V_reg_2497(1),
      R => '0'
    );
\i_V_reg_2497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_2497[2]_i_1_n_0\,
      Q => i_V_reg_2497(2),
      R => '0'
    );
\i_V_reg_2497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_436_p2(3),
      Q => i_V_reg_2497(3),
      R => '0'
    );
\i_V_reg_2497_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_436_p2(4),
      Q => i_V_reg_2497(4),
      R => '0'
    );
\i_V_reg_2497_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_436_p2(5),
      Q => i_V_reg_2497(5),
      R => '0'
    );
\i_V_reg_2497_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_436_p2(6),
      Q => i_V_reg_2497(6),
      R => '0'
    );
\i_V_reg_2497_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_436_p2(7),
      Q => i_V_reg_2497(7),
      R => '0'
    );
\i_V_reg_2497_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_436_p2(8),
      Q => i_V_reg_2497(8),
      R => '0'
    );
\isneg_reg_2736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(18),
      Q => isneg_reg_2736,
      R => '0'
    );
k_buf_0_val_5_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg
     port map (
      ADDRBWRADDR(9 downto 3) => x_reg_2575(9 downto 3),
      ADDRBWRADDR(2 downto 0) => tmp_57_reg_2580(2 downto 0),
      D(0) => src_kernel_win_0_va_20_fu_1315_p3(6),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2622(9 downto 0),
      WEA(0) => ce1,
      ap_clk => ap_clk,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din0(7 downto 0) => din0(7 downto 0),
      \right_border_buf_0_s_fu_232_reg[0]\ => k_buf_0_val_5_U_n_17,
      \right_border_buf_0_s_fu_232_reg[2]\ => k_buf_0_val_5_U_n_16,
      \row_assign_9_0_t_reg_2537_reg[2]\ => k_buf_0_val_9_U_n_20,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \right_border_buf_0_s_fu_232[7]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \src_kernel_win_0_va_20_reg_2628[6]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \right_border_buf_0_s_fu_232[5]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \right_border_buf_0_s_fu_232[4]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \right_border_buf_0_s_fu_232[3]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \src_kernel_win_0_va_24_reg_2655[2]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \right_border_buf_0_s_fu_232[1]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \src_kernel_win_0_va_24_reg_2655[0]_i_4_n_0\
    );
\k_buf_0_val_5_addr_reg_2598[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_9_U_n_2,
      I2 => exitcond388_i_reg_2562,
      O => k_buf_0_val_5_addr_reg_25980
    );
\k_buf_0_val_5_addr_reg_2598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => tmp_57_reg_2580(0),
      Q => k_buf_0_val_9_addr_reg_2622(0),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => tmp_57_reg_2580(1),
      Q => k_buf_0_val_9_addr_reg_2622(1),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => tmp_57_reg_2580(2),
      Q => k_buf_0_val_9_addr_reg_2622(2),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => x_reg_2575(3),
      Q => k_buf_0_val_9_addr_reg_2622(3),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => x_reg_2575(4),
      Q => k_buf_0_val_9_addr_reg_2622(4),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => x_reg_2575(5),
      Q => k_buf_0_val_9_addr_reg_2622(5),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => x_reg_2575(6),
      Q => k_buf_0_val_9_addr_reg_2622(6),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => x_reg_2575(7),
      Q => k_buf_0_val_9_addr_reg_2622(7),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => x_reg_2575(8),
      Q => k_buf_0_val_9_addr_reg_2622(8),
      R => '0'
    );
\k_buf_0_val_5_addr_reg_2598_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_5_addr_reg_25980,
      D => x_reg_2575(9),
      Q => k_buf_0_val_9_addr_reg_2622(9),
      R => '0'
    );
k_buf_0_val_6_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_22
     port map (
      ADDRBWRADDR(9 downto 3) => x_reg_2575(9 downto 3),
      ADDRBWRADDR(2 downto 0) => tmp_57_reg_2580(2 downto 0),
      D(1 downto 0) => src_kernel_win_0_va_21_fu_1337_p3(7 downto 6),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2622(9 downto 0),
      WEA(0) => ce12_out,
      ap_clk => ap_clk,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din0(0) => din0(7),
      din1(7 downto 0) => din1(7 downto 0),
      din2(0) => din2(7),
      din3(0) => din3(7),
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0 => k_buf_0_val_9_U_n_10,
      ram_reg_1 => k_buf_0_val_8_U_n_28,
      ram_reg_2 => k_buf_0_val_8_U_n_36,
      ram_reg_3 => k_buf_0_val_9_U_n_24,
      ram_reg_4 => k_buf_0_val_8_U_n_41,
      ram_reg_5 => k_buf_0_val_9_U_n_25,
      ram_reg_6 => k_buf_0_val_8_U_n_47,
      ram_reg_7 => k_buf_0_val_9_U_n_31,
      \right_border_buf_0_5_fu_252_reg[0]\ => k_buf_0_val_6_U_n_32,
      \right_border_buf_0_5_fu_252_reg[2]\ => k_buf_0_val_6_U_n_29,
      \right_border_buf_0_5_fu_252_reg[7]\(7 downto 0) => \right_border_buf_0_5_fu_252_reg[7]_0\(7 downto 0),
      row_assign_9_0_t_reg_2537(0) => row_assign_9_0_t_reg_2537(0),
      row_assign_9_1_t_reg_2542(2 downto 0) => row_assign_9_1_t_reg_2542(2 downto 0),
      \row_assign_9_1_t_reg_2542_reg[2]\ => k_buf_0_val_9_U_n_11,
      \row_assign_9_4_t_reg_2557_reg[2]\(1 downto 0) => row_assign_9_4_t_reg_2557(2 downto 1),
      \src_kernel_win_0_va_21_reg_2635_reg[6]\ => k_buf_0_val_6_U_n_23,
      \src_kernel_win_0_va_24_reg_2655_reg[0]\ => k_buf_0_val_6_U_n_31,
      \src_kernel_win_0_va_24_reg_2655_reg[1]\ => k_buf_0_val_6_U_n_30,
      \src_kernel_win_0_va_24_reg_2655_reg[2]\ => k_buf_0_val_6_U_n_28,
      \src_kernel_win_0_va_24_reg_2655_reg[3]\ => k_buf_0_val_6_U_n_27,
      \src_kernel_win_0_va_24_reg_2655_reg[4]\ => k_buf_0_val_6_U_n_26,
      \src_kernel_win_0_va_24_reg_2655_reg[5]\ => k_buf_0_val_6_U_n_25,
      \src_kernel_win_0_va_24_reg_2655_reg[6]\ => k_buf_0_val_6_U_n_24,
      \src_kernel_win_0_va_24_reg_2655_reg[7]\(3) => src_kernel_win_0_va_24_fu_1403_p3(7),
      \src_kernel_win_0_va_24_reg_2655_reg[7]\(2 downto 1) => src_kernel_win_0_va_24_fu_1403_p3(5 downto 4),
      \src_kernel_win_0_va_24_reg_2655_reg[7]\(0) => src_kernel_win_0_va_24_fu_1403_p3(0),
      \src_kernel_win_0_va_24_reg_2655_reg[7]_0\ => k_buf_0_val_6_U_n_22,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \right_border_buf_0_5_fu_252[7]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \right_border_buf_0_s_fu_232[7]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \src_kernel_win_0_va_21_reg_2635[6]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\ => \src_kernel_win_0_va_24_reg_2655[2]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\ => \right_border_buf_0_5_fu_252[1]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\ => \right_border_buf_0_s_fu_232[1]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\ => \src_kernel_win_0_va_21_reg_2635[0]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\ => \src_kernel_win_0_va_24_reg_2655[0]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \src_kernel_win_0_va_20_reg_2628[6]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \right_border_buf_0_5_fu_252[5]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \right_border_buf_0_s_fu_232[5]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \right_border_buf_0_5_fu_252[4]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \right_border_buf_0_s_fu_232[4]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\ => \right_border_buf_0_5_fu_252[3]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\ => \right_border_buf_0_s_fu_232[3]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\ => \src_kernel_win_0_va_21_reg_2635[2]_i_4_n_0\
    );
k_buf_0_val_7_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_23
     port map (
      ADDRBWRADDR(9 downto 3) => x_reg_2575(9 downto 3),
      ADDRBWRADDR(2 downto 0) => tmp_57_reg_2580(2 downto 0),
      D(0) => src_kernel_win_0_va_22_fu_1359_p3(6),
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2622(9 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din2(7 downto 0) => din2(7 downto 0),
      \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ => \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\,
      internal_full_n_reg => k_buf_0_val_9_U_n_2,
      or_cond_i_i_reg_2571_pp0_iter1_reg => or_cond_i_i_reg_2571_pp0_iter1_reg,
      ram_reg => \^ram_reg\,
      ram_reg_0 => \^ram_reg_0\,
      ram_reg_1(7 downto 0) => ram_reg_2(7 downto 0),
      \right_border_buf_0_10_fu_272_reg[0]\ => k_buf_0_val_7_U_n_19,
      \right_border_buf_0_10_fu_272_reg[2]\ => k_buf_0_val_7_U_n_18,
      \right_border_buf_0_10_fu_272_reg[7]\(7 downto 0) => \^right_border_buf_0_10_fu_272_reg[7]_0\(7 downto 0),
      \row_assign_9_2_t_reg_2547_reg[2]\ => k_buf_0_val_9_U_n_21,
      \tmp_133_2_reg_2524_reg[0]\ => \tmp_133_2_reg_2524_reg_n_0_[0]\,
      tmp_2_reg_2502 => tmp_2_reg_2502,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \right_border_buf_0_10_fu_272[7]_i_3_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \src_kernel_win_0_va_22_reg_2642[6]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \right_border_buf_0_10_fu_272[5]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \right_border_buf_0_10_fu_272[4]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \right_border_buf_0_10_fu_272[3]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \src_kernel_win_0_va_22_reg_2642[2]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \right_border_buf_0_10_fu_272[1]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \src_kernel_win_0_va_22_reg_2642[0]_i_4_n_0\,
      \tmp_s_reg_2511_reg[0]\ => \tmp_s_reg_2511_reg_n_0_[0]\
    );
k_buf_0_val_8_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_24
     port map (
      ADDRBWRADDR(9 downto 3) => x_reg_2575(9 downto 3),
      ADDRBWRADDR(2 downto 0) => tmp_57_reg_2580(2 downto 0),
      D(7 downto 0) => src_kernel_win_0_va_23_fu_1381_p3(7 downto 0),
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2622(9 downto 0),
      WEA(0) => ce12_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => \^ram_reg\,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din0(4) => din0(7),
      din0(3 downto 1) => din0(5 downto 3),
      din0(0) => din0(1),
      din2(4) => din2(7),
      din2(3 downto 1) => din2(5 downto 3),
      din2(0) => din2(1),
      din3(7 downto 0) => din3(7 downto 0),
      din4(2) => din4(6),
      din4(1) => din4(3),
      din4(0) => din4(1),
      \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ => \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\,
      or_cond_i_i_reg_2571_pp0_iter1_reg => or_cond_i_i_reg_2571_pp0_iter1_reg,
      ram_reg(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_0 => k_buf_0_val_9_U_n_10,
      ram_reg_1(4) => din1(7),
      ram_reg_1(3 downto 1) => din1(5 downto 3),
      ram_reg_1(0) => din1(1),
      ram_reg_10 => k_buf_0_val_9_U_n_30,
      ram_reg_11 => k_buf_0_val_7_U_n_18,
      ram_reg_12 => k_buf_0_val_6_U_n_29,
      ram_reg_13 => k_buf_0_val_5_U_n_16,
      ram_reg_14 => k_buf_0_val_6_U_n_28,
      ram_reg_15 => k_buf_0_val_6_U_n_30,
      ram_reg_16 => k_buf_0_val_9_U_n_31,
      ram_reg_17 => k_buf_0_val_6_U_n_32,
      ram_reg_18 => k_buf_0_val_7_U_n_19,
      ram_reg_19 => k_buf_0_val_5_U_n_17,
      ram_reg_2 => k_buf_0_val_6_U_n_22,
      ram_reg_20 => k_buf_0_val_6_U_n_31,
      ram_reg_3(7 downto 0) => \^right_border_buf_0_10_fu_272_reg[7]_0\(7 downto 0),
      ram_reg_4 => k_buf_0_val_6_U_n_23,
      ram_reg_5 => k_buf_0_val_6_U_n_24,
      ram_reg_6 => k_buf_0_val_9_U_n_24,
      ram_reg_7 => k_buf_0_val_6_U_n_25,
      ram_reg_8 => k_buf_0_val_9_U_n_25,
      ram_reg_9 => k_buf_0_val_6_U_n_27,
      \right_border_buf_0_14_fu_288_reg[7]\(7 downto 0) => \right_border_buf_0_14_fu_288_reg[7]_0\(7 downto 0),
      row_assign_9_0_t_reg_2537(2 downto 0) => row_assign_9_0_t_reg_2537(2 downto 0),
      row_assign_9_1_t_reg_2542(2 downto 0) => row_assign_9_1_t_reg_2542(2 downto 0),
      \row_assign_9_2_t_reg_2547_reg[2]\(1 downto 0) => row_assign_9_2_t_reg_2547(2 downto 1),
      \row_assign_9_3_t_reg_2552_reg[2]\(1 downto 0) => row_assign_9_3_t_reg_2552(2 downto 1),
      \row_assign_9_4_t_reg_2557_reg[2]\(1 downto 0) => row_assign_9_4_t_reg_2557(2 downto 1),
      \src_kernel_win_0_va_20_reg_2628_reg[2]\(0) => src_kernel_win_0_va_20_fu_1315_p3(2),
      \src_kernel_win_0_va_21_reg_2635_reg[3]\ => k_buf_0_val_8_U_n_42,
      \src_kernel_win_0_va_21_reg_2635_reg[4]\(3) => src_kernel_win_0_va_21_fu_1337_p3(4),
      \src_kernel_win_0_va_21_reg_2635_reg[4]\(2 downto 0) => src_kernel_win_0_va_21_fu_1337_p3(2 downto 0),
      \src_kernel_win_0_va_21_reg_2635_reg[5]\ => k_buf_0_val_8_U_n_35,
      \src_kernel_win_0_va_22_reg_2642_reg[7]\(2) => src_kernel_win_0_va_22_fu_1359_p3(7),
      \src_kernel_win_0_va_22_reg_2642_reg[7]\(1) => src_kernel_win_0_va_22_fu_1359_p3(5),
      \src_kernel_win_0_va_22_reg_2642_reg[7]\(0) => src_kernel_win_0_va_22_fu_1359_p3(0),
      \src_kernel_win_0_va_23_reg_2649_reg[6]\ => k_buf_0_val_8_U_n_29,
      \src_kernel_win_0_va_24_reg_2655_reg[0]\ => k_buf_0_val_8_U_n_47,
      \src_kernel_win_0_va_24_reg_2655_reg[1]\ => k_buf_0_val_8_U_n_46,
      \src_kernel_win_0_va_24_reg_2655_reg[2]\ => k_buf_0_val_8_U_n_45,
      \src_kernel_win_0_va_24_reg_2655_reg[3]\ => k_buf_0_val_8_U_n_43,
      \src_kernel_win_0_va_24_reg_2655_reg[4]\ => k_buf_0_val_8_U_n_41,
      \src_kernel_win_0_va_24_reg_2655_reg[5]\ => k_buf_0_val_8_U_n_36,
      \src_kernel_win_0_va_24_reg_2655_reg[6]\(3) => src_kernel_win_0_va_24_fu_1403_p3(6),
      \src_kernel_win_0_va_24_reg_2655_reg[6]\(2 downto 0) => src_kernel_win_0_va_24_fu_1403_p3(3 downto 1),
      \src_kernel_win_0_va_24_reg_2655_reg[6]_0\ => k_buf_0_val_8_U_n_34,
      \src_kernel_win_0_va_24_reg_2655_reg[7]\ => k_buf_0_val_8_U_n_28,
      \tmp_133_1_reg_2520_reg[0]\ => \tmp_133_1_reg_2520_reg_n_0_[0]\,
      tmp_2_reg_2502 => tmp_2_reg_2502,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \right_border_buf_0_14_fu_288[7]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \right_border_buf_0_10_fu_272[7]_i_3_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \src_kernel_win_0_va_23_reg_2649[6]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_10\ => \src_kernel_win_0_va_22_reg_2642[2]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_11\ => \right_border_buf_0_14_fu_288[1]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_12\ => \right_border_buf_0_10_fu_272[1]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_13\ => \src_kernel_win_0_va_23_reg_2649[0]_i_6_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_14\ => \src_kernel_win_0_va_22_reg_2642[0]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \src_kernel_win_0_va_22_reg_2642[6]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \right_border_buf_0_14_fu_288[5]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \right_border_buf_0_10_fu_272[5]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \right_border_buf_0_14_fu_288[4]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \right_border_buf_0_10_fu_272[4]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_7\ => \right_border_buf_0_14_fu_288[3]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_8\ => \right_border_buf_0_10_fu_272[3]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_9\ => \src_kernel_win_0_va_23_reg_2649[2]_i_6_n_0\,
      \tmp_s_reg_2511_reg[0]\ => \tmp_s_reg_2511_reg_n_0_[0]\
    );
k_buf_0_val_9_U: entity work.design_1_image_filter_1_0_Filter2D_k_buf_0_eOg_25
     port map (
      ADDRBWRADDR(9 downto 3) => x_reg_2575(9 downto 3),
      ADDRBWRADDR(2 downto 0) => tmp_57_reg_2580(2 downto 0),
      D(5) => src_kernel_win_0_va_20_fu_1315_p3(7),
      D(4 downto 2) => src_kernel_win_0_va_20_fu_1315_p3(5 downto 3),
      D(1 downto 0) => src_kernel_win_0_va_20_fu_1315_p3(1 downto 0),
      Q(9 downto 0) => k_buf_0_val_9_addr_reg_2622(9 downto 0),
      WEA(0) => ce1,
      \ap_CS_fsm_reg[2]\(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => \^ram_reg\,
      ap_enable_reg_pp0_iter6_reg => ap_enable_reg_pp0_iter6_reg_n_0,
      brmerge_reg_2585_pp0_iter1_reg => brmerge_reg_2585_pp0_iter1_reg,
      ce0 => ce0,
      din0(4) => din0(7),
      din0(3 downto 1) => din0(5 downto 3),
      din0(0) => din0(1),
      din4(7 downto 0) => din4(7 downto 0),
      \exitcond388_i_reg_2562_pp0_iter1_reg_reg[0]\ => \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\,
      img0_data_stream_0_s_full_n => img0_data_stream_0_s_full_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      mid_img_data_stream_s_empty_n => mid_img_data_stream_s_empty_n,
      or_cond_i_i_reg_2571_pp0_iter1_reg => or_cond_i_i_reg_2571_pp0_iter1_reg,
      or_cond_i_reg_2594_pp0_iter5_reg => or_cond_i_reg_2594_pp0_iter5_reg,
      ram_reg => k_buf_0_val_9_U_n_2,
      ram_reg_0(7 downto 0) => ram_reg_4(7 downto 0),
      ram_reg_1 => k_buf_0_val_8_U_n_28,
      ram_reg_10 => k_buf_0_val_8_U_n_41,
      ram_reg_11 => k_buf_0_val_6_U_n_26,
      ram_reg_12(2 downto 1) => din2(4 downto 3),
      ram_reg_12(0) => din2(1),
      ram_reg_13 => k_buf_0_val_8_U_n_43,
      ram_reg_14 => k_buf_0_val_6_U_n_27,
      ram_reg_15 => k_buf_0_val_7_U_n_18,
      ram_reg_16 => k_buf_0_val_8_U_n_45,
      ram_reg_17 => k_buf_0_val_6_U_n_28,
      ram_reg_18 => k_buf_0_val_8_U_n_46,
      ram_reg_19 => k_buf_0_val_6_U_n_30,
      ram_reg_2 => k_buf_0_val_6_U_n_22,
      ram_reg_20 => k_buf_0_val_5_U_n_17,
      ram_reg_21 => k_buf_0_val_8_U_n_47,
      ram_reg_22 => k_buf_0_val_6_U_n_31,
      ram_reg_3 => k_buf_0_val_8_U_n_29,
      ram_reg_4 => k_buf_0_val_6_U_n_23,
      ram_reg_5 => k_buf_0_val_8_U_n_34,
      ram_reg_6 => k_buf_0_val_6_U_n_24,
      ram_reg_7(1) => din1(5),
      ram_reg_7(0) => din1(3),
      ram_reg_8 => k_buf_0_val_8_U_n_36,
      ram_reg_9 => k_buf_0_val_6_U_n_25,
      \right_border_buf_0_8_fu_264_reg[0]\ => k_buf_0_val_9_U_n_31,
      \right_border_buf_0_8_fu_264_reg[2]\ => k_buf_0_val_9_U_n_30,
      \right_border_buf_0_8_fu_264_reg[4]\ => k_buf_0_val_9_U_n_25,
      \right_border_buf_0_8_fu_264_reg[5]\ => k_buf_0_val_9_U_n_24,
      \right_border_buf_0_8_fu_264_reg[7]\ => k_buf_0_val_9_U_n_10,
      \row_assign_9_0_t_reg_2537_reg[2]\(1 downto 0) => row_assign_9_0_t_reg_2537(2 downto 1),
      \row_assign_9_1_t_reg_2542_reg[0]\ => k_buf_0_val_8_U_n_35,
      \row_assign_9_1_t_reg_2542_reg[1]\ => k_buf_0_val_8_U_n_42,
      \row_assign_9_1_t_reg_2542_reg[2]\(1 downto 0) => row_assign_9_1_t_reg_2542(2 downto 1),
      \row_assign_9_2_t_reg_2547_reg[2]\(1 downto 0) => row_assign_9_2_t_reg_2547(2 downto 1),
      \src_kernel_win_0_va_20_reg_2628_reg[6]\ => k_buf_0_val_9_U_n_20,
      \src_kernel_win_0_va_21_reg_2635_reg[5]\(1) => src_kernel_win_0_va_21_fu_1337_p3(5),
      \src_kernel_win_0_va_21_reg_2635_reg[5]\(0) => src_kernel_win_0_va_21_fu_1337_p3(3),
      \src_kernel_win_0_va_21_reg_2635_reg[6]\ => k_buf_0_val_9_U_n_11,
      \src_kernel_win_0_va_22_reg_2642_reg[4]\(3 downto 0) => src_kernel_win_0_va_22_fu_1359_p3(4 downto 1),
      \src_kernel_win_0_va_22_reg_2642_reg[6]\ => k_buf_0_val_9_U_n_21,
      \tmp_1_reg_2516_reg[0]\ => \tmp_1_reg_2516_reg_n_0_[0]\,
      tmp_2_reg_2502 => tmp_2_reg_2502,
      tmp_3_reg_2528 => tmp_3_reg_2528,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]\ => \src_kernel_win_0_va_23_reg_2649[0]_i_5_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_0\ => \right_border_buf_0_8_fu_264[1]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_1\ => \src_kernel_win_0_va_23_reg_2649[2]_i_5_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_2\ => \right_border_buf_0_8_fu_264[3]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_3\ => \src_kernel_win_0_va_23_reg_2649[4]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_4\ => \src_kernel_win_0_va_23_reg_2649[5]_i_4_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_5\ => \right_border_buf_0_8_fu_264[6]_i_2_n_0\,
      \tmp_57_reg_2580_pp0_iter1_reg_reg[2]_6\ => \src_kernel_win_0_va_23_reg_2649[7]_i_4_n_0\,
      \tmp_s_reg_2511_reg[0]\ => \tmp_s_reg_2511_reg_n_0_[0]\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF777FFFFFFFFF"
    )
        port map (
      I0 => mid_img_data_stream_s_empty_n,
      I1 => Q(1),
      I2 => \mOutPtr[1]_i_3__2_n_0\,
      I3 => \^ram_reg_0\,
      I4 => k_buf_0_val_9_U_n_2,
      I5 => ap_enable_reg_pp0_iter2,
      O => \mOutPtr_reg[1]\
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tmp_s_reg_2511_reg_n_0_[0]\,
      I1 => or_cond_i_i_reg_2571_pp0_iter1_reg,
      I2 => \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\,
      O => \mOutPtr[1]_i_3__2_n_0\
    );
\or_cond_i_i_reg_2571[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_9_U_n_2,
      I2 => exitcond388_i_fu_880_p2,
      O => brmerge_reg_25850
    );
\or_cond_i_i_reg_2571[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005557FFFFFFFE"
    )
        port map (
      I0 => sel0(5),
      I1 => \or_cond_i_i_reg_2571[0]_i_3_n_0\,
      I2 => \or_cond_i_i_reg_2571[0]_i_4_n_0\,
      I3 => sel0(4),
      I4 => sel0(6),
      I5 => sel0(7),
      O => p_0_in9_out
    );
\or_cond_i_i_reg_2571[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      O => \or_cond_i_i_reg_2571[0]_i_3_n_0\
    );
\or_cond_i_i_reg_2571[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => \t_V_3_reg_415_reg_n_0_[1]\,
      O => \or_cond_i_i_reg_2571[0]_i_4_n_0\
    );
\or_cond_i_i_reg_2571_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_9_U_n_2,
      O => brmerge_reg_2585_pp0_iter1_reg0
    );
\or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_2585_pp0_iter1_reg0,
      D => or_cond_i_i_reg_2571,
      Q => or_cond_i_i_reg_2571_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_i_reg_2571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => p_0_in9_out,
      Q => or_cond_i_i_reg_2571,
      R => '0'
    );
\or_cond_i_reg_2594[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \tmp_s_reg_2511_reg_n_0_[0]\,
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \or_cond_i_reg_2594[0]_i_2_n_0\,
      O => or_cond_i_fu_1025_p2
    );
\or_cond_i_reg_2594[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(4),
      O => \or_cond_i_reg_2594[0]_i_2_n_0\
    );
\or_cond_i_reg_2594_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_2585_pp0_iter1_reg0,
      D => or_cond_i_reg_2594,
      Q => or_cond_i_reg_2594_pp0_iter1_reg,
      R => '0'
    );
\or_cond_i_reg_2594_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => or_cond_i_reg_2594_pp0_iter1_reg,
      Q => or_cond_i_reg_2594_pp0_iter2_reg,
      R => '0'
    );
\or_cond_i_reg_2594_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => or_cond_i_reg_2594_pp0_iter2_reg,
      Q => or_cond_i_reg_2594_pp0_iter3_reg,
      R => '0'
    );
\or_cond_i_reg_2594_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => or_cond_i_reg_2594_pp0_iter3_reg,
      Q => or_cond_i_reg_2594_pp0_iter4_reg,
      R => '0'
    );
\or_cond_i_reg_2594_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => or_cond_i_reg_2594_pp0_iter4_reg,
      Q => or_cond_i_reg_2594_pp0_iter5_reg,
      R => '0'
    );
\or_cond_i_reg_2594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => or_cond_i_fu_1025_p2,
      Q => or_cond_i_reg_2594,
      R => '0'
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_10_0_4_fu_1475_p2__1_carry_n_0\,
      CO(2) => \p_Val2_10_0_4_fu_1475_p2__1_carry_n_1\,
      CO(1) => \p_Val2_10_0_4_fu_1475_p2__1_carry_n_2\,
      CO(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry_n_3\,
      CYINIT => '1',
      DI(3) => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_1_n_0\,
      DI(2) => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_2_n_0\,
      DI(1) => '0',
      DI(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_3_n_0\,
      O(3 downto 1) => \p_Val2_10_0_4_fu_1475_p2__0\(3 downto 1),
      O(0) => p_Val2_10_0_4_fu_1475_p2(0),
      S(3) => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_4_n_0\,
      S(2) => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_5_n_0\,
      S(1) => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_6_n_0\,
      S(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_7_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_0_4_fu_1475_p2__1_carry_n_0\,
      CO(3) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_0\,
      CO(2) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_1\,
      CO(1) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_2\,
      CO(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1_n_0\,
      DI(2) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2_n_0\,
      DI(1) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3_n_0\,
      DI(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4_n_0\,
      O(3 downto 0) => \p_Val2_10_0_4_fu_1475_p2__0\(7 downto 4),
      S(3) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_5_n_0\,
      S(2) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_6_n_0\,
      S(1) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_7_n_0\,
      S(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_8_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => src_kernel_win_0_va_24_reg_2655(6),
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9_n_0\,
      I2 => src_kernel_win_0_va_16_fu_216(4),
      I3 => src_kernel_win_0_va_19_fu_228(5),
      I4 => src_kernel_win_0_va_18_fu_224(4),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_16_fu_216(4),
      I1 => src_kernel_win_0_va_18_fu_224(4),
      I2 => src_kernel_win_0_va_19_fu_228(5),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_16_fu_216(3),
      I1 => src_kernel_win_0_va_18_fu_224(3),
      I2 => src_kernel_win_0_va_19_fu_228(4),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_16_fu_216(6),
      I1 => src_kernel_win_0_va_18_fu_224(6),
      I2 => src_kernel_win_0_va_19_fu_228(7),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => src_kernel_win_0_va_24_reg_2655(5),
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10_n_0\,
      I2 => src_kernel_win_0_va_16_fu_216(3),
      I3 => src_kernel_win_0_va_19_fu_228(4),
      I4 => src_kernel_win_0_va_18_fu_224(3),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => src_kernel_win_0_va_24_reg_2655(4),
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11_n_0\,
      I2 => src_kernel_win_0_va_16_fu_216(2),
      I3 => src_kernel_win_0_va_19_fu_228(3),
      I4 => src_kernel_win_0_va_18_fu_224(2),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => src_kernel_win_0_va_24_reg_2655(3),
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_9_n_0\,
      I2 => src_kernel_win_0_va_16_fu_216(1),
      I3 => src_kernel_win_0_va_19_fu_228(2),
      I4 => src_kernel_win_0_va_18_fu_224(1),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_1_n_0\,
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12_n_0\,
      I2 => src_kernel_win_0_va_24_reg_2655(7),
      I3 => src_kernel_win_0_va_18_fu_224(5),
      I4 => src_kernel_win_0_va_19_fu_228(6),
      I5 => src_kernel_win_0_va_16_fu_216(5),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_5_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_2_n_0\,
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9_n_0\,
      I2 => src_kernel_win_0_va_24_reg_2655(6),
      I3 => src_kernel_win_0_va_18_fu_224(4),
      I4 => src_kernel_win_0_va_19_fu_228(5),
      I5 => src_kernel_win_0_va_16_fu_216(4),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_6_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_3_n_0\,
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_10_n_0\,
      I2 => src_kernel_win_0_va_24_reg_2655(5),
      I3 => src_kernel_win_0_va_18_fu_224(3),
      I4 => src_kernel_win_0_va_19_fu_228(4),
      I5 => src_kernel_win_0_va_16_fu_216(3),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_7_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_4_n_0\,
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_11_n_0\,
      I2 => src_kernel_win_0_va_24_reg_2655(4),
      I3 => src_kernel_win_0_va_18_fu_224(2),
      I4 => src_kernel_win_0_va_19_fu_228(3),
      I5 => src_kernel_win_0_va_16_fu_216(2),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_8_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_16_fu_216(5),
      I1 => src_kernel_win_0_va_18_fu_224(5),
      I2 => src_kernel_win_0_va_19_fu_228(6),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_9_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_n_0\,
      CO(3) => \NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_1\,
      CO(1) => \NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_1_n_0\,
      DI(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2_n_0\,
      O(3 downto 2) => \NLW_p_Val2_10_0_4_fu_1475_p2__1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \p_Val2_10_0_4_fu_1475_p2__0\(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_3_n_0\,
      S(0) => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_4_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2B00"
    )
        port map (
      I0 => src_kernel_win_0_va_16_fu_216(6),
      I1 => src_kernel_win_0_va_19_fu_228(7),
      I2 => src_kernel_win_0_va_18_fu_224(6),
      I3 => src_kernel_win_0_va_18_fu_224(7),
      I4 => src_kernel_win_0_va_16_fu_216(7),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_1_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => src_kernel_win_0_va_24_reg_2655(7),
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry__0_i_12_n_0\,
      I2 => src_kernel_win_0_va_16_fu_216(5),
      I3 => src_kernel_win_0_va_19_fu_228(6),
      I4 => src_kernel_win_0_va_18_fu_224(5),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8E71FF"
    )
        port map (
      I0 => src_kernel_win_0_va_18_fu_224(6),
      I1 => src_kernel_win_0_va_19_fu_228(7),
      I2 => src_kernel_win_0_va_16_fu_216(6),
      I3 => src_kernel_win_0_va_18_fu_224(7),
      I4 => src_kernel_win_0_va_16_fu_216(7),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_3_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_2_n_0\,
      I1 => src_kernel_win_0_va_16_fu_216(7),
      I2 => src_kernel_win_0_va_18_fu_224(7),
      I3 => src_kernel_win_0_va_18_fu_224(6),
      I4 => src_kernel_win_0_va_19_fu_228(7),
      I5 => src_kernel_win_0_va_16_fu_216(6),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_i_4_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => src_kernel_win_0_va_24_reg_2655(2),
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_8_n_0\,
      I2 => src_kernel_win_0_va_16_fu_216(0),
      I3 => src_kernel_win_0_va_19_fu_228(1),
      I4 => src_kernel_win_0_va_18_fu_224(0),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_1_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEEBBE8228EBBE"
    )
        port map (
      I0 => src_kernel_win_0_va_24_reg_2655(1),
      I1 => src_kernel_win_0_va_19_fu_228(1),
      I2 => src_kernel_win_0_va_18_fu_224(0),
      I3 => src_kernel_win_0_va_16_fu_216(0),
      I4 => src_kernel_win_0_va_19_fu_228(0),
      I5 => src_kernel_win_0_va_24_reg_2655(0),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_2_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_228(0),
      I1 => src_kernel_win_0_va_24_reg_2655(0),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_3_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_1_n_0\,
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_9_n_0\,
      I2 => src_kernel_win_0_va_24_reg_2655(3),
      I3 => src_kernel_win_0_va_18_fu_224(1),
      I4 => src_kernel_win_0_va_19_fu_228(2),
      I5 => src_kernel_win_0_va_16_fu_216(1),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_4_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_2_n_0\,
      I1 => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_8_n_0\,
      I2 => src_kernel_win_0_va_24_reg_2655(2),
      I3 => src_kernel_win_0_va_18_fu_224(0),
      I4 => src_kernel_win_0_va_19_fu_228(1),
      I5 => src_kernel_win_0_va_16_fu_216(0),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_5_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22D2DD22DD2D22D"
    )
        port map (
      I0 => src_kernel_win_0_va_19_fu_228(0),
      I1 => src_kernel_win_0_va_24_reg_2655(0),
      I2 => src_kernel_win_0_va_24_reg_2655(1),
      I3 => src_kernel_win_0_va_16_fu_216(0),
      I4 => src_kernel_win_0_va_18_fu_224(0),
      I5 => src_kernel_win_0_va_19_fu_228(1),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_6_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_24_reg_2655(0),
      I1 => src_kernel_win_0_va_19_fu_228(0),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_7_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_16_fu_216(1),
      I1 => src_kernel_win_0_va_18_fu_224(1),
      I2 => src_kernel_win_0_va_19_fu_228(2),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_8_n_0\
    );
\p_Val2_10_0_4_fu_1475_p2__1_carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_16_fu_216(2),
      I1 => src_kernel_win_0_va_18_fu_224(2),
      I2 => src_kernel_win_0_va_19_fu_228(3),
      O => \p_Val2_10_0_4_fu_1475_p2__1_carry_i_9_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_10_1_4_fu_1658_p2__1_carry_n_0\,
      CO(2) => \p_Val2_10_1_4_fu_1658_p2__1_carry_n_1\,
      CO(1) => \p_Val2_10_1_4_fu_1658_p2__1_carry_n_2\,
      CO(0) => \p_Val2_10_1_4_fu_1658_p2__1_carry_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_10_1_4_fu_1658_p2__1_carry_i_1_n_0\,
      DI(2) => r_V_7_1_1_reg_2666(3),
      DI(1) => tmp2_reg_2671(2),
      DI(0) => '0',
      O(3 downto 0) => p_Val2_10_1_4_fu_1658_p2(4 downto 1),
      S(3) => \p_Val2_10_1_4_fu_1658_p2__1_carry_i_2_n_0\,
      S(2) => \p_Val2_10_1_4_fu_1658_p2__1_carry_i_3_n_0\,
      S(1) => \p_Val2_10_1_4_fu_1658_p2__1_carry_i_4_n_0\,
      S(0) => p_Val2_10_1_reg_2661(1)
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_1_4_fu_1658_p2__1_carry_n_0\,
      CO(3) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_0\,
      CO(2) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_1\,
      CO(1) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_2\,
      CO(0) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1_n_0\,
      DI(2) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2_n_0\,
      DI(1) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3_n_0\,
      DI(0) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4_n_0\,
      O(3 downto 0) => p_Val2_10_1_4_fu_1658_p2(8 downto 5),
      S(3) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_5_n_0\,
      S(2) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_6_n_0\,
      S(1) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_7_n_0\,
      S(0) => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_8_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(7),
      I1 => tmp2_reg_2671(7),
      I2 => r_V_7_1_1_reg_2666(7),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(6),
      I1 => tmp2_reg_2671(6),
      I2 => r_V_7_1_1_reg_2666(6),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(5),
      I1 => tmp2_reg_2671(5),
      I2 => r_V_7_1_1_reg_2666(5),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(4),
      I1 => tmp2_reg_2671(4),
      I2 => r_V_7_1_1_reg_2666(4),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(8),
      I1 => tmp2_reg_2671(8),
      I2 => r_V_7_1_1_reg_2666(8),
      I3 => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_1_n_0\,
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_5_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(7),
      I1 => tmp2_reg_2671(7),
      I2 => r_V_7_1_1_reg_2666(7),
      I3 => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_2_n_0\,
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_6_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(6),
      I1 => tmp2_reg_2671(6),
      I2 => r_V_7_1_1_reg_2666(6),
      I3 => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_3_n_0\,
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_7_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(5),
      I1 => tmp2_reg_2671(5),
      I2 => r_V_7_1_1_reg_2666(5),
      I3 => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_4_n_0\,
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_i_8_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_1_4_fu_1658_p2__1_carry__0_n_0\,
      CO(3) => \NLW_p_Val2_10_1_4_fu_1658_p2__1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_1\,
      CO(1) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_2\,
      CO(0) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1_n_0\,
      DI(1) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2_n_0\,
      DI(0) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3_n_0\,
      O(3 downto 0) => p_Val2_10_1_4_fu_1658_p2(12 downto 9),
      S(3) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_4_n_0\,
      S(2) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_5_n_0\,
      S(1) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_6_n_0\,
      S(0) => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_7_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(10),
      I1 => tmp2_reg_2671(10),
      I2 => r_V_7_1_1_reg_2666(10),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(9),
      I1 => tmp2_reg_2671(9),
      I2 => r_V_7_1_1_reg_2666(9),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(8),
      I1 => tmp2_reg_2671(8),
      I2 => r_V_7_1_1_reg_2666(8),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(11),
      I1 => tmp2_reg_2671(11),
      I2 => r_V_7_1_1_reg_2666(11),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_4_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_1_n_0\,
      I1 => tmp2_reg_2671(11),
      I2 => p_Val2_10_1_reg_2661(11),
      I3 => r_V_7_1_1_reg_2666(11),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_5_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(10),
      I1 => tmp2_reg_2671(10),
      I2 => r_V_7_1_1_reg_2666(10),
      I3 => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_2_n_0\,
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_6_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(9),
      I1 => tmp2_reg_2671(9),
      I2 => r_V_7_1_1_reg_2666(9),
      I3 => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_3_n_0\,
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry__1_i_7_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_V_7_1_1_reg_2666(4),
      I1 => p_Val2_10_1_reg_2661(4),
      I2 => tmp2_reg_2671(4),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry_i_1_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(4),
      I1 => tmp2_reg_2671(4),
      I2 => r_V_7_1_1_reg_2666(4),
      I3 => tmp2_reg_2671(3),
      I4 => p_Val2_10_1_reg_2661(3),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry_i_2_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_Val2_10_1_reg_2661(3),
      I1 => tmp2_reg_2671(3),
      I2 => r_V_7_1_1_reg_2666(3),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry_i_3_n_0\
    );
\p_Val2_10_1_4_fu_1658_p2__1_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp2_reg_2671(2),
      I1 => p_Val2_10_1_reg_2661(2),
      O => \p_Val2_10_1_4_fu_1658_p2__1_carry_i_4_n_0\
    );
p_Val2_10_1_fu_1507_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_10_1_fu_1507_p2_carry_n_0,
      CO(2) => p_Val2_10_1_fu_1507_p2_carry_n_1,
      CO(1) => p_Val2_10_1_fu_1507_p2_carry_n_2,
      CO(0) => p_Val2_10_1_fu_1507_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \p_Val2_10_0_4_fu_1475_p2__0\(4 downto 3),
      DI(1) => src_kernel_win_0_va_15_fu_212(0),
      DI(0) => '0',
      O(3 downto 0) => p_Val2_10_1_fu_1507_p2(4 downto 1),
      S(3) => p_Val2_10_1_fu_1507_p2_carry_i_1_n_0,
      S(2) => p_Val2_10_1_fu_1507_p2_carry_i_2_n_0,
      S(1) => p_Val2_10_1_fu_1507_p2_carry_i_3_n_0,
      S(0) => \p_Val2_10_0_4_fu_1475_p2__0\(1)
    );
\p_Val2_10_1_fu_1507_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_10_1_fu_1507_p2_carry_n_0,
      CO(3) => \p_Val2_10_1_fu_1507_p2_carry__0_n_0\,
      CO(2) => \p_Val2_10_1_fu_1507_p2_carry__0_n_1\,
      CO(1) => \p_Val2_10_1_fu_1507_p2_carry__0_n_2\,
      CO(0) => \p_Val2_10_1_fu_1507_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_Val2_10_0_4_fu_1475_p2__0\(8 downto 5),
      O(3 downto 0) => p_Val2_10_1_fu_1507_p2(8 downto 5),
      S(3) => \p_Val2_10_1_fu_1507_p2_carry__0_i_1_n_0\,
      S(2) => \p_Val2_10_1_fu_1507_p2_carry__0_i_2_n_0\,
      S(1) => \p_Val2_10_1_fu_1507_p2_carry__0_i_3_n_0\,
      S(0) => \p_Val2_10_1_fu_1507_p2_carry__0_i_4_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(6),
      I1 => \p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0\,
      I2 => \p_Val2_10_0_4_fu_1475_p2__0\(8),
      O => \p_Val2_10_1_fu_1507_p2_carry__0_i_1_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(5),
      I1 => \p_Val2_10_1_fu_1507_p2_carry__0_i_6_n_0\,
      I2 => \p_Val2_10_0_4_fu_1475_p2__0\(7),
      O => \p_Val2_10_1_fu_1507_p2_carry__0_i_2_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(4),
      I1 => src_kernel_win_0_va_15_fu_212(2),
      I2 => src_kernel_win_0_va_15_fu_212(1),
      I3 => src_kernel_win_0_va_15_fu_212(0),
      I4 => src_kernel_win_0_va_15_fu_212(3),
      I5 => \p_Val2_10_0_4_fu_1475_p2__0\(6),
      O => \p_Val2_10_1_fu_1507_p2_carry__0_i_3_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(3),
      I1 => src_kernel_win_0_va_15_fu_212(0),
      I2 => src_kernel_win_0_va_15_fu_212(1),
      I3 => src_kernel_win_0_va_15_fu_212(2),
      I4 => \p_Val2_10_0_4_fu_1475_p2__0\(5),
      O => \p_Val2_10_1_fu_1507_p2_carry__0_i_4_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(4),
      I1 => src_kernel_win_0_va_15_fu_212(2),
      I2 => src_kernel_win_0_va_15_fu_212(1),
      I3 => src_kernel_win_0_va_15_fu_212(0),
      I4 => src_kernel_win_0_va_15_fu_212(3),
      I5 => src_kernel_win_0_va_15_fu_212(5),
      O => \p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(3),
      I1 => src_kernel_win_0_va_15_fu_212(0),
      I2 => src_kernel_win_0_va_15_fu_212(1),
      I3 => src_kernel_win_0_va_15_fu_212(2),
      I4 => src_kernel_win_0_va_15_fu_212(4),
      O => \p_Val2_10_1_fu_1507_p2_carry__0_i_6_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_1_fu_1507_p2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_10_1_fu_1507_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_10_1_fu_1507_p2_carry__1_n_2\,
      CO(0) => \p_Val2_10_1_fu_1507_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_1\,
      DI(0) => \p_Val2_10_0_4_fu_1475_p2__0\(9),
      O(3) => \NLW_p_Val2_10_1_fu_1507_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_Val2_10_1_fu_1507_p2(11 downto 9),
      S(3 downto 2) => B"01",
      S(1) => \p_Val2_10_1_fu_1507_p2_carry__1_i_1_n_0\,
      S(0) => \p_Val2_10_1_fu_1507_p2_carry__1_i_2_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(7),
      I1 => \p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0\,
      I2 => src_kernel_win_0_va_15_fu_212(6),
      I3 => \p_Val2_10_0_4_fu_1475_p2__1_carry__1_n_1\,
      O => \p_Val2_10_1_fu_1507_p2_carry__1_i_1_n_0\
    );
\p_Val2_10_1_fu_1507_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(7),
      I1 => \p_Val2_10_1_fu_1507_p2_carry__0_i_5_n_0\,
      I2 => src_kernel_win_0_va_15_fu_212(6),
      I3 => \p_Val2_10_0_4_fu_1475_p2__0\(9),
      O => \p_Val2_10_1_fu_1507_p2_carry__1_i_2_n_0\
    );
p_Val2_10_1_fu_1507_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(2),
      I1 => src_kernel_win_0_va_15_fu_212(1),
      I2 => src_kernel_win_0_va_15_fu_212(0),
      I3 => \p_Val2_10_0_4_fu_1475_p2__0\(4),
      O => p_Val2_10_1_fu_1507_p2_carry_i_1_n_0
    );
p_Val2_10_1_fu_1507_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(1),
      I1 => src_kernel_win_0_va_15_fu_212(0),
      I2 => \p_Val2_10_0_4_fu_1475_p2__0\(3),
      O => p_Val2_10_1_fu_1507_p2_carry_i_2_n_0
    );
p_Val2_10_1_fu_1507_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_15_fu_212(0),
      I1 => \p_Val2_10_0_4_fu_1475_p2__0\(2),
      O => p_Val2_10_1_fu_1507_p2_carry_i_3_n_0
    );
\p_Val2_10_1_reg_2661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_0_4_fu_1475_p2(0),
      Q => p_Val2_10_1_reg_2661(0),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(10),
      Q => p_Val2_10_1_reg_2661(10),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(11),
      Q => p_Val2_10_1_reg_2661(11),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(1),
      Q => p_Val2_10_1_reg_2661(1),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(2),
      Q => p_Val2_10_1_reg_2661(2),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(3),
      Q => p_Val2_10_1_reg_2661(3),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(4),
      Q => p_Val2_10_1_reg_2661(4),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(5),
      Q => p_Val2_10_1_reg_2661(5),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(6),
      Q => p_Val2_10_1_reg_2661(6),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(7),
      Q => p_Val2_10_1_reg_2661(7),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(8),
      Q => p_Val2_10_1_reg_2661(8),
      R => '0'
    );
\p_Val2_10_1_reg_2661_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => p_Val2_10_1_fu_1507_p2(9),
      Q => p_Val2_10_1_reg_2661(9),
      R => '0'
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_0\,
      CO(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_1\,
      CO(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_2\,
      CO(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => r_V_7_2_1_fu_1736_p2(5 downto 4),
      DI(1 downto 0) => src_kernel_win_0_va_10_fu_192(1 downto 0),
      O(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_4\,
      O(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_5\,
      O(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_6\,
      O(0) => \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry_O_UNCONNECTED\(0),
      S(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry_i_1_n_0\,
      S(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry_i_2_n_0\,
      S(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry_i_3_n_0\,
      S(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry_i_4_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_0\,
      CO(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_0\,
      CO(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_1\,
      CO(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_2\,
      CO(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_7_2_1_fu_1736_p2(9 downto 6),
      O(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_4\,
      O(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_5\,
      O(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_6\,
      O(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_7\,
      S(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_1_n_0\,
      S(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_2_n_0\,
      S(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_3_n_0\,
      S(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_4_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_1_fu_1736_p2(9),
      I1 => p_Val2_10_2_fu_1702_p2(9),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_1_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_1_fu_1736_p2(8),
      I1 => p_Val2_10_2_fu_1702_p2(8),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_2_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_1_fu_1736_p2(7),
      I1 => p_Val2_10_2_fu_1702_p2(7),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_3_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_1_fu_1736_p2(6),
      I1 => p_Val2_10_2_fu_1702_p2(6),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_i_4_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_0\,
      CO(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_0\,
      CO(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_1\,
      CO(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_2\,
      CO(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => p_Val2_10_2_fu_1702_p2(12),
      DI(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_n_3\,
      DI(1 downto 0) => r_V_7_2_1_fu_1736_p2(11 downto 10),
      O(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_4\,
      O(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_5\,
      O(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_6\,
      O(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_7\,
      S(3) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_2_n_0\,
      S(2) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_3_n_0\,
      S(1) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_4_n_0\,
      S(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_5_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_7_2_1_fu_1736_p2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_10_2_fu_1702_p2(12),
      I1 => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_n_3\,
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_2_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_10_2_fu_1702_p2(12),
      I1 => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_1_n_3\,
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_3_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_1_fu_1736_p2(11),
      I1 => p_Val2_10_2_fu_1702_p2(11),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_4_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_1_fu_1736_p2(10),
      I1 => p_Val2_10_2_fu_1702_p2(10),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_5_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_2_2_fu_1746_p2_carry__1_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__1_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_0\,
      CO(3 downto 0) => \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_Val2_10_2_2_fu_1746_p2__34_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_Val2_10_2_2_fu_1746_p2__34_carry__2_n_7\,
      S(3 downto 0) => B"0001"
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_1_fu_1736_p2(5),
      I1 => p_Val2_10_2_fu_1702_p2(5),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry_i_1_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_1_fu_1736_p2(4),
      I1 => p_Val2_10_2_fu_1702_p2(4),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry_i_2_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(1),
      I1 => p_Val2_10_2_fu_1702_p2(3),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry_i_3_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2__34_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(0),
      I1 => p_Val2_10_2_fu_1702_p2(2),
      O => \p_Val2_10_2_2_fu_1746_p2__34_carry_i_4_n_0\
    );
p_Val2_10_2_2_fu_1746_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_10_2_2_fu_1746_p2_carry_n_0,
      CO(2) => p_Val2_10_2_2_fu_1746_p2_carry_n_1,
      CO(1) => p_Val2_10_2_2_fu_1746_p2_carry_n_2,
      CO(0) => p_Val2_10_2_2_fu_1746_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => r_V_7_2_fu_1692_p2(4 downto 3),
      DI(1 downto 0) => src_kernel_win_0_va_11_fu_196(1 downto 0),
      O(3 downto 1) => p_Val2_10_2_fu_1702_p2(4 downto 2),
      O(0) => NLW_p_Val2_10_2_2_fu_1746_p2_carry_O_UNCONNECTED(0),
      S(3) => p_Val2_10_2_2_fu_1746_p2_carry_i_1_n_0,
      S(2) => p_Val2_10_2_2_fu_1746_p2_carry_i_2_n_0,
      S(1) => p_Val2_10_2_2_fu_1746_p2_carry_i_3_n_0,
      S(0) => p_Val2_10_2_2_fu_1746_p2_carry_i_4_n_0
    );
\p_Val2_10_2_2_fu_1746_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_10_2_2_fu_1746_p2_carry_n_0,
      CO(3) => \p_Val2_10_2_2_fu_1746_p2_carry__0_n_0\,
      CO(2) => \p_Val2_10_2_2_fu_1746_p2_carry__0_n_1\,
      CO(1) => \p_Val2_10_2_2_fu_1746_p2_carry__0_n_2\,
      CO(0) => \p_Val2_10_2_2_fu_1746_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_7_2_fu_1692_p2(8 downto 5),
      O(3 downto 0) => p_Val2_10_2_fu_1702_p2(8 downto 5),
      S(3) => \p_Val2_10_2_2_fu_1746_p2_carry__0_i_1_n_0\,
      S(2) => \p_Val2_10_2_2_fu_1746_p2_carry__0_i_2_n_0\,
      S(1) => \p_Val2_10_2_2_fu_1746_p2_carry__0_i_3_n_0\,
      S(0) => \p_Val2_10_2_2_fu_1746_p2_carry__0_i_4_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_fu_1692_p2(8),
      I1 => p_Val2_10_1_4_fu_1658_p2(8),
      O => \p_Val2_10_2_2_fu_1746_p2_carry__0_i_1_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_fu_1692_p2(7),
      I1 => p_Val2_10_1_4_fu_1658_p2(7),
      O => \p_Val2_10_2_2_fu_1746_p2_carry__0_i_2_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_fu_1692_p2(6),
      I1 => p_Val2_10_1_4_fu_1658_p2(6),
      O => \p_Val2_10_2_2_fu_1746_p2_carry__0_i_3_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_fu_1692_p2(5),
      I1 => p_Val2_10_1_4_fu_1658_p2(5),
      O => \p_Val2_10_2_2_fu_1746_p2_carry__0_i_4_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_2_2_fu_1746_p2_carry__0_n_0\,
      CO(3) => \p_Val2_10_2_2_fu_1746_p2_carry__1_n_0\,
      CO(2) => \p_Val2_10_2_2_fu_1746_p2_carry__1_n_1\,
      CO(1) => \p_Val2_10_2_2_fu_1746_p2_carry__1_n_2\,
      CO(0) => \p_Val2_10_2_2_fu_1746_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => p_Val2_10_1_4_fu_1658_p2(11),
      DI(2) => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_n_3\,
      DI(1 downto 0) => r_V_7_2_fu_1692_p2(10 downto 9),
      O(3 downto 0) => p_Val2_10_2_fu_1702_p2(12 downto 9),
      S(3) => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_2_n_0\,
      S(2) => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_3_n_0\,
      S(1) => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_4_n_0\,
      S(0) => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_5_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_7_2_fu_1692_p2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\p_Val2_10_2_2_fu_1746_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_10_1_4_fu_1658_p2(11),
      I1 => p_Val2_10_1_4_fu_1658_p2(12),
      O => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_2_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_10_1_4_fu_1658_p2(11),
      I1 => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_1_n_3\,
      O => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_3_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_fu_1692_p2(10),
      I1 => p_Val2_10_1_4_fu_1658_p2(10),
      O => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_4_n_0\
    );
\p_Val2_10_2_2_fu_1746_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_fu_1692_p2(9),
      I1 => p_Val2_10_1_4_fu_1658_p2(9),
      O => \p_Val2_10_2_2_fu_1746_p2_carry__1_i_5_n_0\
    );
p_Val2_10_2_2_fu_1746_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_fu_1692_p2(4),
      I1 => p_Val2_10_1_4_fu_1658_p2(4),
      O => p_Val2_10_2_2_fu_1746_p2_carry_i_1_n_0
    );
p_Val2_10_2_2_fu_1746_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_fu_1692_p2(3),
      I1 => p_Val2_10_1_4_fu_1658_p2(3),
      O => p_Val2_10_2_2_fu_1746_p2_carry_i_2_n_0
    );
p_Val2_10_2_2_fu_1746_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(1),
      I1 => p_Val2_10_1_4_fu_1658_p2(2),
      O => p_Val2_10_2_2_fu_1746_p2_carry_i_3_n_0
    );
p_Val2_10_2_2_fu_1746_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(0),
      I1 => p_Val2_10_1_4_fu_1658_p2(1),
      O => p_Val2_10_2_2_fu_1746_p2_carry_i_4_n_0
    );
\p_Val2_10_2_2_reg_2676_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_7\,
      Q => p_Val2_10_2_2_reg_2676(10),
      R => '0'
    );
\p_Val2_10_2_2_reg_2676_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_6\,
      Q => p_Val2_10_2_2_reg_2676(11),
      R => '0'
    );
\p_Val2_10_2_2_reg_2676_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_5\,
      Q => p_Val2_10_2_2_reg_2676(12),
      R => '0'
    );
\p_Val2_10_2_2_reg_2676_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__1_n_4\,
      Q => p_Val2_10_2_2_reg_2676(13),
      R => '0'
    );
\p_Val2_10_2_2_reg_2676_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__2_n_7\,
      Q => p_Val2_10_2_2_reg_2676(14),
      R => '0'
    );
\p_Val2_10_2_2_reg_2676_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_5\,
      Q => p_Val2_10_2_2_reg_2676(8),
      R => '0'
    );
\p_Val2_10_2_2_reg_2676_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_4\,
      Q => p_Val2_10_2_2_reg_2676(9),
      R => '0'
    );
p_Val2_10_2_3_fu_2142_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_Val2_10_2_3_fu_2142_p2_carry_n_0,
      CO(2) => p_Val2_10_2_3_fu_2142_p2_carry_n_1,
      CO(1) => p_Val2_10_2_3_fu_2142_p2_carry_n_2,
      CO(0) => p_Val2_10_2_3_fu_2142_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => tmp_60_reg_2686(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => p_Val2_10_2_3_fu_2142_p2(4 downto 1),
      S(3) => p_Val2_10_2_3_fu_2142_p2_carry_i_1_n_0,
      S(2) => p_Val2_10_2_3_fu_2142_p2_carry_i_2_n_0,
      S(1) => p_Val2_10_2_3_fu_2142_p2_carry_i_3_n_0,
      S(0) => tmp_60_reg_2686(1)
    );
\p_Val2_10_2_3_fu_2142_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_Val2_10_2_3_fu_2142_p2_carry_n_0,
      CO(3) => \p_Val2_10_2_3_fu_2142_p2_carry__0_n_0\,
      CO(2) => \p_Val2_10_2_3_fu_2142_p2_carry__0_n_1\,
      CO(1) => \p_Val2_10_2_3_fu_2142_p2_carry__0_n_2\,
      CO(0) => \p_Val2_10_2_3_fu_2142_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => p_Val2_10_2_2_reg_2676(8),
      DI(2 downto 0) => tmp_60_reg_2686(7 downto 5),
      O(3 downto 0) => p_Val2_10_2_3_fu_2142_p2(8 downto 5),
      S(3) => \p_Val2_10_2_3_fu_2142_p2_carry__0_i_1_n_0\,
      S(2) => \p_Val2_10_2_3_fu_2142_p2_carry__0_i_2_n_0\,
      S(1) => \p_Val2_10_2_3_fu_2142_p2_carry__0_i_3_n_0\,
      S(0) => \p_Val2_10_2_3_fu_2142_p2_carry__0_i_4_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_10_2_2_reg_2676(8),
      I1 => r_V_7_2_3_reg_2681(8),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__0_i_1_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(7),
      I1 => tmp_61_reg_2691(7),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__0_i_2_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(6),
      I1 => tmp_61_reg_2691(6),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__0_i_3_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(5),
      I1 => tmp_61_reg_2691(5),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__0_i_4_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_2_3_fu_2142_p2_carry__0_n_0\,
      CO(3) => \p_Val2_10_2_3_fu_2142_p2_carry__1_n_0\,
      CO(2) => \p_Val2_10_2_3_fu_2142_p2_carry__1_n_1\,
      CO(1) => \p_Val2_10_2_3_fu_2142_p2_carry__1_n_2\,
      CO(0) => \p_Val2_10_2_3_fu_2142_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => r_V_7_2_3_reg_2681(12),
      DI(2 downto 0) => p_Val2_10_2_2_reg_2676(11 downto 9),
      O(3 downto 0) => p_Val2_10_2_3_fu_2142_p2(12 downto 9),
      S(3) => \p_Val2_10_2_3_fu_2142_p2_carry__1_i_1_n_0\,
      S(2) => \p_Val2_10_2_3_fu_2142_p2_carry__1_i_2_n_0\,
      S(1) => \p_Val2_10_2_3_fu_2142_p2_carry__1_i_3_n_0\,
      S(0) => \p_Val2_10_2_3_fu_2142_p2_carry__1_i_4_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_3_reg_2681(12),
      I1 => p_Val2_10_2_2_reg_2676(12),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__1_i_1_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_10_2_2_reg_2676(11),
      I1 => r_V_7_2_3_reg_2681(11),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__1_i_2_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_10_2_2_reg_2676(10),
      I1 => r_V_7_2_3_reg_2681(10),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__1_i_3_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_10_2_2_reg_2676(9),
      I1 => r_V_7_2_3_reg_2681(9),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__1_i_4_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_10_2_3_fu_2142_p2_carry__1_n_0\,
      CO(3) => \NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_10_2_3_fu_2142_p2_carry__2_n_1\,
      CO(1) => \NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_10_2_3_fu_2142_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_Val2_10_2_2_reg_2676(13),
      DI(0) => \p_Val2_10_2_3_fu_2142_p2_carry__2_i_1_n_0\,
      O(3 downto 2) => \NLW_p_Val2_10_2_3_fu_2142_p2_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_Val2_10_2_3_fu_2142_p2(14 downto 13),
      S(3 downto 2) => B"01",
      S(1) => \p_Val2_10_2_3_fu_2142_p2_carry__2_i_2_n_0\,
      S(0) => \p_Val2_10_2_3_fu_2142_p2_carry__2_i_3_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_7_2_3_reg_2681(12),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__2_i_1_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_10_2_2_reg_2676(13),
      I1 => p_Val2_10_2_2_reg_2676(14),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__2_i_2_n_0\
    );
\p_Val2_10_2_3_fu_2142_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_V_7_2_3_reg_2681(12),
      I1 => p_Val2_10_2_2_reg_2676(13),
      O => \p_Val2_10_2_3_fu_2142_p2_carry__2_i_3_n_0\
    );
p_Val2_10_2_3_fu_2142_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(4),
      I1 => tmp_61_reg_2691(4),
      O => p_Val2_10_2_3_fu_2142_p2_carry_i_1_n_0
    );
p_Val2_10_2_3_fu_2142_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(3),
      I1 => tmp_61_reg_2691(3),
      O => p_Val2_10_2_3_fu_2142_p2_carry_i_2_n_0
    );
p_Val2_10_2_3_fu_2142_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(2),
      I1 => tmp_61_reg_2691(2),
      O => p_Val2_10_2_3_fu_2142_p2_carry_i_3_n_0
    );
\p_Val2_1_fu_2224_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_1_fu_2224_p2__0_carry_n_0\,
      CO(2) => \p_Val2_1_fu_2224_p2__0_carry_n_1\,
      CO(1) => \p_Val2_1_fu_2224_p2__0_carry_n_2\,
      CO(0) => \p_Val2_1_fu_2224_p2__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_1_fu_2224_p2__0_carry_i_1_n_0\,
      DI(2) => \p_Val2_1_fu_2224_p2__0_carry_i_2_n_0\,
      DI(1) => \p_Val2_1_fu_2224_p2__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_Val2_1_fu_2224_p2(3 downto 0),
      S(3) => \p_Val2_1_fu_2224_p2__0_carry_i_4_n_0\,
      S(2) => \p_Val2_1_fu_2224_p2__0_carry_i_5_n_0\,
      S(1) => \p_Val2_1_fu_2224_p2__0_carry_i_6_n_0\,
      S(0) => \p_Val2_1_fu_2224_p2__0_carry_i_7_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_1_fu_2224_p2__0_carry_n_0\,
      CO(3) => \NLW_p_Val2_1_fu_2224_p2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_1_fu_2224_p2__0_carry__0_n_1\,
      CO(1) => \p_Val2_1_fu_2224_p2__0_carry__0_n_2\,
      CO(0) => \p_Val2_1_fu_2224_p2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \p_Val2_1_fu_2224_p2__0_carry__0_i_1_n_0\,
      DI(1) => \p_Val2_1_fu_2224_p2__0_carry__0_i_2_n_0\,
      DI(0) => \p_Val2_1_fu_2224_p2__0_carry__0_i_3_n_0\,
      O(3 downto 0) => p_Val2_1_fu_2224_p2(7 downto 4),
      S(3) => \p_Val2_1_fu_2224_p2__0_carry__0_i_4_n_0\,
      S(2) => \p_Val2_1_fu_2224_p2__0_carry__0_i_5_n_0\,
      S(1) => \p_Val2_1_fu_2224_p2__0_carry__0_i_6_n_0\,
      S(0) => \p_Val2_1_fu_2224_p2__0_carry__0_i_7_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(5),
      I1 => tmp23_reg_2726_pp0_iter5_reg(5),
      I2 => tmp18_reg_2742(5),
      O => \p_Val2_1_fu_2224_p2__0_carry__0_i_1_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(4),
      I1 => tmp23_reg_2726_pp0_iter5_reg(4),
      I2 => tmp18_reg_2742(4),
      O => \p_Val2_1_fu_2224_p2__0_carry__0_i_2_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(3),
      I1 => tmp23_reg_2726_pp0_iter5_reg(3),
      I2 => tmp18_reg_2742(3),
      O => \p_Val2_1_fu_2224_p2__0_carry__0_i_3_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp18_reg_2742(6),
      I1 => tmp23_reg_2726_pp0_iter5_reg(6),
      I2 => tmp24_reg_2731_pp0_iter5_reg(6),
      I3 => tmp23_reg_2726_pp0_iter5_reg(7),
      I4 => tmp24_reg_2731_pp0_iter5_reg(7),
      I5 => tmp18_reg_2742(7),
      O => \p_Val2_1_fu_2224_p2__0_carry__0_i_4_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_Val2_1_fu_2224_p2__0_carry__0_i_1_n_0\,
      I1 => tmp23_reg_2726_pp0_iter5_reg(6),
      I2 => tmp24_reg_2731_pp0_iter5_reg(6),
      I3 => tmp18_reg_2742(6),
      O => \p_Val2_1_fu_2224_p2__0_carry__0_i_5_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(5),
      I1 => tmp23_reg_2726_pp0_iter5_reg(5),
      I2 => tmp18_reg_2742(5),
      I3 => \p_Val2_1_fu_2224_p2__0_carry__0_i_2_n_0\,
      O => \p_Val2_1_fu_2224_p2__0_carry__0_i_6_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(4),
      I1 => tmp23_reg_2726_pp0_iter5_reg(4),
      I2 => tmp18_reg_2742(4),
      I3 => \p_Val2_1_fu_2224_p2__0_carry__0_i_3_n_0\,
      O => \p_Val2_1_fu_2224_p2__0_carry__0_i_7_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(2),
      I1 => tmp23_reg_2726_pp0_iter5_reg(2),
      I2 => tmp18_reg_2742(2),
      O => \p_Val2_1_fu_2224_p2__0_carry_i_1_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(1),
      I1 => tmp23_reg_2726_pp0_iter5_reg(1),
      I2 => tmp18_reg_2742(1),
      O => \p_Val2_1_fu_2224_p2__0_carry_i_2_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(0),
      I1 => tmp23_reg_2726_pp0_iter5_reg(0),
      I2 => tmp18_reg_2742(0),
      O => \p_Val2_1_fu_2224_p2__0_carry_i_3_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(3),
      I1 => tmp23_reg_2726_pp0_iter5_reg(3),
      I2 => tmp18_reg_2742(3),
      I3 => \p_Val2_1_fu_2224_p2__0_carry_i_1_n_0\,
      O => \p_Val2_1_fu_2224_p2__0_carry_i_4_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(2),
      I1 => tmp23_reg_2726_pp0_iter5_reg(2),
      I2 => tmp18_reg_2742(2),
      I3 => \p_Val2_1_fu_2224_p2__0_carry_i_2_n_0\,
      O => \p_Val2_1_fu_2224_p2__0_carry_i_5_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(1),
      I1 => tmp23_reg_2726_pp0_iter5_reg(1),
      I2 => tmp18_reg_2742(1),
      I3 => \p_Val2_1_fu_2224_p2__0_carry_i_3_n_0\,
      O => \p_Val2_1_fu_2224_p2__0_carry_i_6_n_0\
    );
\p_Val2_1_fu_2224_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp24_reg_2731_pp0_iter5_reg(0),
      I1 => tmp23_reg_2726_pp0_iter5_reg(0),
      I2 => tmp18_reg_2742(0),
      O => \p_Val2_1_fu_2224_p2__0_carry_i_7_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_Val2_2_fu_2181_p2__2_carry_n_0\,
      CO(2) => \p_Val2_2_fu_2181_p2__2_carry_n_1\,
      CO(1) => \p_Val2_2_fu_2181_p2__2_carry_n_2\,
      CO(0) => \p_Val2_2_fu_2181_p2__2_carry_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_2_fu_2181_p2__2_carry_i_1_n_0\,
      DI(2) => \p_Val2_2_fu_2181_p2__2_carry_i_2_n_0\,
      DI(1) => tmp_62_reg_2701(1),
      DI(0) => tmp14_reg_2716(0),
      O(3 downto 0) => \NLW_p_Val2_2_fu_2181_p2__2_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_2_fu_2181_p2__2_carry_i_3_n_0\,
      S(2) => \p_Val2_2_fu_2181_p2__2_carry_i_4_n_0\,
      S(1) => \p_Val2_2_fu_2181_p2__2_carry_i_5_n_0\,
      S(0) => \p_Val2_2_fu_2181_p2__2_carry_i_6_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_2181_p2__2_carry_n_0\,
      CO(3) => \p_Val2_2_fu_2181_p2__2_carry__0_n_0\,
      CO(2) => \p_Val2_2_fu_2181_p2__2_carry__0_n_1\,
      CO(1) => \p_Val2_2_fu_2181_p2__2_carry__0_n_2\,
      CO(0) => \p_Val2_2_fu_2181_p2__2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_2_fu_2181_p2__2_carry__0_i_1_n_0\,
      DI(2) => \p_Val2_2_fu_2181_p2__2_carry__0_i_2_n_0\,
      DI(1) => \p_Val2_2_fu_2181_p2__2_carry__0_i_3_n_0\,
      DI(0) => \p_Val2_2_fu_2181_p2__2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_p_Val2_2_fu_2181_p2__2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_Val2_2_fu_2181_p2__2_carry__0_i_5_n_0\,
      S(2) => \p_Val2_2_fu_2181_p2__2_carry__0_i_6_n_0\,
      S(1) => \p_Val2_2_fu_2181_p2__2_carry__0_i_7_n_0\,
      S(0) => \p_Val2_2_fu_2181_p2__2_carry__0_i_8_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_62_reg_2701(6),
      I1 => \p_Val2_2_fu_2181_p2__2_carry__0_i_9_n_0\,
      I2 => tmp14_reg_2716(5),
      I3 => tmp12_reg_2711(5),
      I4 => p_Val2_10_2_3_fu_2142_p2(5),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_1_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(5),
      I1 => p_Val2_10_2_3_fu_2142_p2(5),
      I2 => tmp12_reg_2711(5),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_10_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(4),
      I1 => p_Val2_10_2_3_fu_2142_p2(4),
      I2 => tmp12_reg_2711(4),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_11_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(7),
      I1 => p_Val2_10_2_3_fu_2142_p2(7),
      I2 => tmp12_reg_2711(7),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_12_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_62_reg_2701(5),
      I1 => \p_Val2_2_fu_2181_p2__2_carry__0_i_10_n_0\,
      I2 => tmp14_reg_2716(4),
      I3 => tmp12_reg_2711(4),
      I4 => p_Val2_10_2_3_fu_2142_p2(4),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_2_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_62_reg_2701(4),
      I1 => \p_Val2_2_fu_2181_p2__2_carry__0_i_11_n_0\,
      I2 => tmp14_reg_2716(3),
      I3 => tmp12_reg_2711(3),
      I4 => p_Val2_10_2_3_fu_2142_p2(3),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_3_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8888888"
    )
        port map (
      I0 => tmp_62_reg_2701(3),
      I1 => \p_Val2_2_fu_2181_p2__2_carry_i_7_n_0\,
      I2 => p_Val2_10_2_3_fu_2142_p2(1),
      I3 => tmp14_reg_2716(1),
      I4 => tmp_62_reg_2701(2),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_4_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__0_i_1_n_0\,
      I1 => \p_Val2_2_fu_2181_p2__2_carry__0_i_12_n_0\,
      I2 => tmp_62_reg_2701(7),
      I3 => p_Val2_10_2_3_fu_2142_p2(6),
      I4 => tmp12_reg_2711(6),
      I5 => tmp14_reg_2716(6),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_5_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__0_i_2_n_0\,
      I1 => \p_Val2_2_fu_2181_p2__2_carry__0_i_9_n_0\,
      I2 => tmp_62_reg_2701(6),
      I3 => p_Val2_10_2_3_fu_2142_p2(5),
      I4 => tmp12_reg_2711(5),
      I5 => tmp14_reg_2716(5),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_6_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__0_i_3_n_0\,
      I1 => \p_Val2_2_fu_2181_p2__2_carry__0_i_10_n_0\,
      I2 => tmp_62_reg_2701(5),
      I3 => p_Val2_10_2_3_fu_2142_p2(4),
      I4 => tmp12_reg_2711(4),
      I5 => tmp14_reg_2716(4),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_7_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__0_i_4_n_0\,
      I1 => \p_Val2_2_fu_2181_p2__2_carry__0_i_11_n_0\,
      I2 => tmp_62_reg_2701(4),
      I3 => p_Val2_10_2_3_fu_2142_p2(3),
      I4 => tmp12_reg_2711(3),
      I5 => tmp14_reg_2716(3),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_8_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(6),
      I1 => p_Val2_10_2_3_fu_2142_p2(6),
      I2 => tmp12_reg_2711(6),
      O => \p_Val2_2_fu_2181_p2__2_carry__0_i_9_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_2181_p2__2_carry__0_n_0\,
      CO(3) => \p_Val2_2_fu_2181_p2__2_carry__1_n_0\,
      CO(2) => \p_Val2_2_fu_2181_p2__2_carry__1_n_1\,
      CO(1) => \p_Val2_2_fu_2181_p2__2_carry__1_n_2\,
      CO(0) => \p_Val2_2_fu_2181_p2__2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \p_Val2_2_fu_2181_p2__2_carry__1_i_1_n_0\,
      DI(2) => \p_Val2_2_fu_2181_p2__2_carry__1_i_2_n_0\,
      DI(1) => \p_Val2_2_fu_2181_p2__2_carry__1_i_3_n_0\,
      DI(0) => \p_Val2_2_fu_2181_p2__2_carry__1_i_4_n_0\,
      O(3 downto 0) => p_Val2_2_fu_2181_p2(11 downto 8),
      S(3) => \p_Val2_2_fu_2181_p2__2_carry__1_i_5_n_0\,
      S(2) => \p_Val2_2_fu_2181_p2__2_carry__1_i_6_n_0\,
      S(1) => \p_Val2_2_fu_2181_p2__2_carry__1_i_7_n_0\,
      S(0) => \p_Val2_2_fu_2181_p2__2_carry__1_i_8_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_V_7_2_4_reg_2696(10),
      I1 => \p_Val2_2_fu_2181_p2__2_carry__1_i_9_n_0\,
      I2 => tmp14_reg_2716(9),
      I3 => tmp12_reg_2711(9),
      I4 => p_Val2_10_2_3_fu_2142_p2(9),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_1_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(9),
      I1 => p_Val2_10_2_3_fu_2142_p2(9),
      I2 => tmp12_reg_2711(9),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_10_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(8),
      I1 => p_Val2_10_2_3_fu_2142_p2(8),
      I2 => tmp12_reg_2711(8),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_11_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(11),
      I1 => p_Val2_10_2_3_fu_2142_p2(11),
      I2 => tmp12_reg_2711(11),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_12_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_V_7_2_4_reg_2696(9),
      I1 => \p_Val2_2_fu_2181_p2__2_carry__1_i_10_n_0\,
      I2 => tmp14_reg_2716(8),
      I3 => tmp12_reg_2711(8),
      I4 => p_Val2_10_2_3_fu_2142_p2(8),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_2_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => r_V_7_2_4_reg_2696(8),
      I1 => \p_Val2_2_fu_2181_p2__2_carry__1_i_11_n_0\,
      I2 => tmp14_reg_2716(7),
      I3 => tmp12_reg_2711(7),
      I4 => p_Val2_10_2_3_fu_2142_p2(7),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_3_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tmp_62_reg_2701(7),
      I1 => \p_Val2_2_fu_2181_p2__2_carry__0_i_12_n_0\,
      I2 => tmp14_reg_2716(6),
      I3 => tmp12_reg_2711(6),
      I4 => p_Val2_10_2_3_fu_2142_p2(6),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_4_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__1_i_1_n_0\,
      I1 => \p_Val2_2_fu_2181_p2__2_carry__1_i_12_n_0\,
      I2 => r_V_7_2_4_reg_2696(11),
      I3 => p_Val2_10_2_3_fu_2142_p2(10),
      I4 => tmp12_reg_2711(10),
      I5 => tmp14_reg_2716(10),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_5_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__1_i_2_n_0\,
      I1 => \p_Val2_2_fu_2181_p2__2_carry__1_i_9_n_0\,
      I2 => r_V_7_2_4_reg_2696(10),
      I3 => p_Val2_10_2_3_fu_2142_p2(9),
      I4 => tmp12_reg_2711(9),
      I5 => tmp14_reg_2716(9),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_6_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__1_i_3_n_0\,
      I1 => \p_Val2_2_fu_2181_p2__2_carry__1_i_10_n_0\,
      I2 => r_V_7_2_4_reg_2696(9),
      I3 => p_Val2_10_2_3_fu_2142_p2(8),
      I4 => tmp12_reg_2711(8),
      I5 => tmp14_reg_2716(8),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_7_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__1_i_4_n_0\,
      I1 => \p_Val2_2_fu_2181_p2__2_carry__1_i_11_n_0\,
      I2 => r_V_7_2_4_reg_2696(8),
      I3 => p_Val2_10_2_3_fu_2142_p2(7),
      I4 => tmp12_reg_2711(7),
      I5 => tmp14_reg_2716(7),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_8_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(10),
      I1 => p_Val2_10_2_3_fu_2142_p2(10),
      I2 => tmp12_reg_2711(10),
      O => \p_Val2_2_fu_2181_p2__2_carry__1_i_9_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_2181_p2__2_carry__1_n_0\,
      CO(3) => \p_Val2_2_fu_2181_p2__2_carry__2_n_0\,
      CO(2) => \p_Val2_2_fu_2181_p2__2_carry__2_n_1\,
      CO(1) => \p_Val2_2_fu_2181_p2__2_carry__2_n_2\,
      CO(0) => \p_Val2_2_fu_2181_p2__2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_Val2_10_2_3_fu_2142_p2(14 downto 13),
      DI(1) => \p_Val2_2_fu_2181_p2__2_carry__2_i_1_n_0\,
      DI(0) => \p_Val2_2_fu_2181_p2__2_carry__2_i_2_n_0\,
      O(3 downto 0) => p_Val2_2_fu_2181_p2(15 downto 12),
      S(3) => \p_Val2_2_fu_2181_p2__2_carry__2_i_3_n_0\,
      S(2) => \p_Val2_2_fu_2181_p2__2_carry__2_i_4_n_0\,
      S(1) => \p_Val2_2_fu_2181_p2__2_carry__2_i_5_n_0\,
      S(0) => \p_Val2_2_fu_2181_p2__2_carry__2_i_6_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => tmp12_reg_2711(12),
      I1 => p_Val2_10_2_3_fu_2142_p2(12),
      I2 => tmp14_reg_2716(11),
      I3 => tmp12_reg_2711(11),
      I4 => p_Val2_10_2_3_fu_2142_p2(11),
      O => \p_Val2_2_fu_2181_p2__2_carry__2_i_1_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77717111"
    )
        port map (
      I0 => r_V_7_2_4_reg_2696(11),
      I1 => \p_Val2_2_fu_2181_p2__2_carry__1_i_12_n_0\,
      I2 => tmp14_reg_2716(10),
      I3 => tmp12_reg_2711(10),
      I4 => p_Val2_10_2_3_fu_2142_p2(10),
      O => \p_Val2_2_fu_2181_p2__2_carry__2_i_2_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_Val2_10_2_3_fu_2142_p2(14),
      I1 => \p_Val2_10_2_3_fu_2142_p2_carry__2_n_1\,
      O => \p_Val2_2_fu_2181_p2__2_carry__2_i_3_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_10_2_3_fu_2142_p2(13),
      I1 => p_Val2_10_2_3_fu_2142_p2(14),
      O => \p_Val2_2_fu_2181_p2__2_carry__2_i_4_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E00FF8E71FF0071"
    )
        port map (
      I0 => p_Val2_10_2_3_fu_2142_p2(11),
      I1 => tmp12_reg_2711(11),
      I2 => tmp14_reg_2716(11),
      I3 => p_Val2_10_2_3_fu_2142_p2(12),
      I4 => tmp12_reg_2711(12),
      I5 => p_Val2_10_2_3_fu_2142_p2(13),
      O => \p_Val2_2_fu_2181_p2__2_carry__2_i_5_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry__2_i_2_n_0\,
      I1 => tmp12_reg_2711(12),
      I2 => p_Val2_10_2_3_fu_2142_p2(12),
      I3 => p_Val2_10_2_3_fu_2142_p2(11),
      I4 => tmp12_reg_2711(11),
      I5 => tmp14_reg_2716(11),
      O => \p_Val2_2_fu_2181_p2__2_carry__2_i_6_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_Val2_2_fu_2181_p2__2_carry__2_n_0\,
      CO(3 downto 2) => \NLW_p_Val2_2_fu_2181_p2__2_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_Val2_2_fu_2181_p2__2_carry__3_n_2\,
      CO(0) => \p_Val2_2_fu_2181_p2__2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_1\,
      DI(0) => \p_Val2_2_fu_2181_p2__2_carry__3_i_2_n_0\,
      O(3) => \NLW_p_Val2_2_fu_2181_p2__2_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => p_Val2_2_fu_2181_p2(18 downto 16),
      S(3 downto 2) => B"01",
      S(1) => \p_Val2_2_fu_2181_p2__2_carry__3_i_3_n_0\,
      S(0) => \p_Val2_2_fu_2181_p2__2_carry__3_i_4_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__3_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_1\,
      CO(1) => \NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_CO_UNCONNECTED\(1),
      CO(0) => \p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_3\,
      CYINIT => \p_Val2_10_2_3_fu_2142_p2_carry__2_n_1\,
      DI(3 downto 2) => B"00",
      DI(1) => r_V_7_2_3_reg_2681(12),
      DI(0) => '0',
      O(3 downto 2) => \NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => p_Val2_10_2_3_fu_2142_p2(16),
      O(0) => \NLW_p_Val2_2_fu_2181_p2__2_carry__3_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \p_Val2_2_fu_2181_p2__2_carry__3_i_5_n_0\,
      S(0) => '1'
    );
\p_Val2_2_fu_2181_p2__2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_Val2_10_2_3_fu_2142_p2(16),
      I1 => r_V_7_2_4_reg_2696(11),
      O => \p_Val2_2_fu_2181_p2__2_carry__3_i_2_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => p_Val2_10_2_3_fu_2142_p2(16),
      I1 => r_V_7_2_4_reg_2696(11),
      I2 => \p_Val2_2_fu_2181_p2__2_carry__3_i_1_n_1\,
      O => \p_Val2_2_fu_2181_p2__2_carry__3_i_3_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_Val2_10_2_3_fu_2142_p2(16),
      I1 => r_V_7_2_4_reg_2696(11),
      I2 => \p_Val2_10_2_3_fu_2142_p2_carry__2_n_1\,
      O => \p_Val2_2_fu_2181_p2__2_carry__3_i_4_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry__3_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_V_7_2_3_reg_2681(12),
      O => \p_Val2_2_fu_2181_p2__2_carry__3_i_5_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => p_Val2_10_2_3_fu_2142_p2(1),
      I1 => tmp14_reg_2716(1),
      I2 => tmp_62_reg_2701(2),
      I3 => tmp_62_reg_2701(3),
      I4 => \p_Val2_2_fu_2181_p2__2_carry_i_7_n_0\,
      O => \p_Val2_2_fu_2181_p2__2_carry_i_1_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(2),
      I1 => p_Val2_10_2_3_fu_2142_p2(2),
      I2 => tmp12_reg_2711(2),
      O => \p_Val2_2_fu_2181_p2__2_carry_i_2_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \p_Val2_2_fu_2181_p2__2_carry_i_7_n_0\,
      I1 => tmp_62_reg_2701(3),
      I2 => \p_Val2_2_fu_2181_p2__2_carry_i_8_n_0\,
      I3 => tmp14_reg_2716(2),
      I4 => tmp12_reg_2711(2),
      I5 => p_Val2_10_2_3_fu_2142_p2(2),
      O => \p_Val2_2_fu_2181_p2__2_carry_i_3_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669966996"
    )
        port map (
      I0 => tmp12_reg_2711(2),
      I1 => p_Val2_10_2_3_fu_2142_p2(2),
      I2 => tmp14_reg_2716(2),
      I3 => tmp_62_reg_2701(2),
      I4 => p_Val2_10_2_3_fu_2142_p2(1),
      I5 => tmp14_reg_2716(1),
      O => \p_Val2_2_fu_2181_p2__2_carry_i_4_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_Val2_10_2_3_fu_2142_p2(1),
      I1 => tmp14_reg_2716(1),
      I2 => tmp_62_reg_2701(1),
      O => \p_Val2_2_fu_2181_p2__2_carry_i_5_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_2716(0),
      I1 => tmp_60_reg_2686(0),
      O => \p_Val2_2_fu_2181_p2__2_carry_i_6_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp14_reg_2716(3),
      I1 => p_Val2_10_2_3_fu_2142_p2(3),
      I2 => tmp12_reg_2711(3),
      O => \p_Val2_2_fu_2181_p2__2_carry_i_7_n_0\
    );
\p_Val2_2_fu_2181_p2__2_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_62_reg_2701(2),
      I1 => tmp14_reg_2716(1),
      I2 => p_Val2_10_2_3_fu_2142_p2(1),
      O => \p_Val2_2_fu_2181_p2__2_carry_i_8_n_0\
    );
\r_V_7_1_1_reg_2666[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_0_va_14_fu_208(6),
      I1 => \r_V_7_1_1_reg_2666[11]_i_2_n_0\,
      I2 => src_kernel_win_0_va_14_fu_208(7),
      O => \r_V_7_1_1_reg_2666[10]_i_1_n_0\
    );
\r_V_7_1_1_reg_2666[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => src_kernel_win_0_va_14_fu_208(7),
      I1 => src_kernel_win_0_va_14_fu_208(6),
      I2 => \r_V_7_1_1_reg_2666[11]_i_2_n_0\,
      O => \r_V_7_1_1_reg_2666[11]_i_1_n_0\
    );
\r_V_7_1_1_reg_2666[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => src_kernel_win_0_va_14_fu_208(4),
      I1 => src_kernel_win_0_va_14_fu_208(2),
      I2 => src_kernel_win_0_va_14_fu_208(0),
      I3 => src_kernel_win_0_va_14_fu_208(1),
      I4 => src_kernel_win_0_va_14_fu_208(3),
      I5 => src_kernel_win_0_va_14_fu_208(5),
      O => \r_V_7_1_1_reg_2666[11]_i_2_n_0\
    );
\r_V_7_1_1_reg_2666[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_14_fu_208(0),
      I1 => src_kernel_win_0_va_14_fu_208(1),
      O => \r_V_7_1_1_reg_2666[4]_i_1_n_0\
    );
\r_V_7_1_1_reg_2666[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => src_kernel_win_0_va_14_fu_208(1),
      I1 => src_kernel_win_0_va_14_fu_208(0),
      I2 => src_kernel_win_0_va_14_fu_208(2),
      O => \r_V_7_1_1_reg_2666[5]_i_1_n_0\
    );
\r_V_7_1_1_reg_2666[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => src_kernel_win_0_va_14_fu_208(2),
      I1 => src_kernel_win_0_va_14_fu_208(0),
      I2 => src_kernel_win_0_va_14_fu_208(1),
      I3 => src_kernel_win_0_va_14_fu_208(3),
      O => \r_V_7_1_1_reg_2666[6]_i_1_n_0\
    );
\r_V_7_1_1_reg_2666[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => src_kernel_win_0_va_14_fu_208(3),
      I1 => src_kernel_win_0_va_14_fu_208(1),
      I2 => src_kernel_win_0_va_14_fu_208(0),
      I3 => src_kernel_win_0_va_14_fu_208(2),
      I4 => src_kernel_win_0_va_14_fu_208(4),
      O => \r_V_7_1_1_reg_2666[7]_i_1_n_0\
    );
\r_V_7_1_1_reg_2666[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => src_kernel_win_0_va_14_fu_208(4),
      I1 => src_kernel_win_0_va_14_fu_208(2),
      I2 => src_kernel_win_0_va_14_fu_208(0),
      I3 => src_kernel_win_0_va_14_fu_208(1),
      I4 => src_kernel_win_0_va_14_fu_208(3),
      I5 => src_kernel_win_0_va_14_fu_208(5),
      O => \r_V_7_1_1_reg_2666[8]_i_1_n_0\
    );
\r_V_7_1_1_reg_2666[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \r_V_7_1_1_reg_2666[11]_i_2_n_0\,
      I1 => src_kernel_win_0_va_14_fu_208(6),
      O => \r_V_7_1_1_reg_2666[9]_i_1_n_0\
    );
\r_V_7_1_1_reg_2666_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => \r_V_7_1_1_reg_2666[10]_i_1_n_0\,
      Q => r_V_7_1_1_reg_2666(10),
      R => '0'
    );
\r_V_7_1_1_reg_2666_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => \r_V_7_1_1_reg_2666[11]_i_1_n_0\,
      Q => r_V_7_1_1_reg_2666(11),
      R => '0'
    );
\r_V_7_1_1_reg_2666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => src_kernel_win_0_va_14_fu_208(0),
      Q => r_V_7_1_1_reg_2666(3),
      R => '0'
    );
\r_V_7_1_1_reg_2666_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => \r_V_7_1_1_reg_2666[4]_i_1_n_0\,
      Q => r_V_7_1_1_reg_2666(4),
      R => '0'
    );
\r_V_7_1_1_reg_2666_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => \r_V_7_1_1_reg_2666[5]_i_1_n_0\,
      Q => r_V_7_1_1_reg_2666(5),
      R => '0'
    );
\r_V_7_1_1_reg_2666_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => \r_V_7_1_1_reg_2666[6]_i_1_n_0\,
      Q => r_V_7_1_1_reg_2666(6),
      R => '0'
    );
\r_V_7_1_1_reg_2666_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => \r_V_7_1_1_reg_2666[7]_i_1_n_0\,
      Q => r_V_7_1_1_reg_2666(7),
      R => '0'
    );
\r_V_7_1_1_reg_2666_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => \r_V_7_1_1_reg_2666[8]_i_1_n_0\,
      Q => r_V_7_1_1_reg_2666(8),
      R => '0'
    );
\r_V_7_1_1_reg_2666_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => \r_V_7_1_1_reg_2666[9]_i_1_n_0\,
      Q => r_V_7_1_1_reg_2666(9),
      R => '0'
    );
r_V_7_2_1_fu_1736_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_7_2_1_fu_1736_p2_carry_n_0,
      CO(2) => r_V_7_2_1_fu_1736_p2_carry_n_1,
      CO(1) => r_V_7_2_1_fu_1736_p2_carry_n_2,
      CO(0) => r_V_7_2_1_fu_1736_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => r_V_7_2_1_fu_1736_p2_carry_i_1_n_0,
      DI(2) => r_V_7_2_1_fu_1736_p2_carry_i_2_n_0,
      DI(1) => r_V_7_2_1_fu_1736_p2_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => r_V_7_2_1_fu_1736_p2(7 downto 4),
      S(3) => r_V_7_2_1_fu_1736_p2_carry_i_4_n_0,
      S(2) => r_V_7_2_1_fu_1736_p2_carry_i_5_n_0,
      S(1) => r_V_7_2_1_fu_1736_p2_carry_i_6_n_0,
      S(0) => r_V_7_2_1_fu_1736_p2_carry_i_7_n_0
    );
\r_V_7_2_1_fu_1736_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_7_2_1_fu_1736_p2_carry_n_0,
      CO(3) => \r_V_7_2_1_fu_1736_p2_carry__0_n_0\,
      CO(2) => \r_V_7_2_1_fu_1736_p2_carry__0_n_1\,
      CO(1) => \r_V_7_2_1_fu_1736_p2_carry__0_n_2\,
      CO(0) => \r_V_7_2_1_fu_1736_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_V_7_2_1_fu_1736_p2_carry__0_i_1_n_0\,
      DI(1) => \r_V_7_2_1_fu_1736_p2_carry__0_i_2_n_0\,
      DI(0) => \r_V_7_2_1_fu_1736_p2_carry__0_i_3_n_0\,
      O(3 downto 0) => r_V_7_2_1_fu_1736_p2(11 downto 8),
      S(3) => \r_V_7_2_1_fu_1736_p2_carry__0_i_4_n_0\,
      S(2) => \r_V_7_2_1_fu_1736_p2_carry__0_i_5_n_0\,
      S(1) => \r_V_7_2_1_fu_1736_p2_carry__0_i_6_n_0\,
      S(0) => \r_V_7_2_1_fu_1736_p2_carry__0_i_7_n_0\
    );
\r_V_7_2_1_fu_1736_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(7),
      I1 => src_kernel_win_0_va_10_fu_192(5),
      O => \r_V_7_2_1_fu_1736_p2_carry__0_i_1_n_0\
    );
\r_V_7_2_1_fu_1736_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(6),
      I1 => src_kernel_win_0_va_10_fu_192(4),
      O => \r_V_7_2_1_fu_1736_p2_carry__0_i_2_n_0\
    );
\r_V_7_2_1_fu_1736_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(5),
      I1 => src_kernel_win_0_va_10_fu_192(3),
      O => \r_V_7_2_1_fu_1736_p2_carry__0_i_3_n_0\
    );
\r_V_7_2_1_fu_1736_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(7),
      O => \r_V_7_2_1_fu_1736_p2_carry__0_i_4_n_0\
    );
\r_V_7_2_1_fu_1736_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(5),
      I1 => src_kernel_win_0_va_10_fu_192(7),
      I2 => src_kernel_win_0_va_10_fu_192(6),
      O => \r_V_7_2_1_fu_1736_p2_carry__0_i_5_n_0\
    );
\r_V_7_2_1_fu_1736_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(4),
      I1 => src_kernel_win_0_va_10_fu_192(6),
      I2 => src_kernel_win_0_va_10_fu_192(5),
      I3 => src_kernel_win_0_va_10_fu_192(7),
      O => \r_V_7_2_1_fu_1736_p2_carry__0_i_6_n_0\
    );
\r_V_7_2_1_fu_1736_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(3),
      I1 => src_kernel_win_0_va_10_fu_192(5),
      I2 => src_kernel_win_0_va_10_fu_192(4),
      I3 => src_kernel_win_0_va_10_fu_192(6),
      O => \r_V_7_2_1_fu_1736_p2_carry__0_i_7_n_0\
    );
r_V_7_2_1_fu_1736_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(4),
      I1 => src_kernel_win_0_va_10_fu_192(2),
      O => r_V_7_2_1_fu_1736_p2_carry_i_1_n_0
    );
r_V_7_2_1_fu_1736_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(3),
      I1 => src_kernel_win_0_va_10_fu_192(1),
      O => r_V_7_2_1_fu_1736_p2_carry_i_2_n_0
    );
r_V_7_2_1_fu_1736_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(2),
      I1 => src_kernel_win_0_va_10_fu_192(0),
      O => r_V_7_2_1_fu_1736_p2_carry_i_3_n_0
    );
r_V_7_2_1_fu_1736_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(2),
      I1 => src_kernel_win_0_va_10_fu_192(4),
      I2 => src_kernel_win_0_va_10_fu_192(3),
      I3 => src_kernel_win_0_va_10_fu_192(5),
      O => r_V_7_2_1_fu_1736_p2_carry_i_4_n_0
    );
r_V_7_2_1_fu_1736_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(1),
      I1 => src_kernel_win_0_va_10_fu_192(3),
      I2 => src_kernel_win_0_va_10_fu_192(2),
      I3 => src_kernel_win_0_va_10_fu_192(4),
      O => r_V_7_2_1_fu_1736_p2_carry_i_5_n_0
    );
r_V_7_2_1_fu_1736_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(0),
      I1 => src_kernel_win_0_va_10_fu_192(2),
      I2 => src_kernel_win_0_va_10_fu_192(1),
      I3 => src_kernel_win_0_va_10_fu_192(3),
      O => r_V_7_2_1_fu_1736_p2_carry_i_6_n_0
    );
r_V_7_2_1_fu_1736_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(2),
      I1 => src_kernel_win_0_va_10_fu_192(0),
      O => r_V_7_2_1_fu_1736_p2_carry_i_7_n_0
    );
r_V_7_2_3_fu_1776_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_7_2_3_fu_1776_p2_carry_n_0,
      CO(2) => r_V_7_2_3_fu_1776_p2_carry_n_1,
      CO(1) => r_V_7_2_3_fu_1776_p2_carry_n_2,
      CO(0) => r_V_7_2_3_fu_1776_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => src_kernel_win_0_va_8_fu_184(0),
      DI(2) => '0',
      DI(1) => r_V_7_2_3_fu_1776_p2_carry_i_1_n_0,
      DI(0) => '0',
      O(3 downto 1) => r_V_7_2_3_fu_1776_p2(4 downto 2),
      O(0) => NLW_r_V_7_2_3_fu_1776_p2_carry_O_UNCONNECTED(0),
      S(3) => r_V_7_2_3_fu_1776_p2_carry_i_2_n_0,
      S(2) => r_V_7_2_3_fu_1776_p2_carry_i_3_n_0,
      S(1) => src_kernel_win_0_va_8_fu_184(0),
      S(0) => '0'
    );
\r_V_7_2_3_fu_1776_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_7_2_3_fu_1776_p2_carry_n_0,
      CO(3) => \r_V_7_2_3_fu_1776_p2_carry__0_n_0\,
      CO(2) => \r_V_7_2_3_fu_1776_p2_carry__0_n_1\,
      CO(1) => \r_V_7_2_3_fu_1776_p2_carry__0_n_2\,
      CO(0) => \r_V_7_2_3_fu_1776_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_8_fu_184(4 downto 1),
      O(3 downto 0) => r_V_7_2_3_fu_1776_p2(8 downto 5),
      S(3) => \r_V_7_2_3_fu_1776_p2_carry__0_i_1_n_0\,
      S(2) => \r_V_7_2_3_fu_1776_p2_carry__0_i_2_n_0\,
      S(1) => \r_V_7_2_3_fu_1776_p2_carry__0_i_3_n_0\,
      S(0) => \r_V_7_2_3_fu_1776_p2_carry__0_i_4_n_0\
    );
\r_V_7_2_3_fu_1776_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(4),
      I1 => src_kernel_win_0_va_8_fu_184(6),
      O => \r_V_7_2_3_fu_1776_p2_carry__0_i_1_n_0\
    );
\r_V_7_2_3_fu_1776_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(3),
      I1 => src_kernel_win_0_va_8_fu_184(5),
      O => \r_V_7_2_3_fu_1776_p2_carry__0_i_2_n_0\
    );
\r_V_7_2_3_fu_1776_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(2),
      I1 => src_kernel_win_0_va_8_fu_184(4),
      O => \r_V_7_2_3_fu_1776_p2_carry__0_i_3_n_0\
    );
\r_V_7_2_3_fu_1776_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(1),
      I1 => src_kernel_win_0_va_8_fu_184(3),
      O => \r_V_7_2_3_fu_1776_p2_carry__0_i_4_n_0\
    );
\r_V_7_2_3_fu_1776_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_7_2_3_fu_1776_p2_carry__0_n_0\,
      CO(3) => \NLW_r_V_7_2_3_fu_1776_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \r_V_7_2_3_fu_1776_p2_carry__1_n_1\,
      CO(1) => \r_V_7_2_3_fu_1776_p2_carry__1_n_2\,
      CO(0) => \r_V_7_2_3_fu_1776_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => src_kernel_win_0_va_8_fu_184(7 downto 5),
      O(3 downto 0) => r_V_7_2_3_fu_1776_p2(12 downto 9),
      S(3) => '1',
      S(2) => \r_V_7_2_3_fu_1776_p2_carry__1_i_1_n_0\,
      S(1) => \r_V_7_2_3_fu_1776_p2_carry__1_i_2_n_0\,
      S(0) => \r_V_7_2_3_fu_1776_p2_carry__1_i_3_n_0\
    );
\r_V_7_2_3_fu_1776_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(7),
      O => \r_V_7_2_3_fu_1776_p2_carry__1_i_1_n_0\
    );
\r_V_7_2_3_fu_1776_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(6),
      O => \r_V_7_2_3_fu_1776_p2_carry__1_i_2_n_0\
    );
\r_V_7_2_3_fu_1776_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(5),
      I1 => src_kernel_win_0_va_8_fu_184(7),
      O => \r_V_7_2_3_fu_1776_p2_carry__1_i_3_n_0\
    );
r_V_7_2_3_fu_1776_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(0),
      O => r_V_7_2_3_fu_1776_p2_carry_i_1_n_0
    );
r_V_7_2_3_fu_1776_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(0),
      I1 => src_kernel_win_0_va_8_fu_184(2),
      O => r_V_7_2_3_fu_1776_p2_carry_i_2_n_0
    );
r_V_7_2_3_fu_1776_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_8_fu_184(1),
      O => r_V_7_2_3_fu_1776_p2_carry_i_3_n_0
    );
\r_V_7_2_3_reg_2681[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_2594_pp0_iter3_reg,
      I1 => k_buf_0_val_9_U_n_2,
      O => p_Val2_10_2_2_reg_26760
    );
\r_V_7_2_3_reg_2681_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(10),
      Q => r_V_7_2_3_reg_2681(10),
      R => '0'
    );
\r_V_7_2_3_reg_2681_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(11),
      Q => r_V_7_2_3_reg_2681(11),
      R => '0'
    );
\r_V_7_2_3_reg_2681_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(12),
      Q => r_V_7_2_3_reg_2681(12),
      R => '0'
    );
\r_V_7_2_3_reg_2681_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(8),
      Q => r_V_7_2_3_reg_2681(8),
      R => '0'
    );
\r_V_7_2_3_reg_2681_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(9),
      Q => r_V_7_2_3_reg_2681(9),
      R => '0'
    );
r_V_7_2_4_fu_1812_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_7_2_4_fu_1812_p2_carry_n_0,
      CO(2) => r_V_7_2_4_fu_1812_p2_carry_n_1,
      CO(1) => r_V_7_2_4_fu_1812_p2_carry_n_2,
      CO(0) => r_V_7_2_4_fu_1812_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(0),
      DI(2) => '0',
      DI(1) => r_V_7_2_4_fu_1812_p2_carry_i_1_n_0,
      DI(0) => '0',
      O(3 downto 1) => r_V_7_2_4_fu_1812_p2(3 downto 1),
      O(0) => NLW_r_V_7_2_4_fu_1812_p2_carry_O_UNCONNECTED(0),
      S(3) => r_V_7_2_4_fu_1812_p2_carry_i_2_n_0,
      S(2) => r_V_7_2_4_fu_1812_p2_carry_i_3_n_0,
      S(1) => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(0),
      S(0) => '0'
    );
\r_V_7_2_4_fu_1812_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_7_2_4_fu_1812_p2_carry_n_0,
      CO(3) => \r_V_7_2_4_fu_1812_p2_carry__0_n_0\,
      CO(2) => \r_V_7_2_4_fu_1812_p2_carry__0_n_1\,
      CO(1) => \r_V_7_2_4_fu_1812_p2_carry__0_n_2\,
      CO(0) => \r_V_7_2_4_fu_1812_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(4 downto 1),
      O(3 downto 0) => r_V_7_2_4_fu_1812_p2(7 downto 4),
      S(3) => \r_V_7_2_4_fu_1812_p2_carry__0_i_1_n_0\,
      S(2) => \r_V_7_2_4_fu_1812_p2_carry__0_i_2_n_0\,
      S(1) => \r_V_7_2_4_fu_1812_p2_carry__0_i_3_n_0\,
      S(0) => \r_V_7_2_4_fu_1812_p2_carry__0_i_4_n_0\
    );
\r_V_7_2_4_fu_1812_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(4),
      I1 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(6),
      O => \r_V_7_2_4_fu_1812_p2_carry__0_i_1_n_0\
    );
\r_V_7_2_4_fu_1812_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(3),
      I1 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(5),
      O => \r_V_7_2_4_fu_1812_p2_carry__0_i_2_n_0\
    );
\r_V_7_2_4_fu_1812_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(2),
      I1 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(4),
      O => \r_V_7_2_4_fu_1812_p2_carry__0_i_3_n_0\
    );
\r_V_7_2_4_fu_1812_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(1),
      I1 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(3),
      O => \r_V_7_2_4_fu_1812_p2_carry__0_i_4_n_0\
    );
\r_V_7_2_4_fu_1812_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_7_2_4_fu_1812_p2_carry__0_n_0\,
      CO(3) => \NLW_r_V_7_2_4_fu_1812_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \r_V_7_2_4_fu_1812_p2_carry__1_n_1\,
      CO(1) => \r_V_7_2_4_fu_1812_p2_carry__1_n_2\,
      CO(0) => \r_V_7_2_4_fu_1812_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(7 downto 5),
      O(3 downto 0) => r_V_7_2_4_fu_1812_p2(11 downto 8),
      S(3) => '1',
      S(2) => \r_V_7_2_4_fu_1812_p2_carry__1_i_1_n_0\,
      S(1) => \r_V_7_2_4_fu_1812_p2_carry__1_i_2_n_0\,
      S(0) => \r_V_7_2_4_fu_1812_p2_carry__1_i_3_n_0\
    );
\r_V_7_2_4_fu_1812_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(7),
      O => \r_V_7_2_4_fu_1812_p2_carry__1_i_1_n_0\
    );
\r_V_7_2_4_fu_1812_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(6),
      O => \r_V_7_2_4_fu_1812_p2_carry__1_i_2_n_0\
    );
\r_V_7_2_4_fu_1812_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(5),
      I1 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(7),
      O => \r_V_7_2_4_fu_1812_p2_carry__1_i_3_n_0\
    );
r_V_7_2_4_fu_1812_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(0),
      O => r_V_7_2_4_fu_1812_p2_carry_i_1_n_0
    );
r_V_7_2_4_fu_1812_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(0),
      I1 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(2),
      O => r_V_7_2_4_fu_1812_p2_carry_i_2_n_0
    );
r_V_7_2_4_fu_1812_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(1),
      O => r_V_7_2_4_fu_1812_p2_carry_i_3_n_0
    );
\r_V_7_2_4_reg_2696_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(10),
      Q => r_V_7_2_4_reg_2696(10),
      R => '0'
    );
\r_V_7_2_4_reg_2696_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(11),
      Q => r_V_7_2_4_reg_2696(11),
      R => '0'
    );
\r_V_7_2_4_reg_2696_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(8),
      Q => r_V_7_2_4_reg_2696(8),
      R => '0'
    );
\r_V_7_2_4_reg_2696_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(9),
      Q => r_V_7_2_4_reg_2696(9),
      R => '0'
    );
r_V_7_2_fu_1692_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_V_7_2_fu_1692_p2_carry_n_0,
      CO(2) => r_V_7_2_fu_1692_p2_carry_n_1,
      CO(1) => r_V_7_2_fu_1692_p2_carry_n_2,
      CO(0) => r_V_7_2_fu_1692_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => r_V_7_2_fu_1692_p2_carry_i_1_n_0,
      DI(2) => r_V_7_2_fu_1692_p2_carry_i_2_n_0,
      DI(1) => r_V_7_2_fu_1692_p2_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => r_V_7_2_fu_1692_p2(6 downto 3),
      S(3) => r_V_7_2_fu_1692_p2_carry_i_4_n_0,
      S(2) => r_V_7_2_fu_1692_p2_carry_i_5_n_0,
      S(1) => r_V_7_2_fu_1692_p2_carry_i_6_n_0,
      S(0) => r_V_7_2_fu_1692_p2_carry_i_7_n_0
    );
\r_V_7_2_fu_1692_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_V_7_2_fu_1692_p2_carry_n_0,
      CO(3) => \r_V_7_2_fu_1692_p2_carry__0_n_0\,
      CO(2) => \r_V_7_2_fu_1692_p2_carry__0_n_1\,
      CO(1) => \r_V_7_2_fu_1692_p2_carry__0_n_2\,
      CO(0) => \r_V_7_2_fu_1692_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \r_V_7_2_fu_1692_p2_carry__0_i_1_n_0\,
      DI(1) => \r_V_7_2_fu_1692_p2_carry__0_i_2_n_0\,
      DI(0) => \r_V_7_2_fu_1692_p2_carry__0_i_3_n_0\,
      O(3 downto 0) => r_V_7_2_fu_1692_p2(10 downto 7),
      S(3) => \r_V_7_2_fu_1692_p2_carry__0_i_4_n_0\,
      S(2) => \r_V_7_2_fu_1692_p2_carry__0_i_5_n_0\,
      S(1) => \r_V_7_2_fu_1692_p2_carry__0_i_6_n_0\,
      S(0) => \r_V_7_2_fu_1692_p2_carry__0_i_7_n_0\
    );
\r_V_7_2_fu_1692_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(7),
      I1 => src_kernel_win_0_va_11_fu_196(5),
      O => \r_V_7_2_fu_1692_p2_carry__0_i_1_n_0\
    );
\r_V_7_2_fu_1692_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(6),
      I1 => src_kernel_win_0_va_11_fu_196(4),
      O => \r_V_7_2_fu_1692_p2_carry__0_i_2_n_0\
    );
\r_V_7_2_fu_1692_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(5),
      I1 => src_kernel_win_0_va_11_fu_196(3),
      O => \r_V_7_2_fu_1692_p2_carry__0_i_3_n_0\
    );
\r_V_7_2_fu_1692_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(7),
      O => \r_V_7_2_fu_1692_p2_carry__0_i_4_n_0\
    );
\r_V_7_2_fu_1692_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(5),
      I1 => src_kernel_win_0_va_11_fu_196(7),
      I2 => src_kernel_win_0_va_11_fu_196(6),
      O => \r_V_7_2_fu_1692_p2_carry__0_i_5_n_0\
    );
\r_V_7_2_fu_1692_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(4),
      I1 => src_kernel_win_0_va_11_fu_196(6),
      I2 => src_kernel_win_0_va_11_fu_196(5),
      I3 => src_kernel_win_0_va_11_fu_196(7),
      O => \r_V_7_2_fu_1692_p2_carry__0_i_6_n_0\
    );
\r_V_7_2_fu_1692_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(3),
      I1 => src_kernel_win_0_va_11_fu_196(5),
      I2 => src_kernel_win_0_va_11_fu_196(4),
      I3 => src_kernel_win_0_va_11_fu_196(6),
      O => \r_V_7_2_fu_1692_p2_carry__0_i_7_n_0\
    );
r_V_7_2_fu_1692_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(4),
      I1 => src_kernel_win_0_va_11_fu_196(2),
      O => r_V_7_2_fu_1692_p2_carry_i_1_n_0
    );
r_V_7_2_fu_1692_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(3),
      I1 => src_kernel_win_0_va_11_fu_196(1),
      O => r_V_7_2_fu_1692_p2_carry_i_2_n_0
    );
r_V_7_2_fu_1692_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(2),
      I1 => src_kernel_win_0_va_11_fu_196(0),
      O => r_V_7_2_fu_1692_p2_carry_i_3_n_0
    );
r_V_7_2_fu_1692_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(2),
      I1 => src_kernel_win_0_va_11_fu_196(4),
      I2 => src_kernel_win_0_va_11_fu_196(3),
      I3 => src_kernel_win_0_va_11_fu_196(5),
      O => r_V_7_2_fu_1692_p2_carry_i_4_n_0
    );
r_V_7_2_fu_1692_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(1),
      I1 => src_kernel_win_0_va_11_fu_196(3),
      I2 => src_kernel_win_0_va_11_fu_196(2),
      I3 => src_kernel_win_0_va_11_fu_196(4),
      O => r_V_7_2_fu_1692_p2_carry_i_5_n_0
    );
r_V_7_2_fu_1692_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(0),
      I1 => src_kernel_win_0_va_11_fu_196(2),
      I2 => src_kernel_win_0_va_11_fu_196(1),
      I3 => src_kernel_win_0_va_11_fu_196(3),
      O => r_V_7_2_fu_1692_p2_carry_i_6_n_0
    );
r_V_7_2_fu_1692_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(2),
      I1 => src_kernel_win_0_va_11_fu_196(0),
      O => r_V_7_2_fu_1692_p2_carry_i_7_n_0
    );
\right_border_buf_0_10_fu_272[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_12_fu_280(1),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_11_fu_276(1),
      I5 => right_border_buf_0_10_fu_272(1),
      O => \right_border_buf_0_10_fu_272[1]_i_2_n_0\
    );
\right_border_buf_0_10_fu_272[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_12_fu_280(3),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_11_fu_276(3),
      I5 => right_border_buf_0_10_fu_272(3),
      O => \right_border_buf_0_10_fu_272[3]_i_2_n_0\
    );
\right_border_buf_0_10_fu_272[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_12_fu_280(4),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_11_fu_276(4),
      I5 => right_border_buf_0_10_fu_272(4),
      O => \right_border_buf_0_10_fu_272[4]_i_2_n_0\
    );
\right_border_buf_0_10_fu_272[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_12_fu_280(5),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_11_fu_276(5),
      I5 => right_border_buf_0_10_fu_272(5),
      O => \right_border_buf_0_10_fu_272[5]_i_2_n_0\
    );
\right_border_buf_0_10_fu_272[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => k_buf_0_val_9_U_n_2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \tmp_s_reg_2511_reg_n_0_[0]\,
      I3 => tmp_2_reg_2502,
      I4 => \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\,
      I5 => or_cond_i_i_reg_2571_pp0_iter1_reg,
      O => \right_border_buf_0_10_fu_272[7]_i_1_n_0\
    );
\right_border_buf_0_10_fu_272[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_12_fu_280(7),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_11_fu_276(7),
      I5 => right_border_buf_0_10_fu_272(7),
      O => \right_border_buf_0_10_fu_272[7]_i_3_n_0\
    );
\right_border_buf_0_10_fu_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din2(0),
      Q => right_border_buf_0_10_fu_272(0),
      R => '0'
    );
\right_border_buf_0_10_fu_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din2(1),
      Q => right_border_buf_0_10_fu_272(1),
      R => '0'
    );
\right_border_buf_0_10_fu_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din2(2),
      Q => right_border_buf_0_10_fu_272(2),
      R => '0'
    );
\right_border_buf_0_10_fu_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din2(3),
      Q => right_border_buf_0_10_fu_272(3),
      R => '0'
    );
\right_border_buf_0_10_fu_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din2(4),
      Q => right_border_buf_0_10_fu_272(4),
      R => '0'
    );
\right_border_buf_0_10_fu_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din2(5),
      Q => right_border_buf_0_10_fu_272(5),
      R => '0'
    );
\right_border_buf_0_10_fu_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din2(6),
      Q => right_border_buf_0_10_fu_272(6),
      R => '0'
    );
\right_border_buf_0_10_fu_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din2(7),
      Q => right_border_buf_0_10_fu_272(7),
      R => '0'
    );
\right_border_buf_0_11_fu_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_10_fu_272(0),
      Q => right_border_buf_0_11_fu_276(0),
      R => '0'
    );
\right_border_buf_0_11_fu_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_10_fu_272(1),
      Q => right_border_buf_0_11_fu_276(1),
      R => '0'
    );
\right_border_buf_0_11_fu_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_10_fu_272(2),
      Q => right_border_buf_0_11_fu_276(2),
      R => '0'
    );
\right_border_buf_0_11_fu_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_10_fu_272(3),
      Q => right_border_buf_0_11_fu_276(3),
      R => '0'
    );
\right_border_buf_0_11_fu_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_10_fu_272(4),
      Q => right_border_buf_0_11_fu_276(4),
      R => '0'
    );
\right_border_buf_0_11_fu_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_10_fu_272(5),
      Q => right_border_buf_0_11_fu_276(5),
      R => '0'
    );
\right_border_buf_0_11_fu_276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_10_fu_272(6),
      Q => right_border_buf_0_11_fu_276(6),
      R => '0'
    );
\right_border_buf_0_11_fu_276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_10_fu_272(7),
      Q => right_border_buf_0_11_fu_276(7),
      R => '0'
    );
\right_border_buf_0_12_fu_280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_11_fu_276(0),
      Q => right_border_buf_0_12_fu_280(0),
      R => '0'
    );
\right_border_buf_0_12_fu_280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_11_fu_276(1),
      Q => right_border_buf_0_12_fu_280(1),
      R => '0'
    );
\right_border_buf_0_12_fu_280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_11_fu_276(2),
      Q => right_border_buf_0_12_fu_280(2),
      R => '0'
    );
\right_border_buf_0_12_fu_280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_11_fu_276(3),
      Q => right_border_buf_0_12_fu_280(3),
      R => '0'
    );
\right_border_buf_0_12_fu_280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_11_fu_276(4),
      Q => right_border_buf_0_12_fu_280(4),
      R => '0'
    );
\right_border_buf_0_12_fu_280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_11_fu_276(5),
      Q => right_border_buf_0_12_fu_280(5),
      R => '0'
    );
\right_border_buf_0_12_fu_280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_11_fu_276(6),
      Q => right_border_buf_0_12_fu_280(6),
      R => '0'
    );
\right_border_buf_0_12_fu_280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_11_fu_276(7),
      Q => right_border_buf_0_12_fu_280(7),
      R => '0'
    );
\right_border_buf_0_13_fu_284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_14_fu_288(0),
      Q => right_border_buf_0_13_fu_284(0),
      R => '0'
    );
\right_border_buf_0_13_fu_284_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_14_fu_288(1),
      Q => right_border_buf_0_13_fu_284(1),
      R => '0'
    );
\right_border_buf_0_13_fu_284_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_14_fu_288(2),
      Q => right_border_buf_0_13_fu_284(2),
      R => '0'
    );
\right_border_buf_0_13_fu_284_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_14_fu_288(3),
      Q => right_border_buf_0_13_fu_284(3),
      R => '0'
    );
\right_border_buf_0_13_fu_284_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_14_fu_288(4),
      Q => right_border_buf_0_13_fu_284(4),
      R => '0'
    );
\right_border_buf_0_13_fu_284_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_14_fu_288(5),
      Q => right_border_buf_0_13_fu_284(5),
      R => '0'
    );
\right_border_buf_0_13_fu_284_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_14_fu_288(6),
      Q => right_border_buf_0_13_fu_284(6),
      R => '0'
    );
\right_border_buf_0_13_fu_284_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_14_fu_288(7),
      Q => right_border_buf_0_13_fu_284(7),
      R => '0'
    );
\right_border_buf_0_14_fu_288[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_9_fu_268(1),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_13_fu_284(1),
      I5 => right_border_buf_0_14_fu_288(1),
      O => \right_border_buf_0_14_fu_288[1]_i_2_n_0\
    );
\right_border_buf_0_14_fu_288[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_9_fu_268(3),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_13_fu_284(3),
      I5 => right_border_buf_0_14_fu_288(3),
      O => \right_border_buf_0_14_fu_288[3]_i_2_n_0\
    );
\right_border_buf_0_14_fu_288[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_9_fu_268(4),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_13_fu_284(4),
      I5 => right_border_buf_0_14_fu_288(4),
      O => \right_border_buf_0_14_fu_288[4]_i_2_n_0\
    );
\right_border_buf_0_14_fu_288[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_9_fu_268(5),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_13_fu_284(5),
      I5 => right_border_buf_0_14_fu_288(5),
      O => \right_border_buf_0_14_fu_288[5]_i_2_n_0\
    );
\right_border_buf_0_14_fu_288[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_9_fu_268(7),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_13_fu_284(7),
      I5 => right_border_buf_0_14_fu_288(7),
      O => \right_border_buf_0_14_fu_288[7]_i_2_n_0\
    );
\right_border_buf_0_14_fu_288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din3(0),
      Q => right_border_buf_0_14_fu_288(0),
      R => '0'
    );
\right_border_buf_0_14_fu_288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din3(1),
      Q => right_border_buf_0_14_fu_288(1),
      R => '0'
    );
\right_border_buf_0_14_fu_288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din3(2),
      Q => right_border_buf_0_14_fu_288(2),
      R => '0'
    );
\right_border_buf_0_14_fu_288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din3(3),
      Q => right_border_buf_0_14_fu_288(3),
      R => '0'
    );
\right_border_buf_0_14_fu_288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din3(4),
      Q => right_border_buf_0_14_fu_288(4),
      R => '0'
    );
\right_border_buf_0_14_fu_288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din3(5),
      Q => right_border_buf_0_14_fu_288(5),
      R => '0'
    );
\right_border_buf_0_14_fu_288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din3(6),
      Q => right_border_buf_0_14_fu_288(6),
      R => '0'
    );
\right_border_buf_0_14_fu_288_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din3(7),
      Q => right_border_buf_0_14_fu_288(7),
      R => '0'
    );
\right_border_buf_0_1_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_s_fu_232(0),
      Q => right_border_buf_0_1_fu_236(0),
      R => '0'
    );
\right_border_buf_0_1_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_s_fu_232(1),
      Q => right_border_buf_0_1_fu_236(1),
      R => '0'
    );
\right_border_buf_0_1_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_s_fu_232(2),
      Q => right_border_buf_0_1_fu_236(2),
      R => '0'
    );
\right_border_buf_0_1_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_s_fu_232(3),
      Q => right_border_buf_0_1_fu_236(3),
      R => '0'
    );
\right_border_buf_0_1_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_s_fu_232(4),
      Q => right_border_buf_0_1_fu_236(4),
      R => '0'
    );
\right_border_buf_0_1_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_s_fu_232(5),
      Q => right_border_buf_0_1_fu_236(5),
      R => '0'
    );
\right_border_buf_0_1_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_s_fu_232(6),
      Q => right_border_buf_0_1_fu_236(6),
      R => '0'
    );
\right_border_buf_0_1_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_s_fu_232(7),
      Q => right_border_buf_0_1_fu_236(7),
      R => '0'
    );
\right_border_buf_0_2_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_1_fu_236(0),
      Q => right_border_buf_0_2_fu_240(0),
      R => '0'
    );
\right_border_buf_0_2_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_1_fu_236(1),
      Q => right_border_buf_0_2_fu_240(1),
      R => '0'
    );
\right_border_buf_0_2_fu_240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_1_fu_236(2),
      Q => right_border_buf_0_2_fu_240(2),
      R => '0'
    );
\right_border_buf_0_2_fu_240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_1_fu_236(3),
      Q => right_border_buf_0_2_fu_240(3),
      R => '0'
    );
\right_border_buf_0_2_fu_240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_1_fu_236(4),
      Q => right_border_buf_0_2_fu_240(4),
      R => '0'
    );
\right_border_buf_0_2_fu_240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_1_fu_236(5),
      Q => right_border_buf_0_2_fu_240(5),
      R => '0'
    );
\right_border_buf_0_2_fu_240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_1_fu_236(6),
      Q => right_border_buf_0_2_fu_240(6),
      R => '0'
    );
\right_border_buf_0_2_fu_240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_1_fu_236(7),
      Q => right_border_buf_0_2_fu_240(7),
      R => '0'
    );
\right_border_buf_0_3_fu_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_4_fu_248(0),
      Q => right_border_buf_0_3_fu_244(0),
      R => '0'
    );
\right_border_buf_0_3_fu_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_4_fu_248(1),
      Q => right_border_buf_0_3_fu_244(1),
      R => '0'
    );
\right_border_buf_0_3_fu_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_4_fu_248(2),
      Q => right_border_buf_0_3_fu_244(2),
      R => '0'
    );
\right_border_buf_0_3_fu_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_4_fu_248(3),
      Q => right_border_buf_0_3_fu_244(3),
      R => '0'
    );
\right_border_buf_0_3_fu_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_4_fu_248(4),
      Q => right_border_buf_0_3_fu_244(4),
      R => '0'
    );
\right_border_buf_0_3_fu_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_4_fu_248(5),
      Q => right_border_buf_0_3_fu_244(5),
      R => '0'
    );
\right_border_buf_0_3_fu_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_4_fu_248(6),
      Q => right_border_buf_0_3_fu_244(6),
      R => '0'
    );
\right_border_buf_0_3_fu_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_4_fu_248(7),
      Q => right_border_buf_0_3_fu_244(7),
      R => '0'
    );
\right_border_buf_0_4_fu_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_8_fu_264(0),
      Q => right_border_buf_0_4_fu_248(0),
      R => '0'
    );
\right_border_buf_0_4_fu_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_8_fu_264(1),
      Q => right_border_buf_0_4_fu_248(1),
      R => '0'
    );
\right_border_buf_0_4_fu_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_8_fu_264(2),
      Q => right_border_buf_0_4_fu_248(2),
      R => '0'
    );
\right_border_buf_0_4_fu_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_8_fu_264(3),
      Q => right_border_buf_0_4_fu_248(3),
      R => '0'
    );
\right_border_buf_0_4_fu_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_8_fu_264(4),
      Q => right_border_buf_0_4_fu_248(4),
      R => '0'
    );
\right_border_buf_0_4_fu_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_8_fu_264(5),
      Q => right_border_buf_0_4_fu_248(5),
      R => '0'
    );
\right_border_buf_0_4_fu_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_8_fu_264(6),
      Q => right_border_buf_0_4_fu_248(6),
      R => '0'
    );
\right_border_buf_0_4_fu_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_8_fu_264(7),
      Q => right_border_buf_0_4_fu_248(7),
      R => '0'
    );
\right_border_buf_0_5_fu_252[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_7_fu_260(1),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_6_fu_256(1),
      I5 => right_border_buf_0_5_fu_252(1),
      O => \right_border_buf_0_5_fu_252[1]_i_2_n_0\
    );
\right_border_buf_0_5_fu_252[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_7_fu_260(3),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_6_fu_256(3),
      I5 => right_border_buf_0_5_fu_252(3),
      O => \right_border_buf_0_5_fu_252[3]_i_2_n_0\
    );
\right_border_buf_0_5_fu_252[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_7_fu_260(4),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_6_fu_256(4),
      I5 => right_border_buf_0_5_fu_252(4),
      O => \right_border_buf_0_5_fu_252[4]_i_2_n_0\
    );
\right_border_buf_0_5_fu_252[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_7_fu_260(5),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_6_fu_256(5),
      I5 => right_border_buf_0_5_fu_252(5),
      O => \right_border_buf_0_5_fu_252[5]_i_2_n_0\
    );
\right_border_buf_0_5_fu_252[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_7_fu_260(7),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_6_fu_256(7),
      I5 => right_border_buf_0_5_fu_252(7),
      O => \right_border_buf_0_5_fu_252[7]_i_2_n_0\
    );
\right_border_buf_0_5_fu_252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din1(0),
      Q => right_border_buf_0_5_fu_252(0),
      R => '0'
    );
\right_border_buf_0_5_fu_252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din1(1),
      Q => right_border_buf_0_5_fu_252(1),
      R => '0'
    );
\right_border_buf_0_5_fu_252_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din1(2),
      Q => right_border_buf_0_5_fu_252(2),
      R => '0'
    );
\right_border_buf_0_5_fu_252_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din1(3),
      Q => right_border_buf_0_5_fu_252(3),
      R => '0'
    );
\right_border_buf_0_5_fu_252_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din1(4),
      Q => right_border_buf_0_5_fu_252(4),
      R => '0'
    );
\right_border_buf_0_5_fu_252_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din1(5),
      Q => right_border_buf_0_5_fu_252(5),
      R => '0'
    );
\right_border_buf_0_5_fu_252_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din1(6),
      Q => right_border_buf_0_5_fu_252(6),
      R => '0'
    );
\right_border_buf_0_5_fu_252_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din1(7),
      Q => right_border_buf_0_5_fu_252(7),
      R => '0'
    );
\right_border_buf_0_6_fu_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_5_fu_252(0),
      Q => right_border_buf_0_6_fu_256(0),
      R => '0'
    );
\right_border_buf_0_6_fu_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_5_fu_252(1),
      Q => right_border_buf_0_6_fu_256(1),
      R => '0'
    );
\right_border_buf_0_6_fu_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_5_fu_252(2),
      Q => right_border_buf_0_6_fu_256(2),
      R => '0'
    );
\right_border_buf_0_6_fu_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_5_fu_252(3),
      Q => right_border_buf_0_6_fu_256(3),
      R => '0'
    );
\right_border_buf_0_6_fu_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_5_fu_252(4),
      Q => right_border_buf_0_6_fu_256(4),
      R => '0'
    );
\right_border_buf_0_6_fu_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_5_fu_252(5),
      Q => right_border_buf_0_6_fu_256(5),
      R => '0'
    );
\right_border_buf_0_6_fu_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_5_fu_252(6),
      Q => right_border_buf_0_6_fu_256(6),
      R => '0'
    );
\right_border_buf_0_6_fu_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_5_fu_252(7),
      Q => right_border_buf_0_6_fu_256(7),
      R => '0'
    );
\right_border_buf_0_7_fu_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_6_fu_256(0),
      Q => right_border_buf_0_7_fu_260(0),
      R => '0'
    );
\right_border_buf_0_7_fu_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_6_fu_256(1),
      Q => right_border_buf_0_7_fu_260(1),
      R => '0'
    );
\right_border_buf_0_7_fu_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_6_fu_256(2),
      Q => right_border_buf_0_7_fu_260(2),
      R => '0'
    );
\right_border_buf_0_7_fu_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_6_fu_256(3),
      Q => right_border_buf_0_7_fu_260(3),
      R => '0'
    );
\right_border_buf_0_7_fu_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_6_fu_256(4),
      Q => right_border_buf_0_7_fu_260(4),
      R => '0'
    );
\right_border_buf_0_7_fu_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_6_fu_256(5),
      Q => right_border_buf_0_7_fu_260(5),
      R => '0'
    );
\right_border_buf_0_7_fu_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_6_fu_256(6),
      Q => right_border_buf_0_7_fu_260(6),
      R => '0'
    );
\right_border_buf_0_7_fu_260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_6_fu_256(7),
      Q => right_border_buf_0_7_fu_260(7),
      R => '0'
    );
\right_border_buf_0_8_fu_264[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_3_fu_244(1),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_4_fu_248(1),
      I5 => right_border_buf_0_8_fu_264(1),
      O => \right_border_buf_0_8_fu_264[1]_i_2_n_0\
    );
\right_border_buf_0_8_fu_264[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_3_fu_244(3),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_4_fu_248(3),
      I5 => right_border_buf_0_8_fu_264(3),
      O => \right_border_buf_0_8_fu_264[3]_i_2_n_0\
    );
\right_border_buf_0_8_fu_264[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_3_fu_244(6),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_4_fu_248(6),
      I5 => right_border_buf_0_8_fu_264(6),
      O => \right_border_buf_0_8_fu_264[6]_i_2_n_0\
    );
\right_border_buf_0_8_fu_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din4(0),
      Q => right_border_buf_0_8_fu_264(0),
      R => '0'
    );
\right_border_buf_0_8_fu_264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din4(1),
      Q => right_border_buf_0_8_fu_264(1),
      R => '0'
    );
\right_border_buf_0_8_fu_264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din4(2),
      Q => right_border_buf_0_8_fu_264(2),
      R => '0'
    );
\right_border_buf_0_8_fu_264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din4(3),
      Q => right_border_buf_0_8_fu_264(3),
      R => '0'
    );
\right_border_buf_0_8_fu_264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din4(4),
      Q => right_border_buf_0_8_fu_264(4),
      R => '0'
    );
\right_border_buf_0_8_fu_264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din4(5),
      Q => right_border_buf_0_8_fu_264(5),
      R => '0'
    );
\right_border_buf_0_8_fu_264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din4(6),
      Q => right_border_buf_0_8_fu_264(6),
      R => '0'
    );
\right_border_buf_0_8_fu_264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din4(7),
      Q => right_border_buf_0_8_fu_264(7),
      R => '0'
    );
\right_border_buf_0_9_fu_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_13_fu_284(0),
      Q => right_border_buf_0_9_fu_268(0),
      R => '0'
    );
\right_border_buf_0_9_fu_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_13_fu_284(1),
      Q => right_border_buf_0_9_fu_268(1),
      R => '0'
    );
\right_border_buf_0_9_fu_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_13_fu_284(2),
      Q => right_border_buf_0_9_fu_268(2),
      R => '0'
    );
\right_border_buf_0_9_fu_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_13_fu_284(3),
      Q => right_border_buf_0_9_fu_268(3),
      R => '0'
    );
\right_border_buf_0_9_fu_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_13_fu_284(4),
      Q => right_border_buf_0_9_fu_268(4),
      R => '0'
    );
\right_border_buf_0_9_fu_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_13_fu_284(5),
      Q => right_border_buf_0_9_fu_268(5),
      R => '0'
    );
\right_border_buf_0_9_fu_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_13_fu_284(6),
      Q => right_border_buf_0_9_fu_268(6),
      R => '0'
    );
\right_border_buf_0_9_fu_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => right_border_buf_0_13_fu_284(7),
      Q => right_border_buf_0_9_fu_268(7),
      R => '0'
    );
\right_border_buf_0_s_fu_232[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_2_fu_240(1),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_1_fu_236(1),
      I5 => right_border_buf_0_s_fu_232(1),
      O => \right_border_buf_0_s_fu_232[1]_i_2_n_0\
    );
\right_border_buf_0_s_fu_232[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_2_fu_240(3),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_1_fu_236(3),
      I5 => right_border_buf_0_s_fu_232(3),
      O => \right_border_buf_0_s_fu_232[3]_i_2_n_0\
    );
\right_border_buf_0_s_fu_232[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_2_fu_240(4),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_1_fu_236(4),
      I5 => right_border_buf_0_s_fu_232(4),
      O => \right_border_buf_0_s_fu_232[4]_i_2_n_0\
    );
\right_border_buf_0_s_fu_232[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_2_fu_240(5),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_1_fu_236(5),
      I5 => right_border_buf_0_s_fu_232(5),
      O => \right_border_buf_0_s_fu_232[5]_i_2_n_0\
    );
\right_border_buf_0_s_fu_232[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80888022800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I2 => right_border_buf_0_2_fu_240(7),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_1_fu_236(7),
      I5 => right_border_buf_0_s_fu_232(7),
      O => \right_border_buf_0_s_fu_232[7]_i_2_n_0\
    );
\right_border_buf_0_s_fu_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din0(0),
      Q => right_border_buf_0_s_fu_232(0),
      R => '0'
    );
\right_border_buf_0_s_fu_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din0(1),
      Q => right_border_buf_0_s_fu_232(1),
      R => '0'
    );
\right_border_buf_0_s_fu_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din0(2),
      Q => right_border_buf_0_s_fu_232(2),
      R => '0'
    );
\right_border_buf_0_s_fu_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din0(3),
      Q => right_border_buf_0_s_fu_232(3),
      R => '0'
    );
\right_border_buf_0_s_fu_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din0(4),
      Q => right_border_buf_0_s_fu_232(4),
      R => '0'
    );
\right_border_buf_0_s_fu_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din0(5),
      Q => right_border_buf_0_s_fu_232(5),
      R => '0'
    );
\right_border_buf_0_s_fu_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din0(6),
      Q => right_border_buf_0_s_fu_232(6),
      R => '0'
    );
\right_border_buf_0_s_fu_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \right_border_buf_0_10_fu_272[7]_i_1_n_0\,
      D => din0(7),
      Q => right_border_buf_0_s_fu_232(7),
      R => '0'
    );
\row_assign_9_0_t_reg_2537[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010FF1"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[2]\,
      I1 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I2 => \t_V_reg_404_reg_n_0_[0]\,
      I3 => \t_V_reg_404_reg_n_0_[1]\,
      I4 => \tmp_3_reg_2528[0]_i_1_n_0\,
      O => row_assign_9_0_t_fu_734_p2(1)
    );
\row_assign_9_0_t_reg_2537[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A54BA5A5A5BB"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[2]\,
      I1 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I2 => \tmp_3_reg_2528[0]_i_1_n_0\,
      I3 => \t_V_reg_404_reg_n_0_[1]\,
      I4 => \t_V_reg_404_reg_n_0_[0]\,
      I5 => \row_assign_9_2_t_reg_2547[1]_i_2_n_0\,
      O => row_assign_9_0_t_fu_734_p2(2)
    );
\row_assign_9_0_t_reg_2537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => \t_V_reg_404_reg_n_0_[0]\,
      Q => row_assign_9_0_t_reg_2537(0),
      R => '0'
    );
\row_assign_9_0_t_reg_2537_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => row_assign_9_0_t_fu_734_p2(1),
      Q => row_assign_9_0_t_reg_2537(1),
      R => '0'
    );
\row_assign_9_0_t_reg_2537_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => row_assign_9_0_t_fu_734_p2(2),
      Q => row_assign_9_0_t_reg_2537(2),
      R => '0'
    );
\row_assign_9_1_t_reg_2542[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC6664CCCF6664"
    )
        port map (
      I0 => tmp_89_0_not_fu_448_p2,
      I1 => \t_V_reg_404_reg_n_0_[1]\,
      I2 => \t_V_reg_404_reg_n_0_[2]\,
      I3 => \tmp_s_reg_2511[0]_i_3_n_0\,
      I4 => \t_V_reg_404_reg_n_0_[0]\,
      I5 => \row_assign_9_1_t_reg_2542[2]_i_2_n_0\,
      O => row_assign_9_1_t_fu_756_p2(1)
    );
\row_assign_9_1_t_reg_2542[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB34CB30CB34CB3F"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[0]\,
      I1 => tmp_89_0_not_fu_448_p2,
      I2 => \t_V_reg_404_reg_n_0_[1]\,
      I3 => \t_V_reg_404_reg_n_0_[2]\,
      I4 => \tmp_s_reg_2511[0]_i_3_n_0\,
      I5 => \row_assign_9_1_t_reg_2542[2]_i_2_n_0\,
      O => row_assign_9_1_t_fu_756_p2(2)
    );
\row_assign_9_1_t_reg_2542[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[5]\,
      I1 => \t_V_reg_404_reg_n_0_[6]\,
      I2 => \t_V_reg_404_reg_n_0_[8]\,
      I3 => \t_V_reg_404_reg_n_0_[7]\,
      O => \row_assign_9_1_t_reg_2542[2]_i_2_n_0\
    );
\row_assign_9_1_t_reg_2542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => i_V_fu_436_p2(0),
      Q => row_assign_9_1_t_reg_2542(0),
      R => '0'
    );
\row_assign_9_1_t_reg_2542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => row_assign_9_1_t_fu_756_p2(1),
      Q => row_assign_9_1_t_reg_2542(1),
      R => '0'
    );
\row_assign_9_1_t_reg_2542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => row_assign_9_1_t_fu_756_p2(2),
      Q => row_assign_9_1_t_reg_2542(2),
      R => '0'
    );
\row_assign_9_2_t_reg_2547[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55010155"
    )
        port map (
      I0 => \row_assign_9_2_t_reg_2547[1]_i_2_n_0\,
      I1 => \t_V_reg_404_reg_n_0_[2]\,
      I2 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I3 => \t_V_reg_404_reg_n_0_[0]\,
      I4 => \t_V_reg_404_reg_n_0_[1]\,
      O => \row_assign_9_2_t_reg_2547[1]_i_1_n_0\
    );
\row_assign_9_2_t_reg_2547[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[7]\,
      I1 => \t_V_reg_404_reg_n_0_[8]\,
      I2 => \t_V_reg_404_reg_n_0_[6]\,
      I3 => \t_V_reg_404_reg_n_0_[5]\,
      I4 => \row_assign_9_2_t_reg_2547[1]_i_3_n_0\,
      O => \row_assign_9_2_t_reg_2547[1]_i_2_n_0\
    );
\row_assign_9_2_t_reg_2547[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[4]\,
      I1 => \t_V_reg_404_reg_n_0_[3]\,
      I2 => \t_V_reg_404_reg_n_0_[2]\,
      I3 => \t_V_reg_404_reg_n_0_[1]\,
      O => \row_assign_9_2_t_reg_2547[1]_i_3_n_0\
    );
\row_assign_9_2_t_reg_2547[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FD5"
    )
        port map (
      I0 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I1 => \t_V_reg_404_reg_n_0_[0]\,
      I2 => \t_V_reg_404_reg_n_0_[1]\,
      I3 => \t_V_reg_404_reg_n_0_[2]\,
      O => row_assign_9_2_t_fu_794_p2(2)
    );
\row_assign_9_2_t_reg_2547_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => \row_assign_9_2_t_reg_2547[1]_i_1_n_0\,
      Q => row_assign_9_2_t_reg_2547(1),
      R => '0'
    );
\row_assign_9_2_t_reg_2547_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => row_assign_9_2_t_fu_794_p2(2),
      Q => row_assign_9_2_t_reg_2547(2),
      R => '0'
    );
\row_assign_9_3_t_reg_2552[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[0]\,
      I1 => \t_V_reg_404_reg_n_0_[2]\,
      I2 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I3 => \t_V_reg_404_reg_n_0_[1]\,
      O => row_assign_9_3_t_fu_832_p2(1)
    );
\row_assign_9_3_t_reg_2552[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDC"
    )
        port map (
      I0 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I1 => \t_V_reg_404_reg_n_0_[2]\,
      I2 => \t_V_reg_404_reg_n_0_[1]\,
      I3 => \t_V_reg_404_reg_n_0_[0]\,
      O => row_assign_9_3_t_fu_832_p2(2)
    );
\row_assign_9_3_t_reg_2552_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => row_assign_9_3_t_fu_832_p2(1),
      Q => row_assign_9_3_t_reg_2552(1),
      R => '0'
    );
\row_assign_9_3_t_reg_2552_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => row_assign_9_3_t_fu_832_p2(2),
      Q => row_assign_9_3_t_reg_2552(2),
      R => '0'
    );
\row_assign_9_4_t_reg_2557[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32CF"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[2]\,
      I1 => \t_V_reg_404_reg_n_0_[0]\,
      I2 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I3 => \t_V_reg_404_reg_n_0_[1]\,
      O => row_assign_9_4_t_fu_870_p2(1)
    );
\row_assign_9_4_t_reg_2557[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44415555"
    )
        port map (
      I0 => \row_assign_9_2_t_reg_2547[1]_i_2_n_0\,
      I1 => \t_V_reg_404_reg_n_0_[2]\,
      I2 => \t_V_reg_404_reg_n_0_[1]\,
      I3 => \t_V_reg_404_reg_n_0_[0]\,
      I4 => \tmp_s_reg_2511[0]_i_4_n_0\,
      O => \row_assign_9_4_t_reg_2557[2]_i_1_n_0\
    );
\row_assign_9_4_t_reg_2557_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => row_assign_9_4_t_fu_870_p2(1),
      Q => row_assign_9_4_t_reg_2557(1),
      R => '0'
    );
\row_assign_9_4_t_reg_2557_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => \row_assign_9_4_t_reg_2557[2]_i_1_n_0\,
      Q => row_assign_9_4_t_reg_2557(2),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_9_fu_188(0),
      Q => src_kernel_win_0_va_10_fu_192(0),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_9_fu_188(1),
      Q => src_kernel_win_0_va_10_fu_192(1),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_9_fu_188(2),
      Q => src_kernel_win_0_va_10_fu_192(2),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_9_fu_188(3),
      Q => src_kernel_win_0_va_10_fu_192(3),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_9_fu_188(4),
      Q => src_kernel_win_0_va_10_fu_192(4),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_9_fu_188(5),
      Q => src_kernel_win_0_va_10_fu_192(5),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_9_fu_188(6),
      Q => src_kernel_win_0_va_10_fu_192(6),
      R => '0'
    );
\src_kernel_win_0_va_10_fu_192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_9_fu_188(7),
      Q => src_kernel_win_0_va_10_fu_192(7),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_10_fu_192(0),
      Q => src_kernel_win_0_va_11_fu_196(0),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_10_fu_192(1),
      Q => src_kernel_win_0_va_11_fu_196(1),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_196_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_10_fu_192(2),
      Q => src_kernel_win_0_va_11_fu_196(2),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_196_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_10_fu_192(3),
      Q => src_kernel_win_0_va_11_fu_196(3),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_196_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_10_fu_192(4),
      Q => src_kernel_win_0_va_11_fu_196(4),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_196_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_10_fu_192(5),
      Q => src_kernel_win_0_va_11_fu_196(5),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_196_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_10_fu_192(6),
      Q => src_kernel_win_0_va_11_fu_196(6),
      R => '0'
    );
\src_kernel_win_0_va_11_fu_196_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_10_fu_192(7),
      Q => src_kernel_win_0_va_11_fu_196(7),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_200[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => k_buf_0_val_9_U_n_2,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => exitcond388_i_reg_2562_pp0_iter2_reg,
      O => src_kernel_win_0_va_12_fu_2000
    );
\src_kernel_win_0_va_12_fu_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_23_reg_2649(0),
      Q => src_kernel_win_0_va_12_fu_200(0),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_23_reg_2649(1),
      Q => src_kernel_win_0_va_12_fu_200(1),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_23_reg_2649(2),
      Q => src_kernel_win_0_va_12_fu_200(2),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_23_reg_2649(3),
      Q => src_kernel_win_0_va_12_fu_200(3),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_23_reg_2649(4),
      Q => src_kernel_win_0_va_12_fu_200(4),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_23_reg_2649(5),
      Q => src_kernel_win_0_va_12_fu_200(5),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_23_reg_2649(6),
      Q => src_kernel_win_0_va_12_fu_200(6),
      R => '0'
    );
\src_kernel_win_0_va_12_fu_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_23_reg_2649(7),
      Q => src_kernel_win_0_va_12_fu_200(7),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_12_fu_200(0),
      Q => src_kernel_win_0_va_13_fu_204(0),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_12_fu_200(1),
      Q => src_kernel_win_0_va_13_fu_204(1),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_12_fu_200(2),
      Q => src_kernel_win_0_va_13_fu_204(2),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_12_fu_200(3),
      Q => src_kernel_win_0_va_13_fu_204(3),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_12_fu_200(4),
      Q => src_kernel_win_0_va_13_fu_204(4),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_12_fu_200(5),
      Q => src_kernel_win_0_va_13_fu_204(5),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_12_fu_200(6),
      Q => src_kernel_win_0_va_13_fu_204(6),
      R => '0'
    );
\src_kernel_win_0_va_13_fu_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_12_fu_200(7),
      Q => src_kernel_win_0_va_13_fu_204(7),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_13_fu_204(0),
      Q => src_kernel_win_0_va_14_fu_208(0),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_13_fu_204(1),
      Q => src_kernel_win_0_va_14_fu_208(1),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_13_fu_204(2),
      Q => src_kernel_win_0_va_14_fu_208(2),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_13_fu_204(3),
      Q => src_kernel_win_0_va_14_fu_208(3),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_13_fu_204(4),
      Q => src_kernel_win_0_va_14_fu_208(4),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_13_fu_204(5),
      Q => src_kernel_win_0_va_14_fu_208(5),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_13_fu_204(6),
      Q => src_kernel_win_0_va_14_fu_208(6),
      R => '0'
    );
\src_kernel_win_0_va_14_fu_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_13_fu_204(7),
      Q => src_kernel_win_0_va_14_fu_208(7),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_14_fu_208(0),
      Q => src_kernel_win_0_va_15_fu_212(0),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_14_fu_208(1),
      Q => src_kernel_win_0_va_15_fu_212(1),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_14_fu_208(2),
      Q => src_kernel_win_0_va_15_fu_212(2),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_14_fu_208(3),
      Q => src_kernel_win_0_va_15_fu_212(3),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_14_fu_208(4),
      Q => src_kernel_win_0_va_15_fu_212(4),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_14_fu_208(5),
      Q => src_kernel_win_0_va_15_fu_212(5),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_14_fu_208(6),
      Q => src_kernel_win_0_va_15_fu_212(6),
      R => '0'
    );
\src_kernel_win_0_va_15_fu_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_14_fu_208(7),
      Q => src_kernel_win_0_va_15_fu_212(7),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_24_reg_2655(0),
      Q => src_kernel_win_0_va_16_fu_216(0),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_24_reg_2655(1),
      Q => src_kernel_win_0_va_16_fu_216(1),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_24_reg_2655(2),
      Q => src_kernel_win_0_va_16_fu_216(2),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_24_reg_2655(3),
      Q => src_kernel_win_0_va_16_fu_216(3),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_24_reg_2655(4),
      Q => src_kernel_win_0_va_16_fu_216(4),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_24_reg_2655(5),
      Q => src_kernel_win_0_va_16_fu_216(5),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_24_reg_2655(6),
      Q => src_kernel_win_0_va_16_fu_216(6),
      R => '0'
    );
\src_kernel_win_0_va_16_fu_216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_24_reg_2655(7),
      Q => src_kernel_win_0_va_16_fu_216(7),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_16_fu_216(0),
      Q => src_kernel_win_0_va_17_fu_220(0),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_16_fu_216(1),
      Q => src_kernel_win_0_va_17_fu_220(1),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_16_fu_216(2),
      Q => src_kernel_win_0_va_17_fu_220(2),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_16_fu_216(3),
      Q => src_kernel_win_0_va_17_fu_220(3),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_16_fu_216(4),
      Q => src_kernel_win_0_va_17_fu_220(4),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_16_fu_216(5),
      Q => src_kernel_win_0_va_17_fu_220(5),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_16_fu_216(6),
      Q => src_kernel_win_0_va_17_fu_220(6),
      R => '0'
    );
\src_kernel_win_0_va_17_fu_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_16_fu_216(7),
      Q => src_kernel_win_0_va_17_fu_220(7),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_17_fu_220(0),
      Q => src_kernel_win_0_va_18_fu_224(0),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_17_fu_220(1),
      Q => src_kernel_win_0_va_18_fu_224(1),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_17_fu_220(2),
      Q => src_kernel_win_0_va_18_fu_224(2),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_17_fu_220(3),
      Q => src_kernel_win_0_va_18_fu_224(3),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_17_fu_220(4),
      Q => src_kernel_win_0_va_18_fu_224(4),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_17_fu_220(5),
      Q => src_kernel_win_0_va_18_fu_224(5),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_17_fu_220(6),
      Q => src_kernel_win_0_va_18_fu_224(6),
      R => '0'
    );
\src_kernel_win_0_va_18_fu_224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_17_fu_220(7),
      Q => src_kernel_win_0_va_18_fu_224(7),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_18_fu_224(0),
      Q => src_kernel_win_0_va_19_fu_228(0),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_18_fu_224(1),
      Q => src_kernel_win_0_va_19_fu_228(1),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_18_fu_224(2),
      Q => src_kernel_win_0_va_19_fu_228(2),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_18_fu_224(3),
      Q => src_kernel_win_0_va_19_fu_228(3),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_18_fu_224(4),
      Q => src_kernel_win_0_va_19_fu_228(4),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_18_fu_224(5),
      Q => src_kernel_win_0_va_19_fu_228(5),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_18_fu_224(6),
      Q => src_kernel_win_0_va_19_fu_228(6),
      R => '0'
    );
\src_kernel_win_0_va_19_fu_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_12_fu_2000,
      D => src_kernel_win_0_va_18_fu_224(7),
      Q => src_kernel_win_0_va_19_fu_228(7),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_fu_152(0),
      Q => src_kernel_win_0_va_1_fu_156(0),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_fu_152(1),
      Q => src_kernel_win_0_va_1_fu_156(1),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_fu_152(2),
      Q => src_kernel_win_0_va_1_fu_156(2),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_fu_152(3),
      Q => src_kernel_win_0_va_1_fu_156(3),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_fu_152(4),
      Q => src_kernel_win_0_va_1_fu_156(4),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_fu_152(5),
      Q => src_kernel_win_0_va_1_fu_156(5),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_fu_152(6),
      Q => src_kernel_win_0_va_1_fu_156(6),
      R => '0'
    );
\src_kernel_win_0_va_1_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_fu_152(7),
      Q => src_kernel_win_0_va_1_fu_156(7),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_2_fu_240(6),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_1_fu_236(6),
      I5 => right_border_buf_0_s_fu_232(6),
      O => \src_kernel_win_0_va_20_reg_2628[6]_i_2_n_0\
    );
\src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2628(0),
      Q => tmp17_cast_fu_2005_p1(0),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2628(1),
      Q => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2628(2),
      Q => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2628(3),
      Q => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2628(4),
      Q => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2628(5),
      Q => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2628(6),
      Q => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_20_reg_2628(7),
      Q => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_20_fu_1315_p3(0),
      Q => src_kernel_win_0_va_20_reg_2628(0),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_20_fu_1315_p3(1),
      Q => src_kernel_win_0_va_20_reg_2628(1),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_20_fu_1315_p3(2),
      Q => src_kernel_win_0_va_20_reg_2628(2),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_20_fu_1315_p3(3),
      Q => src_kernel_win_0_va_20_reg_2628(3),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_20_fu_1315_p3(4),
      Q => src_kernel_win_0_va_20_reg_2628(4),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_20_fu_1315_p3(5),
      Q => src_kernel_win_0_va_20_reg_2628(5),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_20_fu_1315_p3(6),
      Q => src_kernel_win_0_va_20_reg_2628(6),
      R => '0'
    );
\src_kernel_win_0_va_20_reg_2628_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_20_fu_1315_p3(7),
      Q => src_kernel_win_0_va_20_reg_2628(7),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_7_fu_260(0),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_6_fu_256(0),
      I5 => right_border_buf_0_5_fu_252(0),
      O => \src_kernel_win_0_va_21_reg_2635[0]_i_4_n_0\
    );
\src_kernel_win_0_va_21_reg_2635[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_7_fu_260(2),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_6_fu_256(2),
      I5 => right_border_buf_0_5_fu_252(2),
      O => \src_kernel_win_0_va_21_reg_2635[2]_i_4_n_0\
    );
\src_kernel_win_0_va_21_reg_2635[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_7_fu_260(6),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_6_fu_256(6),
      I5 => right_border_buf_0_5_fu_252(6),
      O => \src_kernel_win_0_va_21_reg_2635[6]_i_2_n_0\
    );
\src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2635(0),
      Q => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2635(1),
      Q => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2635(2),
      Q => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2635(3),
      Q => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2635(4),
      Q => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2635(5),
      Q => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2635(6),
      Q => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_21_reg_2635(7),
      Q => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_21_fu_1337_p3(0),
      Q => src_kernel_win_0_va_21_reg_2635(0),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_21_fu_1337_p3(1),
      Q => src_kernel_win_0_va_21_reg_2635(1),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_21_fu_1337_p3(2),
      Q => src_kernel_win_0_va_21_reg_2635(2),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_21_fu_1337_p3(3),
      Q => src_kernel_win_0_va_21_reg_2635(3),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_21_fu_1337_p3(4),
      Q => src_kernel_win_0_va_21_reg_2635(4),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_21_fu_1337_p3(5),
      Q => src_kernel_win_0_va_21_reg_2635(5),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_21_fu_1337_p3(6),
      Q => src_kernel_win_0_va_21_reg_2635(6),
      R => '0'
    );
\src_kernel_win_0_va_21_reg_2635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_21_fu_1337_p3(7),
      Q => src_kernel_win_0_va_21_reg_2635(7),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_12_fu_280(0),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_11_fu_276(0),
      I5 => right_border_buf_0_10_fu_272(0),
      O => \src_kernel_win_0_va_22_reg_2642[0]_i_4_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_12_fu_280(2),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_11_fu_276(2),
      I5 => right_border_buf_0_10_fu_272(2),
      O => \src_kernel_win_0_va_22_reg_2642[2]_i_4_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_12_fu_280(6),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_11_fu_276(6),
      I5 => right_border_buf_0_10_fu_272(6),
      O => \src_kernel_win_0_va_22_reg_2642[6]_i_2_n_0\
    );
\src_kernel_win_0_va_22_reg_2642[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exitcond388_i_reg_2562_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => k_buf_0_val_9_U_n_2,
      O => src_kernel_win_0_va_20_reg_26280
    );
\src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2642(0),
      Q => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(0),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2642(1),
      Q => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(1),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2642(2),
      Q => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(2),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2642(3),
      Q => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(3),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2642(4),
      Q => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(4),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2642(5),
      Q => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(5),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2642(6),
      Q => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(6),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => src_kernel_win_0_va_22_reg_2642(7),
      Q => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(7),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_22_fu_1359_p3(0),
      Q => src_kernel_win_0_va_22_reg_2642(0),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_22_fu_1359_p3(1),
      Q => src_kernel_win_0_va_22_reg_2642(1),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_22_fu_1359_p3(2),
      Q => src_kernel_win_0_va_22_reg_2642(2),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_22_fu_1359_p3(3),
      Q => src_kernel_win_0_va_22_reg_2642(3),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_22_fu_1359_p3(4),
      Q => src_kernel_win_0_va_22_reg_2642(4),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_22_fu_1359_p3(5),
      Q => src_kernel_win_0_va_22_reg_2642(5),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_22_fu_1359_p3(6),
      Q => src_kernel_win_0_va_22_reg_2642(6),
      R => '0'
    );
\src_kernel_win_0_va_22_reg_2642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_22_fu_1359_p3(7),
      Q => src_kernel_win_0_va_22_reg_2642(7),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2649[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_3_fu_244(0),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_4_fu_248(0),
      I5 => right_border_buf_0_8_fu_264(0),
      O => \src_kernel_win_0_va_23_reg_2649[0]_i_5_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_9_fu_268(0),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_13_fu_284(0),
      I5 => right_border_buf_0_14_fu_288(0),
      O => \src_kernel_win_0_va_23_reg_2649[0]_i_6_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_3_fu_244(2),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_4_fu_248(2),
      I5 => right_border_buf_0_8_fu_264(2),
      O => \src_kernel_win_0_va_23_reg_2649[2]_i_5_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_9_fu_268(2),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_13_fu_284(2),
      I5 => right_border_buf_0_14_fu_288(2),
      O => \src_kernel_win_0_va_23_reg_2649[2]_i_6_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_3_fu_244(4),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_4_fu_248(4),
      I5 => right_border_buf_0_8_fu_264(4),
      O => \src_kernel_win_0_va_23_reg_2649[4]_i_4_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_3_fu_244(5),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_4_fu_248(5),
      I5 => right_border_buf_0_8_fu_264(5),
      O => \src_kernel_win_0_va_23_reg_2649[5]_i_4_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_9_fu_268(6),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_13_fu_284(6),
      I5 => right_border_buf_0_14_fu_288(6),
      O => \src_kernel_win_0_va_23_reg_2649[6]_i_2_n_0\
    );
\src_kernel_win_0_va_23_reg_2649[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_3_fu_244(7),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_4_fu_248(7),
      I5 => right_border_buf_0_8_fu_264(7),
      O => \src_kernel_win_0_va_23_reg_2649[7]_i_4_n_0\
    );
\src_kernel_win_0_va_23_reg_2649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_23_fu_1381_p3(0),
      Q => src_kernel_win_0_va_23_reg_2649(0),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_23_fu_1381_p3(1),
      Q => src_kernel_win_0_va_23_reg_2649(1),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2649_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_23_fu_1381_p3(2),
      Q => src_kernel_win_0_va_23_reg_2649(2),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2649_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_23_fu_1381_p3(3),
      Q => src_kernel_win_0_va_23_reg_2649(3),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2649_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_23_fu_1381_p3(4),
      Q => src_kernel_win_0_va_23_reg_2649(4),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2649_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_23_fu_1381_p3(5),
      Q => src_kernel_win_0_va_23_reg_2649(5),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2649_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_23_fu_1381_p3(6),
      Q => src_kernel_win_0_va_23_reg_2649(6),
      R => '0'
    );
\src_kernel_win_0_va_23_reg_2649_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_23_fu_1381_p3(7),
      Q => src_kernel_win_0_va_23_reg_2649(7),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2655[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_2_fu_240(0),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_1_fu_236(0),
      I5 => right_border_buf_0_s_fu_232(0),
      O => \src_kernel_win_0_va_24_reg_2655[0]_i_4_n_0\
    );
\src_kernel_win_0_va_24_reg_2655[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => tmp_57_reg_2580_pp0_iter1_reg(2),
      I1 => right_border_buf_0_2_fu_240(2),
      I2 => tmp_57_reg_2580_pp0_iter1_reg(0),
      I3 => tmp_57_reg_2580_pp0_iter1_reg(1),
      I4 => right_border_buf_0_1_fu_236(2),
      I5 => right_border_buf_0_s_fu_232(2),
      O => \src_kernel_win_0_va_24_reg_2655[2]_i_4_n_0\
    );
\src_kernel_win_0_va_24_reg_2655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_24_fu_1403_p3(0),
      Q => src_kernel_win_0_va_24_reg_2655(0),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_24_fu_1403_p3(1),
      Q => src_kernel_win_0_va_24_reg_2655(1),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_24_fu_1403_p3(2),
      Q => src_kernel_win_0_va_24_reg_2655(2),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_24_fu_1403_p3(3),
      Q => src_kernel_win_0_va_24_reg_2655(3),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_24_fu_1403_p3(4),
      Q => src_kernel_win_0_va_24_reg_2655(4),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_24_fu_1403_p3(5),
      Q => src_kernel_win_0_va_24_reg_2655(5),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_24_fu_1403_p3(6),
      Q => src_kernel_win_0_va_24_reg_2655(6),
      R => '0'
    );
\src_kernel_win_0_va_24_reg_2655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_20_reg_26280,
      D => src_kernel_win_0_va_24_fu_1403_p3(7),
      Q => src_kernel_win_0_va_24_reg_2655(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_1_fu_156(0),
      Q => p_shl_fu_1926_p3(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_1_fu_156(1),
      Q => p_shl_fu_1926_p3(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_1_fu_156(2),
      Q => p_shl_fu_1926_p3(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_1_fu_156(3),
      Q => p_shl_fu_1926_p3(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_1_fu_156(4),
      Q => p_shl_fu_1926_p3(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_1_fu_156(5),
      Q => p_shl_fu_1926_p3(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_1_fu_156(6),
      Q => p_shl_fu_1926_p3(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_1_fu_156(7),
      Q => p_shl_fu_1926_p3(8),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => p_shl_fu_1926_p3(1),
      Q => src_kernel_win_0_va_3_fu_164(0),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => p_shl_fu_1926_p3(2),
      Q => src_kernel_win_0_va_3_fu_164(1),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => p_shl_fu_1926_p3(3),
      Q => src_kernel_win_0_va_3_fu_164(2),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => p_shl_fu_1926_p3(4),
      Q => src_kernel_win_0_va_3_fu_164(3),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => p_shl_fu_1926_p3(5),
      Q => src_kernel_win_0_va_3_fu_164(4),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => p_shl_fu_1926_p3(6),
      Q => src_kernel_win_0_va_3_fu_164(5),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => p_shl_fu_1926_p3(7),
      Q => src_kernel_win_0_va_3_fu_164(6),
      R => '0'
    );
\src_kernel_win_0_va_3_fu_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => p_shl_fu_1926_p3(8),
      Q => src_kernel_win_0_va_3_fu_164(7),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(0),
      Q => src_kernel_win_0_va_4_fu_168(0),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(1),
      Q => src_kernel_win_0_va_4_fu_168(1),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(2),
      Q => src_kernel_win_0_va_4_fu_168(2),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(3),
      Q => src_kernel_win_0_va_4_fu_168(3),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(4),
      Q => src_kernel_win_0_va_4_fu_168(4),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(5),
      Q => src_kernel_win_0_va_4_fu_168(5),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(6),
      Q => src_kernel_win_0_va_4_fu_168(6),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(7),
      Q => src_kernel_win_0_va_4_fu_168(7),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_4_fu_168(0),
      Q => src_kernel_win_0_va_5_fu_172(0),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_4_fu_168(1),
      Q => src_kernel_win_0_va_5_fu_172(1),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_4_fu_168(2),
      Q => src_kernel_win_0_va_5_fu_172(2),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_4_fu_168(3),
      Q => src_kernel_win_0_va_5_fu_172(3),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_4_fu_168(4),
      Q => src_kernel_win_0_va_5_fu_172(4),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_4_fu_168(5),
      Q => src_kernel_win_0_va_5_fu_172(5),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_4_fu_168(6),
      Q => src_kernel_win_0_va_5_fu_172(6),
      R => '0'
    );
\src_kernel_win_0_va_5_fu_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_4_fu_168(7),
      Q => src_kernel_win_0_va_5_fu_172(7),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_5_fu_172(0),
      Q => src_kernel_win_0_va_6_fu_176(0),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_5_fu_172(1),
      Q => src_kernel_win_0_va_6_fu_176(1),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_5_fu_172(2),
      Q => src_kernel_win_0_va_6_fu_176(2),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_5_fu_172(3),
      Q => src_kernel_win_0_va_6_fu_176(3),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_5_fu_172(4),
      Q => src_kernel_win_0_va_6_fu_176(4),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_5_fu_172(5),
      Q => src_kernel_win_0_va_6_fu_176(5),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_5_fu_172(6),
      Q => src_kernel_win_0_va_6_fu_176(6),
      R => '0'
    );
\src_kernel_win_0_va_6_fu_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_5_fu_172(7),
      Q => src_kernel_win_0_va_6_fu_176(7),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_6_fu_176(0),
      Q => src_kernel_win_0_va_7_fu_180(0),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_6_fu_176(1),
      Q => src_kernel_win_0_va_7_fu_180(1),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_6_fu_176(2),
      Q => src_kernel_win_0_va_7_fu_180(2),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_6_fu_176(3),
      Q => src_kernel_win_0_va_7_fu_180(3),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_6_fu_176(4),
      Q => src_kernel_win_0_va_7_fu_180(4),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_6_fu_176(5),
      Q => src_kernel_win_0_va_7_fu_180(5),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_6_fu_176(6),
      Q => src_kernel_win_0_va_7_fu_180(6),
      R => '0'
    );
\src_kernel_win_0_va_7_fu_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_6_fu_176(7),
      Q => src_kernel_win_0_va_7_fu_180(7),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_184[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => k_buf_0_val_9_U_n_2,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => exitcond388_i_reg_2562_pp0_iter3_reg,
      O => src_kernel_win_0_va_10_fu_1920
    );
\src_kernel_win_0_va_8_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(0),
      Q => src_kernel_win_0_va_8_fu_184(0),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(1),
      Q => src_kernel_win_0_va_8_fu_184(1),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(2),
      Q => src_kernel_win_0_va_8_fu_184(2),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(3),
      Q => src_kernel_win_0_va_8_fu_184(3),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(4),
      Q => src_kernel_win_0_va_8_fu_184(4),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(5),
      Q => src_kernel_win_0_va_8_fu_184(5),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(6),
      Q => src_kernel_win_0_va_8_fu_184(6),
      R => '0'
    );
\src_kernel_win_0_va_8_fu_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_22_reg_2642_pp0_iter3_reg(7),
      Q => src_kernel_win_0_va_8_fu_184(7),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_8_fu_184(0),
      Q => src_kernel_win_0_va_9_fu_188(0),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_8_fu_184(1),
      Q => src_kernel_win_0_va_9_fu_188(1),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_8_fu_184(2),
      Q => src_kernel_win_0_va_9_fu_188(2),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_8_fu_184(3),
      Q => src_kernel_win_0_va_9_fu_188(3),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_8_fu_184(4),
      Q => src_kernel_win_0_va_9_fu_188(4),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_8_fu_184(5),
      Q => src_kernel_win_0_va_9_fu_188(5),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_8_fu_184(6),
      Q => src_kernel_win_0_va_9_fu_188(6),
      R => '0'
    );
\src_kernel_win_0_va_9_fu_188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_8_fu_184(7),
      Q => src_kernel_win_0_va_9_fu_188(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => tmp17_cast_fu_2005_p1(0),
      Q => src_kernel_win_0_va_fu_152(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(1),
      Q => src_kernel_win_0_va_fu_152(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(2),
      Q => src_kernel_win_0_va_fu_152(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(3),
      Q => src_kernel_win_0_va_fu_152(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(4),
      Q => src_kernel_win_0_va_fu_152(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(5),
      Q => src_kernel_win_0_va_fu_152(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(6),
      Q => src_kernel_win_0_va_fu_152(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_10_fu_1920,
      D => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(7),
      Q => src_kernel_win_0_va_fu_152(7),
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => start_once_reg_reg_0,
      I1 => start_for_Duplicate77_U0_full_n,
      I2 => start_for_Sobel_U0_empty_n,
      I3 => \^ap_cs_fsm_reg[0]_0\,
      O => start_once_reg_reg
    );
\t_V_3_reg_415[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_3_reg_415_reg_n_0_[0]\,
      O => j_V_fu_886_p2(0)
    );
\t_V_3_reg_415[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_3_reg_415_reg_n_0_[0]\,
      I1 => \t_V_3_reg_415_reg_n_0_[1]\,
      O => j_V_fu_886_p2(1)
    );
\t_V_3_reg_415[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(0),
      I1 => \t_V_3_reg_415_reg_n_0_[0]\,
      I2 => \t_V_3_reg_415_reg_n_0_[1]\,
      O => j_V_fu_886_p2(2)
    );
\t_V_3_reg_415[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sel0(1),
      I1 => \t_V_3_reg_415_reg_n_0_[1]\,
      I2 => \t_V_3_reg_415_reg_n_0_[0]\,
      I3 => sel0(0),
      O => j_V_fu_886_p2(3)
    );
\t_V_3_reg_415[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \t_V_3_reg_415_reg_n_0_[0]\,
      I4 => \t_V_3_reg_415_reg_n_0_[1]\,
      O => j_V_fu_886_p2(4)
    );
\t_V_3_reg_415[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \t_V_3_reg_415_reg_n_0_[1]\,
      I3 => \t_V_3_reg_415_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => sel0(1),
      O => j_V_fu_886_p2(5)
    );
\t_V_3_reg_415[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sel0(4),
      I1 => \t_V_3_reg_415[9]_i_4_n_0\,
      O => j_V_fu_886_p2(6)
    );
\t_V_3_reg_415[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => \t_V_3_reg_415[9]_i_4_n_0\,
      O => j_V_fu_886_p2(7)
    );
\t_V_3_reg_415[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => \t_V_3_reg_415[9]_i_4_n_0\,
      I3 => sel0(4),
      O => j_V_fu_886_p2(8)
    );
\t_V_3_reg_415[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FF00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_9_U_n_2,
      I2 => exitcond388_i_fu_880_p2,
      I3 => \tmp_s_reg_2511[0]_i_1_n_0\,
      I4 => ap_enable_reg_pp0_iter0,
      O => t_V_3_reg_415
    );
\t_V_3_reg_415[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_9_U_n_2,
      I2 => exitcond388_i_fu_880_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => t_V_3_reg_4150
    );
\t_V_3_reg_415[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(4),
      I2 => \t_V_3_reg_415[9]_i_4_n_0\,
      I3 => sel0(5),
      I4 => sel0(6),
      O => j_V_fu_886_p2(9)
    );
\t_V_3_reg_415[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(2),
      I1 => \t_V_3_reg_415_reg_n_0_[1]\,
      I2 => \t_V_3_reg_415_reg_n_0_[0]\,
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(3),
      O => \t_V_3_reg_415[9]_i_4_n_0\
    );
\t_V_3_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(0),
      Q => \t_V_3_reg_415_reg_n_0_[0]\,
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(1),
      Q => \t_V_3_reg_415_reg_n_0_[1]\,
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(2),
      Q => sel0(0),
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(3),
      Q => sel0(1),
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(4),
      Q => sel0(2),
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(5),
      Q => sel0(3),
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(6),
      Q => sel0(4),
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(7),
      Q => sel0(5),
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(8),
      Q => sel0(6),
      R => t_V_3_reg_415
    );
\t_V_3_reg_415_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_4150,
      D => j_V_fu_886_p2(9),
      Q => sel0(7),
      R => t_V_3_reg_415
    );
\t_V_reg_404[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_Filter2D_fu_18_ap_start_reg_reg_0,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state10,
      O => t_V_reg_404
    );
\t_V_reg_404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(0),
      Q => \t_V_reg_404_reg_n_0_[0]\,
      R => t_V_reg_404
    );
\t_V_reg_404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(1),
      Q => \t_V_reg_404_reg_n_0_[1]\,
      R => t_V_reg_404
    );
\t_V_reg_404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(2),
      Q => \t_V_reg_404_reg_n_0_[2]\,
      R => t_V_reg_404
    );
\t_V_reg_404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(3),
      Q => \t_V_reg_404_reg_n_0_[3]\,
      R => t_V_reg_404
    );
\t_V_reg_404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(4),
      Q => \t_V_reg_404_reg_n_0_[4]\,
      R => t_V_reg_404
    );
\t_V_reg_404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(5),
      Q => \t_V_reg_404_reg_n_0_[5]\,
      R => t_V_reg_404
    );
\t_V_reg_404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(6),
      Q => \t_V_reg_404_reg_n_0_[6]\,
      R => t_V_reg_404
    );
\t_V_reg_404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(7),
      Q => \t_V_reg_404_reg_n_0_[7]\,
      R => t_V_reg_404
    );
\t_V_reg_404_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_2497(8),
      Q => \t_V_reg_404_reg_n_0_[8]\,
      R => t_V_reg_404
    );
tmp12_fu_1983_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp12_fu_1983_p2_carry_n_0,
      CO(2) => tmp12_fu_1983_p2_carry_n_1,
      CO(1) => tmp12_fu_1983_p2_carry_n_2,
      CO(0) => tmp12_fu_1983_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => tmp13_fu_1973_p2(5 downto 4),
      DI(1) => src_kernel_win_0_va_6_fu_176(0),
      DI(0) => '0',
      O(3 downto 0) => tmp12_fu_1983_p2(5 downto 2),
      S(3) => tmp12_fu_1983_p2_carry_i_2_n_0,
      S(2) => tmp12_fu_1983_p2_carry_i_3_n_0,
      S(1) => tmp12_fu_1983_p2_carry_i_4_n_0,
      S(0) => tmp13_fu_1973_p2(2)
    );
\tmp12_fu_1983_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp12_fu_1983_p2_carry_n_0,
      CO(3) => \tmp12_fu_1983_p2_carry__0_n_0\,
      CO(2) => \tmp12_fu_1983_p2_carry__0_n_1\,
      CO(1) => \tmp12_fu_1983_p2_carry__0_n_2\,
      CO(0) => \tmp12_fu_1983_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp13_fu_1973_p2(9 downto 6),
      O(3 downto 0) => tmp12_fu_1983_p2(9 downto 6),
      S(3) => \tmp12_fu_1983_p2_carry__0_i_2_n_0\,
      S(2) => \tmp12_fu_1983_p2_carry__0_i_3_n_0\,
      S(1) => \tmp12_fu_1983_p2_carry__0_i_4_n_0\,
      S(0) => \tmp12_fu_1983_p2_carry__0_i_5_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp12_fu_1983_p2_carry_i_1_n_0,
      CO(3) => \tmp12_fu_1983_p2_carry__0_i_1_n_0\,
      CO(2) => \tmp12_fu_1983_p2_carry__0_i_1_n_1\,
      CO(1) => \tmp12_fu_1983_p2_carry__0_i_1_n_2\,
      CO(0) => \tmp12_fu_1983_p2_carry__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_4_fu_168(6 downto 3),
      O(3 downto 0) => tmp13_fu_1973_p2(9 downto 6),
      S(3) => \tmp12_fu_1983_p2_carry__0_i_6_n_0\,
      S(2) => \tmp12_fu_1983_p2_carry__0_i_7_n_0\,
      S(1) => \tmp12_fu_1983_p2_carry__0_i_8_n_0\,
      S(0) => \tmp12_fu_1983_p2_carry__0_i_9_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(4),
      I1 => src_kernel_win_0_va_6_fu_176(2),
      I2 => src_kernel_win_0_va_6_fu_176(1),
      I3 => src_kernel_win_0_va_6_fu_176(0),
      I4 => src_kernel_win_0_va_6_fu_176(3),
      I5 => src_kernel_win_0_va_6_fu_176(5),
      O => \tmp12_fu_1983_p2_carry__0_i_10_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(3),
      I1 => src_kernel_win_0_va_6_fu_176(0),
      I2 => src_kernel_win_0_va_6_fu_176(1),
      I3 => src_kernel_win_0_va_6_fu_176(2),
      I4 => src_kernel_win_0_va_6_fu_176(4),
      O => \tmp12_fu_1983_p2_carry__0_i_11_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(4),
      I1 => src_kernel_win_0_va_7_fu_180(2),
      I2 => src_kernel_win_0_va_7_fu_180(0),
      I3 => src_kernel_win_0_va_7_fu_180(1),
      I4 => src_kernel_win_0_va_7_fu_180(3),
      I5 => src_kernel_win_0_va_7_fu_180(5),
      O => \tmp12_fu_1983_p2_carry__0_i_12_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(4),
      I1 => src_kernel_win_0_va_7_fu_180(2),
      I2 => src_kernel_win_0_va_7_fu_180(0),
      I3 => src_kernel_win_0_va_7_fu_180(1),
      I4 => src_kernel_win_0_va_7_fu_180(3),
      I5 => src_kernel_win_0_va_7_fu_180(5),
      O => \tmp12_fu_1983_p2_carry__0_i_13_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(6),
      I1 => \tmp12_fu_1983_p2_carry__0_i_10_n_0\,
      I2 => tmp13_fu_1973_p2(9),
      O => \tmp12_fu_1983_p2_carry__0_i_2_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(5),
      I1 => \tmp12_fu_1983_p2_carry__0_i_11_n_0\,
      I2 => tmp13_fu_1973_p2(8),
      O => \tmp12_fu_1983_p2_carry__0_i_3_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(4),
      I1 => src_kernel_win_0_va_6_fu_176(2),
      I2 => src_kernel_win_0_va_6_fu_176(1),
      I3 => src_kernel_win_0_va_6_fu_176(0),
      I4 => src_kernel_win_0_va_6_fu_176(3),
      I5 => tmp13_fu_1973_p2(7),
      O => \tmp12_fu_1983_p2_carry__0_i_4_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(3),
      I1 => src_kernel_win_0_va_6_fu_176(0),
      I2 => src_kernel_win_0_va_6_fu_176(1),
      I3 => src_kernel_win_0_va_6_fu_176(2),
      I4 => tmp13_fu_1973_p2(6),
      O => \tmp12_fu_1983_p2_carry__0_i_5_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(6),
      I1 => src_kernel_win_0_va_7_fu_180(7),
      I2 => \tmp12_fu_1983_p2_carry__0_i_12_n_0\,
      I3 => src_kernel_win_0_va_7_fu_180(6),
      O => \tmp12_fu_1983_p2_carry__0_i_6_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(5),
      I1 => src_kernel_win_0_va_7_fu_180(6),
      I2 => \tmp12_fu_1983_p2_carry__0_i_12_n_0\,
      O => \tmp12_fu_1983_p2_carry__0_i_7_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(4),
      I1 => \tmp12_fu_1983_p2_carry__0_i_13_n_0\,
      O => \tmp12_fu_1983_p2_carry__0_i_8_n_0\
    );
\tmp12_fu_1983_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(3),
      I1 => src_kernel_win_0_va_7_fu_180(4),
      I2 => src_kernel_win_0_va_7_fu_180(2),
      I3 => src_kernel_win_0_va_7_fu_180(0),
      I4 => src_kernel_win_0_va_7_fu_180(1),
      I5 => src_kernel_win_0_va_7_fu_180(3),
      O => \tmp12_fu_1983_p2_carry__0_i_9_n_0\
    );
\tmp12_fu_1983_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp12_fu_1983_p2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp12_fu_1983_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp12_fu_1983_p2_carry__1_n_2\,
      CO(0) => \tmp12_fu_1983_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp12_fu_1983_p2_carry__1_i_1_n_0\,
      DI(0) => tmp13_fu_1973_p2(10),
      O(3) => \NLW_tmp12_fu_1983_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp12_fu_1983_p2(12 downto 10),
      S(3 downto 2) => B"01",
      S(1) => \tmp12_fu_1983_p2_carry__1_i_3_n_0\,
      S(0) => \tmp12_fu_1983_p2_carry__1_i_4_n_0\
    );
\tmp12_fu_1983_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(6),
      I1 => \tmp12_fu_1983_p2_carry__0_i_10_n_0\,
      I2 => src_kernel_win_0_va_6_fu_176(7),
      O => \tmp12_fu_1983_p2_carry__1_i_1_n_0\
    );
\tmp12_fu_1983_p2_carry__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp12_fu_1983_p2_carry__0_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp12_fu_1983_p2_carry__1_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp12_fu_1983_p2_carry__1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => src_kernel_win_0_va_4_fu_168(7),
      O(3 downto 2) => \NLW_tmp12_fu_1983_p2_carry__1_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp13_fu_1973_p2(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \tmp12_fu_1983_p2_carry__1_i_5_n_0\,
      S(0) => \tmp12_fu_1983_p2_carry__1_i_6_n_0\
    );
\tmp12_fu_1983_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(7),
      I1 => \tmp12_fu_1983_p2_carry__0_i_10_n_0\,
      I2 => src_kernel_win_0_va_6_fu_176(6),
      I3 => tmp13_fu_1973_p2(11),
      O => \tmp12_fu_1983_p2_carry__1_i_3_n_0\
    );
\tmp12_fu_1983_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(7),
      I1 => \tmp12_fu_1983_p2_carry__0_i_10_n_0\,
      I2 => src_kernel_win_0_va_6_fu_176(6),
      I3 => tmp13_fu_1973_p2(10),
      O => \tmp12_fu_1983_p2_carry__1_i_4_n_0\
    );
\tmp12_fu_1983_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(7),
      I1 => \tmp12_fu_1983_p2_carry__0_i_12_n_0\,
      I2 => src_kernel_win_0_va_7_fu_180(6),
      O => \tmp12_fu_1983_p2_carry__1_i_5_n_0\
    );
\tmp12_fu_1983_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(7),
      I1 => \tmp12_fu_1983_p2_carry__0_i_12_n_0\,
      I2 => src_kernel_win_0_va_7_fu_180(6),
      I3 => src_kernel_win_0_va_4_fu_168(7),
      O => \tmp12_fu_1983_p2_carry__1_i_6_n_0\
    );
tmp12_fu_1983_p2_carry_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp12_fu_1983_p2_carry_i_1_n_0,
      CO(2) => tmp12_fu_1983_p2_carry_i_1_n_1,
      CO(1) => tmp12_fu_1983_p2_carry_i_1_n_2,
      CO(0) => tmp12_fu_1983_p2_carry_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 1) => src_kernel_win_0_va_4_fu_168(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => tmp13_fu_1973_p2(5 downto 2),
      S(3) => tmp12_fu_1983_p2_carry_i_5_n_0,
      S(2) => tmp12_fu_1983_p2_carry_i_6_n_0,
      S(1) => tmp12_fu_1983_p2_carry_i_7_n_0,
      S(0) => src_kernel_win_0_va_7_fu_180(0)
    );
tmp12_fu_1983_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(2),
      I1 => src_kernel_win_0_va_6_fu_176(1),
      I2 => src_kernel_win_0_va_6_fu_176(0),
      I3 => tmp13_fu_1973_p2(5),
      O => tmp12_fu_1983_p2_carry_i_2_n_0
    );
tmp12_fu_1983_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(1),
      I1 => src_kernel_win_0_va_6_fu_176(0),
      I2 => tmp13_fu_1973_p2(4),
      O => tmp12_fu_1983_p2_carry_i_3_n_0
    );
tmp12_fu_1983_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(0),
      I1 => tmp13_fu_1973_p2(3),
      O => tmp12_fu_1983_p2_carry_i_4_n_0
    );
tmp12_fu_1983_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(2),
      I1 => src_kernel_win_0_va_7_fu_180(3),
      I2 => src_kernel_win_0_va_7_fu_180(1),
      I3 => src_kernel_win_0_va_7_fu_180(0),
      I4 => src_kernel_win_0_va_7_fu_180(2),
      O => tmp12_fu_1983_p2_carry_i_5_n_0
    );
tmp12_fu_1983_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(1),
      I1 => src_kernel_win_0_va_7_fu_180(2),
      I2 => src_kernel_win_0_va_7_fu_180(0),
      I3 => src_kernel_win_0_va_7_fu_180(1),
      O => tmp12_fu_1983_p2_carry_i_6_n_0
    );
tmp12_fu_1983_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(0),
      I1 => src_kernel_win_0_va_7_fu_180(1),
      I2 => src_kernel_win_0_va_7_fu_180(0),
      O => tmp12_fu_1983_p2_carry_i_7_n_0
    );
\tmp12_reg_2711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(10),
      Q => tmp12_reg_2711(10),
      R => '0'
    );
\tmp12_reg_2711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(11),
      Q => tmp12_reg_2711(11),
      R => '0'
    );
\tmp12_reg_2711_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(12),
      Q => tmp12_reg_2711(12),
      R => '0'
    );
\tmp12_reg_2711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(2),
      Q => tmp12_reg_2711(2),
      R => '0'
    );
\tmp12_reg_2711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(3),
      Q => tmp12_reg_2711(3),
      R => '0'
    );
\tmp12_reg_2711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(4),
      Q => tmp12_reg_2711(4),
      R => '0'
    );
\tmp12_reg_2711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(5),
      Q => tmp12_reg_2711(5),
      R => '0'
    );
\tmp12_reg_2711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(6),
      Q => tmp12_reg_2711(6),
      R => '0'
    );
\tmp12_reg_2711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(7),
      Q => tmp12_reg_2711(7),
      R => '0'
    );
\tmp12_reg_2711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(8),
      Q => tmp12_reg_2711(8),
      R => '0'
    );
\tmp12_reg_2711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp12_fu_1983_p2(9),
      Q => tmp12_reg_2711(9),
      R => '0'
    );
tmp14_fu_2019_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp14_fu_2019_p2_carry_n_0,
      CO(2) => tmp14_fu_2019_p2_carry_n_1,
      CO(1) => tmp14_fu_2019_p2_carry_n_2,
      CO(0) => tmp14_fu_2019_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => tmp15_fu_1989_p2(4 downto 1),
      O(3 downto 1) => tmp14_fu_2019_p2(4 downto 2),
      O(0) => NLW_tmp14_fu_2019_p2_carry_O_UNCONNECTED(0),
      S(3) => tmp14_fu_2019_p2_carry_i_2_n_0,
      S(2) => tmp14_fu_2019_p2_carry_i_3_n_0,
      S(1) => tmp14_fu_2019_p2_carry_i_4_n_0,
      S(0) => tmp14_fu_2019_p2_carry_i_5_n_0
    );
\tmp14_fu_2019_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp14_fu_2019_p2_carry_n_0,
      CO(3) => \tmp14_fu_2019_p2_carry__0_n_0\,
      CO(2) => \tmp14_fu_2019_p2_carry__0_n_1\,
      CO(1) => \tmp14_fu_2019_p2_carry__0_n_2\,
      CO(0) => \tmp14_fu_2019_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp15_fu_1989_p2(8 downto 5),
      O(3 downto 0) => tmp14_fu_2019_p2(8 downto 5),
      S(3) => \tmp14_fu_2019_p2_carry__0_i_2_n_0\,
      S(2) => \tmp14_fu_2019_p2_carry__0_i_3_n_0\,
      S(1) => \tmp14_fu_2019_p2_carry__0_i_4_n_0\,
      S(0) => \tmp14_fu_2019_p2_carry__0_i_5_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp14_fu_2019_p2_carry_i_1_n_0,
      CO(3) => \tmp14_fu_2019_p2_carry__0_i_1_n_0\,
      CO(2) => \tmp14_fu_2019_p2_carry__0_i_1_n_1\,
      CO(1) => \tmp14_fu_2019_p2_carry__0_i_1_n_2\,
      CO(0) => \tmp14_fu_2019_p2_carry__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(6 downto 3),
      O(3 downto 0) => tmp15_fu_1989_p2(8 downto 5),
      S(3) => \tmp14_fu_2019_p2_carry__0_i_6_n_0\,
      S(2) => \tmp14_fu_2019_p2_carry__0_i_7_n_0\,
      S(1) => \tmp14_fu_2019_p2_carry__0_i_8_n_0\,
      S(0) => \tmp14_fu_2019_p2_carry__0_i_9_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_shl_fu_1926_p3(5),
      I1 => p_shl_fu_1926_p3(3),
      I2 => p_shl_fu_1926_p3(1),
      I3 => p_shl_fu_1926_p3(2),
      I4 => p_shl_fu_1926_p3(4),
      I5 => p_shl_fu_1926_p3(6),
      O => \tmp14_fu_2019_p2_carry__0_i_10_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_shl_fu_1926_p3(4),
      I1 => p_shl_fu_1926_p3(2),
      I2 => p_shl_fu_1926_p3(1),
      I3 => p_shl_fu_1926_p3(3),
      I4 => p_shl_fu_1926_p3(5),
      O => \tmp14_fu_2019_p2_carry__0_i_11_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(8),
      I1 => tmp16_fu_2009_p2(8),
      O => \tmp14_fu_2019_p2_carry__0_i_2_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(7),
      I1 => tmp16_fu_2009_p2(7),
      O => \tmp14_fu_2019_p2_carry__0_i_3_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(6),
      I1 => tmp16_fu_2009_p2(6),
      O => \tmp14_fu_2019_p2_carry__0_i_4_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(5),
      I1 => tmp16_fu_2009_p2(5),
      O => \tmp14_fu_2019_p2_carry__0_i_5_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(6),
      I1 => p_shl_fu_1926_p3(8),
      I2 => \tmp14_fu_2019_p2_carry__0_i_10_n_0\,
      I3 => p_shl_fu_1926_p3(7),
      O => \tmp14_fu_2019_p2_carry__0_i_6_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(5),
      I1 => p_shl_fu_1926_p3(7),
      I2 => \tmp14_fu_2019_p2_carry__0_i_10_n_0\,
      O => \tmp14_fu_2019_p2_carry__0_i_7_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(4),
      I1 => p_shl_fu_1926_p3(6),
      I2 => \tmp14_fu_2019_p2_carry__0_i_11_n_0\,
      O => \tmp14_fu_2019_p2_carry__0_i_8_n_0\
    );
\tmp14_fu_2019_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999996"
    )
        port map (
      I0 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(3),
      I1 => p_shl_fu_1926_p3(5),
      I2 => p_shl_fu_1926_p3(3),
      I3 => p_shl_fu_1926_p3(1),
      I4 => p_shl_fu_1926_p3(2),
      I5 => p_shl_fu_1926_p3(4),
      O => \tmp14_fu_2019_p2_carry__0_i_9_n_0\
    );
\tmp14_fu_2019_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp14_fu_2019_p2_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp14_fu_2019_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp14_fu_2019_p2_carry__1_n_2\,
      CO(0) => \tmp14_fu_2019_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp14_fu_2019_p2_carry__1_i_1_n_0\,
      DI(0) => tmp15_fu_1989_p2(9),
      O(3) => \NLW_tmp14_fu_2019_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp14_fu_2019_p2(11 downto 9),
      S(3 downto 2) => B"01",
      S(1) => \tmp14_fu_2019_p2_carry__1_i_3_n_0\,
      S(0) => \tmp14_fu_2019_p2_carry__1_i_4_n_0\
    );
\tmp14_fu_2019_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp15_fu_1989_p2(10),
      O => \tmp14_fu_2019_p2_carry__1_i_1_n_0\
    );
\tmp14_fu_2019_p2_carry__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp14_fu_2019_p2_carry__0_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp14_fu_2019_p2_carry__1_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp14_fu_2019_p2_carry__1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(7),
      O(3 downto 2) => \NLW_tmp14_fu_2019_p2_carry__1_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp15_fu_1989_p2(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => r_V_7_4_1_fu_1938_p2(9),
      S(0) => \tmp14_fu_2019_p2_carry__1_i_6_n_0\
    );
\tmp14_fu_2019_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(10),
      I1 => tmp16_fu_2009_p2(10),
      O => \tmp14_fu_2019_p2_carry__1_i_3_n_0\
    );
\tmp14_fu_2019_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(9),
      I1 => tmp16_fu_2009_p2(9),
      O => \tmp14_fu_2019_p2_carry__1_i_4_n_0\
    );
\tmp14_fu_2019_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_shl_fu_1926_p3(8),
      I1 => \tmp14_fu_2019_p2_carry__0_i_10_n_0\,
      I2 => p_shl_fu_1926_p3(7),
      O => r_V_7_4_1_fu_1938_p2(9)
    );
\tmp14_fu_2019_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => p_shl_fu_1926_p3(8),
      I1 => \tmp14_fu_2019_p2_carry__0_i_10_n_0\,
      I2 => p_shl_fu_1926_p3(7),
      I3 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(7),
      O => \tmp14_fu_2019_p2_carry__1_i_6_n_0\
    );
tmp14_fu_2019_p2_carry_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp14_fu_2019_p2_carry_i_1_n_0,
      CO(2) => tmp14_fu_2019_p2_carry_i_1_n_1,
      CO(1) => tmp14_fu_2019_p2_carry_i_1_n_2,
      CO(0) => tmp14_fu_2019_p2_carry_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 1) => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => tmp15_fu_1989_p2(4 downto 1),
      S(3) => tmp14_fu_2019_p2_carry_i_6_n_0,
      S(2) => tmp14_fu_2019_p2_carry_i_7_n_0,
      S(1) => tmp14_fu_2019_p2_carry_i_8_n_0,
      S(0) => p_shl_fu_1926_p3(1)
    );
tmp14_fu_2019_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(4),
      I1 => tmp16_fu_2009_p2(4),
      O => tmp14_fu_2019_p2_carry_i_2_n_0
    );
tmp14_fu_2019_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(3),
      I1 => tmp16_fu_2009_p2(3),
      O => tmp14_fu_2019_p2_carry_i_3_n_0
    );
tmp14_fu_2019_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(2),
      I1 => tmp16_fu_2009_p2(2),
      O => tmp14_fu_2019_p2_carry_i_4_n_0
    );
tmp14_fu_2019_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(1),
      I1 => tmp16_fu_2009_p2(1),
      O => tmp14_fu_2019_p2_carry_i_5_n_0
    );
tmp14_fu_2019_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999996"
    )
        port map (
      I0 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(2),
      I1 => p_shl_fu_1926_p3(4),
      I2 => p_shl_fu_1926_p3(2),
      I3 => p_shl_fu_1926_p3(1),
      I4 => p_shl_fu_1926_p3(3),
      O => tmp14_fu_2019_p2_carry_i_6_n_0
    );
tmp14_fu_2019_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9996"
    )
        port map (
      I0 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(1),
      I1 => p_shl_fu_1926_p3(3),
      I2 => p_shl_fu_1926_p3(1),
      I3 => p_shl_fu_1926_p3(2),
      O => tmp14_fu_2019_p2_carry_i_7_n_0
    );
tmp14_fu_2019_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(0),
      I1 => p_shl_fu_1926_p3(2),
      I2 => p_shl_fu_1926_p3(1),
      O => tmp14_fu_2019_p2_carry_i_8_n_0
    );
\tmp14_reg_2716[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_fu_1989_p2(1),
      I1 => tmp16_fu_2009_p2(1),
      O => tmp14_fu_2019_p2(1)
    );
\tmp14_reg_2716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp16_fu_2009_p2__0\(0),
      Q => tmp14_reg_2716(0),
      R => '0'
    );
\tmp14_reg_2716_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(10),
      Q => tmp14_reg_2716(10),
      R => '0'
    );
\tmp14_reg_2716_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(11),
      Q => tmp14_reg_2716(11),
      R => '0'
    );
\tmp14_reg_2716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(1),
      Q => tmp14_reg_2716(1),
      R => '0'
    );
\tmp14_reg_2716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(2),
      Q => tmp14_reg_2716(2),
      R => '0'
    );
\tmp14_reg_2716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(3),
      Q => tmp14_reg_2716(3),
      R => '0'
    );
\tmp14_reg_2716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(4),
      Q => tmp14_reg_2716(4),
      R => '0'
    );
\tmp14_reg_2716_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(5),
      Q => tmp14_reg_2716(5),
      R => '0'
    );
\tmp14_reg_2716_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(6),
      Q => tmp14_reg_2716(6),
      R => '0'
    );
\tmp14_reg_2716_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(7),
      Q => tmp14_reg_2716(7),
      R => '0'
    );
\tmp14_reg_2716_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(8),
      Q => tmp14_reg_2716(8),
      R => '0'
    );
\tmp14_reg_2716_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp14_fu_2019_p2(9),
      Q => tmp14_reg_2716(9),
      R => '0'
    );
\tmp16_fu_2009_p2__17_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp16_fu_2009_p2__17_carry_n_0\,
      CO(2) => \tmp16_fu_2009_p2__17_carry_n_1\,
      CO(1) => \tmp16_fu_2009_p2__17_carry_n_2\,
      CO(0) => \tmp16_fu_2009_p2__17_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp17_cast_fu_2005_p1(3 downto 1),
      DI(0) => src_kernel_win_0_va_3_fu_164(0),
      O(3 downto 1) => tmp16_fu_2009_p2(3 downto 1),
      O(0) => \tmp16_fu_2009_p2__0\(0),
      S(3) => \tmp16_fu_2009_p2__17_carry_i_1_n_0\,
      S(2) => \tmp16_fu_2009_p2__17_carry_i_2_n_0\,
      S(1) => \tmp16_fu_2009_p2__17_carry_i_3_n_0\,
      S(0) => \tmp16_fu_2009_p2__17_carry_i_4_n_0\
    );
\tmp16_fu_2009_p2__17_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp16_fu_2009_p2__17_carry_n_0\,
      CO(3) => \tmp16_fu_2009_p2__17_carry__0_n_0\,
      CO(2) => \tmp16_fu_2009_p2__17_carry__0_n_1\,
      CO(1) => \tmp16_fu_2009_p2__17_carry__0_n_2\,
      CO(0) => \tmp16_fu_2009_p2__17_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp17_cast_fu_2005_p1(7 downto 4),
      O(3 downto 0) => tmp16_fu_2009_p2(7 downto 4),
      S(3) => \tmp16_fu_2009_p2__17_carry__0_i_1_n_0\,
      S(2) => \tmp16_fu_2009_p2__17_carry__0_i_2_n_0\,
      S(1) => \tmp16_fu_2009_p2__17_carry__0_i_3_n_0\,
      S(0) => \tmp16_fu_2009_p2__17_carry__0_i_4_n_0\
    );
\tmp16_fu_2009_p2__17_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(7),
      I1 => \tmp16_fu_2009_p2__17_carry__0_i_5_n_0\,
      I2 => src_kernel_win_0_va_3_fu_164(6),
      I3 => tmp17_cast_fu_2005_p1(7),
      O => \tmp16_fu_2009_p2__17_carry__0_i_1_n_0\
    );
\tmp16_fu_2009_p2__17_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(6),
      I1 => \tmp16_fu_2009_p2__17_carry__0_i_5_n_0\,
      I2 => tmp17_cast_fu_2005_p1(6),
      O => \tmp16_fu_2009_p2__17_carry__0_i_2_n_0\
    );
\tmp16_fu_2009_p2__17_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(5),
      I1 => \tmp16_fu_2009_p2__17_carry__0_i_6_n_0\,
      I2 => tmp17_cast_fu_2005_p1(5),
      O => \tmp16_fu_2009_p2__17_carry__0_i_3_n_0\
    );
\tmp16_fu_2009_p2__17_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(4),
      I1 => src_kernel_win_0_va_3_fu_164(2),
      I2 => src_kernel_win_0_va_3_fu_164(1),
      I3 => src_kernel_win_0_va_3_fu_164(0),
      I4 => src_kernel_win_0_va_3_fu_164(3),
      I5 => tmp17_cast_fu_2005_p1(4),
      O => \tmp16_fu_2009_p2__17_carry__0_i_4_n_0\
    );
\tmp16_fu_2009_p2__17_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(4),
      I1 => src_kernel_win_0_va_3_fu_164(2),
      I2 => src_kernel_win_0_va_3_fu_164(1),
      I3 => src_kernel_win_0_va_3_fu_164(0),
      I4 => src_kernel_win_0_va_3_fu_164(3),
      I5 => src_kernel_win_0_va_3_fu_164(5),
      O => \tmp16_fu_2009_p2__17_carry__0_i_5_n_0\
    );
\tmp16_fu_2009_p2__17_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(3),
      I1 => src_kernel_win_0_va_3_fu_164(0),
      I2 => src_kernel_win_0_va_3_fu_164(1),
      I3 => src_kernel_win_0_va_3_fu_164(2),
      I4 => src_kernel_win_0_va_3_fu_164(4),
      O => \tmp16_fu_2009_p2__17_carry__0_i_6_n_0\
    );
\tmp16_fu_2009_p2__17_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp16_fu_2009_p2__17_carry__0_n_0\,
      CO(3 downto 2) => \NLW_tmp16_fu_2009_p2__17_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp16_fu_2009_p2__17_carry__1_n_2\,
      CO(0) => \tmp16_fu_2009_p2__17_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp17_cast_fu_2005_p1(8),
      DI(0) => \tmp16_fu_2009_p2__17_carry__1_i_1_n_0\,
      O(3) => \NLW_tmp16_fu_2009_p2__17_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp16_fu_2009_p2(10 downto 8),
      S(3) => '0',
      S(2) => \tmp16_fu_2009_p2_carry__1_n_6\,
      S(1) => \tmp16_fu_2009_p2__17_carry__1_i_2_n_0\,
      S(0) => \tmp16_fu_2009_p2__17_carry__1_i_3_n_0\
    );
\tmp16_fu_2009_p2__17_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp17_cast_fu_2005_p1(8),
      O => \tmp16_fu_2009_p2__17_carry__1_i_1_n_0\
    );
\tmp16_fu_2009_p2__17_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp17_cast_fu_2005_p1(8),
      I1 => \tmp16_fu_2009_p2_carry__1_n_6\,
      O => \tmp16_fu_2009_p2__17_carry__1_i_2_n_0\
    );
\tmp16_fu_2009_p2__17_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => tmp17_cast_fu_2005_p1(8),
      I1 => src_kernel_win_0_va_3_fu_164(7),
      I2 => \tmp16_fu_2009_p2__17_carry__0_i_5_n_0\,
      I3 => src_kernel_win_0_va_3_fu_164(6),
      O => \tmp16_fu_2009_p2__17_carry__1_i_3_n_0\
    );
\tmp16_fu_2009_p2__17_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(3),
      I1 => src_kernel_win_0_va_3_fu_164(0),
      I2 => src_kernel_win_0_va_3_fu_164(1),
      I3 => src_kernel_win_0_va_3_fu_164(2),
      I4 => tmp17_cast_fu_2005_p1(3),
      O => \tmp16_fu_2009_p2__17_carry_i_1_n_0\
    );
\tmp16_fu_2009_p2__17_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(2),
      I1 => src_kernel_win_0_va_3_fu_164(1),
      I2 => src_kernel_win_0_va_3_fu_164(0),
      I3 => tmp17_cast_fu_2005_p1(2),
      O => \tmp16_fu_2009_p2__17_carry_i_2_n_0\
    );
\tmp16_fu_2009_p2__17_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(1),
      I1 => src_kernel_win_0_va_3_fu_164(0),
      I2 => tmp17_cast_fu_2005_p1(1),
      O => \tmp16_fu_2009_p2__17_carry_i_3_n_0\
    );
\tmp16_fu_2009_p2__17_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(0),
      I1 => tmp17_cast_fu_2005_p1(0),
      O => \tmp16_fu_2009_p2__17_carry_i_4_n_0\
    );
tmp16_fu_2009_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp16_fu_2009_p2_carry_n_0,
      CO(2) => tmp16_fu_2009_p2_carry_n_1,
      CO(1) => tmp16_fu_2009_p2_carry_n_2,
      CO(0) => tmp16_fu_2009_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(3 downto 1),
      DI(0) => '0',
      O(3 downto 1) => tmp17_cast_fu_2005_p1(3 downto 1),
      O(0) => tmp24_fu_2042_p2(0),
      S(3) => tmp16_fu_2009_p2_carry_i_1_n_0,
      S(2) => tmp16_fu_2009_p2_carry_i_2_n_0,
      S(1) => tmp16_fu_2009_p2_carry_i_3_n_0,
      S(0) => tmp17_cast_fu_2005_p1(0)
    );
\tmp16_fu_2009_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp16_fu_2009_p2_carry_n_0,
      CO(3) => \tmp16_fu_2009_p2_carry__0_n_0\,
      CO(2) => \tmp16_fu_2009_p2_carry__0_n_1\,
      CO(1) => \tmp16_fu_2009_p2_carry__0_n_2\,
      CO(0) => \tmp16_fu_2009_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(7 downto 4),
      O(3 downto 0) => tmp17_cast_fu_2005_p1(7 downto 4),
      S(3) => \tmp16_fu_2009_p2_carry__0_i_1_n_0\,
      S(2) => \tmp16_fu_2009_p2_carry__0_i_2_n_0\,
      S(1) => \tmp16_fu_2009_p2_carry__0_i_3_n_0\,
      S(0) => \tmp16_fu_2009_p2_carry__0_i_4_n_0\
    );
\tmp16_fu_2009_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(7),
      I1 => src_kernel_win_0_va_fu_152(6),
      O => \tmp16_fu_2009_p2_carry__0_i_1_n_0\
    );
\tmp16_fu_2009_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(6),
      I1 => src_kernel_win_0_va_fu_152(5),
      O => \tmp16_fu_2009_p2_carry__0_i_2_n_0\
    );
\tmp16_fu_2009_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(5),
      I1 => src_kernel_win_0_va_fu_152(4),
      O => \tmp16_fu_2009_p2_carry__0_i_3_n_0\
    );
\tmp16_fu_2009_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(4),
      I1 => src_kernel_win_0_va_fu_152(3),
      O => \tmp16_fu_2009_p2_carry__0_i_4_n_0\
    );
\tmp16_fu_2009_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp16_fu_2009_p2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_tmp16_fu_2009_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp16_fu_2009_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp16_fu_2009_p2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp16_fu_2009_p2_carry__1_n_6\,
      O(0) => tmp17_cast_fu_2005_p1(8),
      S(3 downto 1) => B"001",
      S(0) => src_kernel_win_0_va_fu_152(7)
    );
tmp16_fu_2009_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(3),
      I1 => src_kernel_win_0_va_fu_152(2),
      O => tmp16_fu_2009_p2_carry_i_1_n_0
    );
tmp16_fu_2009_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(2),
      I1 => src_kernel_win_0_va_fu_152(1),
      O => tmp16_fu_2009_p2_carry_i_2_n_0
    );
tmp16_fu_2009_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(1),
      I1 => src_kernel_win_0_va_fu_152(0),
      O => tmp16_fu_2009_p2_carry_i_3_n_0
    );
\tmp18_fu_2204_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp18_fu_2204_p2__0_carry_n_0\,
      CO(2) => \tmp18_fu_2204_p2__0_carry_n_1\,
      CO(1) => \tmp18_fu_2204_p2__0_carry_n_2\,
      CO(0) => \tmp18_fu_2204_p2__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp18_fu_2204_p2__0_carry_i_1_n_0\,
      DI(2) => \tmp18_fu_2204_p2__0_carry_i_2_n_0\,
      DI(1) => \tmp18_fu_2204_p2__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \tmp18_fu_2204_p2__0_carry_n_4\,
      O(2) => \tmp18_fu_2204_p2__0_carry_n_5\,
      O(1) => \tmp18_fu_2204_p2__0_carry_n_6\,
      O(0) => \tmp18_fu_2204_p2__0_carry_n_7\,
      S(3) => \tmp18_fu_2204_p2__0_carry_i_4_n_0\,
      S(2) => \tmp18_fu_2204_p2__0_carry_i_5_n_0\,
      S(1) => \tmp18_fu_2204_p2__0_carry_i_6_n_0\,
      S(0) => \tmp18_fu_2204_p2__0_carry_i_7_n_0\
    );
\tmp18_fu_2204_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp18_fu_2204_p2__0_carry_n_0\,
      CO(3 downto 1) => \NLW_tmp18_fu_2204_p2__0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp18_fu_2204_p2__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp18_fu_2204_p2__0_carry__0_i_1_n_0\,
      O(3 downto 2) => \NLW_tmp18_fu_2204_p2__0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp18_fu_2204_p2__0_carry__0_n_6\,
      O(0) => \tmp18_fu_2204_p2__0_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \tmp18_fu_2204_p2__0_carry__0_i_2_n_0\,
      S(0) => \tmp18_fu_2204_p2__0_carry__0_i_3_n_0\
    );
\tmp18_fu_2204_p2__0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_62_reg_2701(5),
      I1 => tmp_63_reg_2706(5),
      I2 => tmp_61_reg_2691(5),
      O => \tmp18_fu_2204_p2__0_carry__0_i_1_n_0\
    );
\tmp18_fu_2204_p2__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_61_reg_2691(6),
      I1 => tmp_63_reg_2706(6),
      I2 => tmp_62_reg_2701(6),
      I3 => tmp_63_reg_2706(7),
      I4 => tmp_62_reg_2701(7),
      I5 => tmp_61_reg_2691(7),
      O => \tmp18_fu_2204_p2__0_carry__0_i_2_n_0\
    );
\tmp18_fu_2204_p2__0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp18_fu_2204_p2__0_carry__0_i_1_n_0\,
      I1 => tmp_63_reg_2706(6),
      I2 => tmp_62_reg_2701(6),
      I3 => tmp_61_reg_2691(6),
      O => \tmp18_fu_2204_p2__0_carry__0_i_3_n_0\
    );
\tmp18_fu_2204_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_62_reg_2701(4),
      I1 => tmp_63_reg_2706(4),
      I2 => tmp_61_reg_2691(4),
      O => \tmp18_fu_2204_p2__0_carry_i_1_n_0\
    );
\tmp18_fu_2204_p2__0_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_62_reg_2701(3),
      I1 => tmp_63_reg_2706(3),
      I2 => tmp_61_reg_2691(3),
      O => \tmp18_fu_2204_p2__0_carry_i_2_n_0\
    );
\tmp18_fu_2204_p2__0_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_62_reg_2701(2),
      I1 => tmp_63_reg_2706(2),
      I2 => tmp_61_reg_2691(2),
      O => \tmp18_fu_2204_p2__0_carry_i_3_n_0\
    );
\tmp18_fu_2204_p2__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_62_reg_2701(5),
      I1 => tmp_63_reg_2706(5),
      I2 => tmp_61_reg_2691(5),
      I3 => \tmp18_fu_2204_p2__0_carry_i_1_n_0\,
      O => \tmp18_fu_2204_p2__0_carry_i_4_n_0\
    );
\tmp18_fu_2204_p2__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_62_reg_2701(4),
      I1 => tmp_63_reg_2706(4),
      I2 => tmp_61_reg_2691(4),
      I3 => \tmp18_fu_2204_p2__0_carry_i_2_n_0\,
      O => \tmp18_fu_2204_p2__0_carry_i_5_n_0\
    );
\tmp18_fu_2204_p2__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_62_reg_2701(3),
      I1 => tmp_63_reg_2706(3),
      I2 => tmp_61_reg_2691(3),
      I3 => \tmp18_fu_2204_p2__0_carry_i_3_n_0\,
      O => \tmp18_fu_2204_p2__0_carry_i_6_n_0\
    );
\tmp18_fu_2204_p2__0_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_62_reg_2701(2),
      I1 => tmp_63_reg_2706(2),
      I2 => tmp_61_reg_2691(2),
      O => \tmp18_fu_2204_p2__0_carry_i_7_n_0\
    );
\tmp18_fu_2204_p2__17_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp18_fu_2204_p2__17_carry_n_0\,
      CO(2) => \tmp18_fu_2204_p2__17_carry_n_1\,
      CO(1) => \tmp18_fu_2204_p2__17_carry_n_2\,
      CO(0) => \tmp18_fu_2204_p2__17_carry_n_3\,
      CYINIT => '0',
      DI(3) => \tmp18_fu_2204_p2__17_carry_i_1_n_0\,
      DI(2 downto 0) => tmp_60_reg_2686(3 downto 1),
      O(3 downto 1) => tmp18_fu_2204_p2(4 downto 2),
      O(0) => \NLW_tmp18_fu_2204_p2__17_carry_O_UNCONNECTED\(0),
      S(3) => \tmp18_fu_2204_p2__17_carry_i_2_n_0\,
      S(2) => \tmp18_fu_2204_p2__17_carry_i_3_n_0\,
      S(1) => \tmp18_fu_2204_p2__17_carry_i_4_n_0\,
      S(0) => \tmp18_fu_2204_p2__17_carry_i_5_n_0\
    );
\tmp18_fu_2204_p2__17_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp18_fu_2204_p2__17_carry_n_0\,
      CO(3 downto 2) => \NLW_tmp18_fu_2204_p2__17_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp18_fu_2204_p2__17_carry__0_n_2\,
      CO(0) => \tmp18_fu_2204_p2__17_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp18_fu_2204_p2__17_carry__0_i_1_n_0\,
      DI(0) => \tmp18_fu_2204_p2__17_carry__0_i_2_n_0\,
      O(3) => \NLW_tmp18_fu_2204_p2__17_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp18_fu_2204_p2(7 downto 5),
      S(3) => '0',
      S(2) => \tmp18_fu_2204_p2__17_carry__0_i_3_n_0\,
      S(1) => \tmp18_fu_2204_p2__17_carry__0_i_4_n_0\,
      S(0) => \tmp18_fu_2204_p2__17_carry__0_i_5_n_0\
    );
\tmp18_fu_2204_p2__17_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp18_fu_2204_p2__0_carry_n_4\,
      I1 => tmp21_reg_2721(5),
      I2 => tmp_60_reg_2686(5),
      O => \tmp18_fu_2204_p2__17_carry__0_i_1_n_0\
    );
\tmp18_fu_2204_p2__17_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp18_fu_2204_p2__0_carry_n_5\,
      I1 => tmp21_reg_2721(4),
      I2 => tmp_60_reg_2686(4),
      O => \tmp18_fu_2204_p2__17_carry__0_i_2_n_0\
    );
\tmp18_fu_2204_p2__17_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tmp_60_reg_2686(6),
      I1 => tmp21_reg_2721(6),
      I2 => \tmp18_fu_2204_p2__0_carry__0_n_7\,
      I3 => tmp21_reg_2721(7),
      I4 => \tmp18_fu_2204_p2__0_carry__0_n_6\,
      I5 => tmp_60_reg_2686(7),
      O => \tmp18_fu_2204_p2__17_carry__0_i_3_n_0\
    );
\tmp18_fu_2204_p2__17_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp18_fu_2204_p2__17_carry__0_i_1_n_0\,
      I1 => tmp21_reg_2721(6),
      I2 => \tmp18_fu_2204_p2__0_carry__0_n_7\,
      I3 => tmp_60_reg_2686(6),
      O => \tmp18_fu_2204_p2__17_carry__0_i_4_n_0\
    );
\tmp18_fu_2204_p2__17_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp18_fu_2204_p2__0_carry_n_4\,
      I1 => tmp21_reg_2721(5),
      I2 => tmp_60_reg_2686(5),
      I3 => \tmp18_fu_2204_p2__17_carry__0_i_2_n_0\,
      O => \tmp18_fu_2204_p2__17_carry__0_i_5_n_0\
    );
\tmp18_fu_2204_p2__17_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_60_reg_2686(4),
      I1 => \tmp18_fu_2204_p2__0_carry_n_5\,
      I2 => tmp21_reg_2721(4),
      O => \tmp18_fu_2204_p2__17_carry_i_1_n_0\
    );
\tmp18_fu_2204_p2__17_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \tmp18_fu_2204_p2__0_carry_n_5\,
      I1 => tmp21_reg_2721(4),
      I2 => tmp_60_reg_2686(4),
      I3 => tmp21_reg_2721(3),
      I4 => \tmp18_fu_2204_p2__0_carry_n_6\,
      O => \tmp18_fu_2204_p2__17_carry_i_2_n_0\
    );
\tmp18_fu_2204_p2__17_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp18_fu_2204_p2__0_carry_n_6\,
      I1 => tmp21_reg_2721(3),
      I2 => tmp_60_reg_2686(3),
      O => \tmp18_fu_2204_p2__17_carry_i_3_n_0\
    );
\tmp18_fu_2204_p2__17_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(2),
      I1 => \tmp18_fu_2204_p2__0_carry_n_7\,
      O => \tmp18_fu_2204_p2__17_carry_i_4_n_0\
    );
\tmp18_fu_2204_p2__17_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(1),
      I1 => tmp_62_reg_2701(1),
      O => \tmp18_fu_2204_p2__17_carry_i_5_n_0\
    );
\tmp18_reg_2742[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_60_reg_2686(1),
      I1 => tmp_62_reg_2701(1),
      O => tmp18_fu_2204_p2(1)
    );
\tmp18_reg_2742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => tmp_60_reg_2686(0),
      Q => tmp18_reg_2742(0),
      R => '0'
    );
\tmp18_reg_2742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => tmp18_fu_2204_p2(1),
      Q => tmp18_reg_2742(1),
      R => '0'
    );
\tmp18_reg_2742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => tmp18_fu_2204_p2(2),
      Q => tmp18_reg_2742(2),
      R => '0'
    );
\tmp18_reg_2742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => tmp18_fu_2204_p2(3),
      Q => tmp18_reg_2742(3),
      R => '0'
    );
\tmp18_reg_2742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => tmp18_fu_2204_p2(4),
      Q => tmp18_reg_2742(4),
      R => '0'
    );
\tmp18_reg_2742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => tmp18_fu_2204_p2(5),
      Q => tmp18_reg_2742(5),
      R => '0'
    );
\tmp18_reg_2742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => tmp18_fu_2204_p2(6),
      Q => tmp18_reg_2742(6),
      R => '0'
    );
\tmp18_reg_2742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => tmp18_fu_2204_p2(7),
      Q => tmp18_reg_2742(7),
      R => '0'
    );
\tmp21_reg_2721[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(0),
      I1 => src_kernel_win_0_va_6_fu_176(0),
      O => \tmp21_reg_2721[3]_i_1_n_0\
    );
\tmp21_reg_2721[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(0),
      I1 => src_kernel_win_0_va_4_fu_168(0),
      I2 => src_kernel_win_0_va_6_fu_176(1),
      I3 => src_kernel_win_0_va_4_fu_168(1),
      O => tmp21_fu_2025_p2(4)
    );
\tmp21_reg_2721[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4F00F0FF04BB4"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(0),
      I1 => src_kernel_win_0_va_6_fu_176(0),
      I2 => src_kernel_win_0_va_4_fu_168(2),
      I3 => src_kernel_win_0_va_6_fu_176(2),
      I4 => src_kernel_win_0_va_4_fu_168(1),
      I5 => src_kernel_win_0_va_6_fu_176(1),
      O => tmp21_fu_2025_p2(5)
    );
\tmp21_reg_2721[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \tmp21_reg_2721[7]_i_2_n_0\,
      I1 => src_kernel_win_0_va_4_fu_168(3),
      I2 => src_kernel_win_0_va_6_fu_176(3),
      I3 => src_kernel_win_0_va_4_fu_168(2),
      I4 => src_kernel_win_0_va_6_fu_176(2),
      O => tmp21_fu_2025_p2(6)
    );
\tmp21_reg_2721[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \tmp21_reg_2721[7]_i_2_n_0\,
      I1 => \tmp21_reg_2721[7]_i_3_n_0\,
      I2 => src_kernel_win_0_va_4_fu_168(4),
      I3 => src_kernel_win_0_va_6_fu_176(4),
      I4 => src_kernel_win_0_va_4_fu_168(3),
      I5 => src_kernel_win_0_va_6_fu_176(3),
      O => tmp21_fu_2025_p2(7)
    );
\tmp21_reg_2721[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909090099099909"
    )
        port map (
      I0 => src_kernel_win_0_va_6_fu_176(2),
      I1 => src_kernel_win_0_va_4_fu_168(2),
      I2 => src_kernel_win_0_va_6_fu_176(1),
      I3 => src_kernel_win_0_va_4_fu_168(1),
      I4 => src_kernel_win_0_va_4_fu_168(0),
      I5 => src_kernel_win_0_va_6_fu_176(0),
      O => \tmp21_reg_2721[7]_i_2_n_0\
    );
\tmp21_reg_2721[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => src_kernel_win_0_va_4_fu_168(2),
      I1 => src_kernel_win_0_va_6_fu_176(2),
      O => \tmp21_reg_2721[7]_i_3_n_0\
    );
\tmp21_reg_2721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp21_reg_2721[3]_i_1_n_0\,
      Q => tmp21_reg_2721(3),
      R => '0'
    );
\tmp21_reg_2721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp21_fu_2025_p2(4),
      Q => tmp21_reg_2721(4),
      R => '0'
    );
\tmp21_reg_2721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp21_fu_2025_p2(5),
      Q => tmp21_reg_2721(5),
      R => '0'
    );
\tmp21_reg_2721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp21_fu_2025_p2(6),
      Q => tmp21_reg_2721(6),
      R => '0'
    );
\tmp21_reg_2721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp21_fu_2025_p2(7),
      Q => tmp21_reg_2721(7),
      R => '0'
    );
tmp23_fu_2031_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp23_fu_2031_p2_carry_n_0,
      CO(2) => tmp23_fu_2031_p2_carry_n_1,
      CO(1) => tmp23_fu_2031_p2_carry_n_2,
      CO(0) => tmp23_fu_2031_p2_carry_n_3,
      CYINIT => tmp23_fu_2031_p2_carry_i_1_n_0,
      DI(3 downto 1) => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => tmp23_fu_2031_p2(4 downto 1),
      S(3) => tmp23_fu_2031_p2_carry_i_2_n_0,
      S(2) => tmp23_fu_2031_p2_carry_i_3_n_0,
      S(1) => tmp23_fu_2031_p2_carry_i_4_n_0,
      S(0) => tmp23_fu_2031_p2_carry_i_5_n_0
    );
\tmp23_fu_2031_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp23_fu_2031_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp23_fu_2031_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp23_fu_2031_p2_carry__0_n_2\,
      CO(0) => \tmp23_fu_2031_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(4 downto 3),
      O(3) => \NLW_tmp23_fu_2031_p2_carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp23_fu_2031_p2(7 downto 5),
      S(3) => '0',
      S(2) => \tmp23_fu_2031_p2_carry__0_i_1_n_0\,
      S(1) => \tmp23_fu_2031_p2_carry__0_i_2_n_0\,
      S(0) => \tmp23_fu_2031_p2_carry__0_i_3_n_0\
    );
\tmp23_fu_2031_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(7),
      I1 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(5),
      O => \tmp23_fu_2031_p2_carry__0_i_1_n_0\
    );
\tmp23_fu_2031_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(6),
      I1 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(4),
      O => \tmp23_fu_2031_p2_carry__0_i_2_n_0\
    );
\tmp23_fu_2031_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(5),
      I1 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(3),
      O => \tmp23_fu_2031_p2_carry__0_i_3_n_0\
    );
tmp23_fu_2031_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(0),
      O => tmp23_fu_2031_p2_carry_i_1_n_0
    );
tmp23_fu_2031_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(4),
      I1 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(2),
      O => tmp23_fu_2031_p2_carry_i_2_n_0
    );
tmp23_fu_2031_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(3),
      I1 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(1),
      O => tmp23_fu_2031_p2_carry_i_3_n_0
    );
tmp23_fu_2031_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(2),
      I1 => src_kernel_win_0_va_21_reg_2635_pp0_iter3_reg(0),
      O => tmp23_fu_2031_p2_carry_i_4_n_0
    );
tmp23_fu_2031_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_kernel_win_0_va_3_fu_164(1),
      O => tmp23_fu_2031_p2_carry_i_5_n_0
    );
\tmp23_reg_2726_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp23_reg_2726(0),
      Q => tmp23_reg_2726_pp0_iter5_reg(0),
      R => '0'
    );
\tmp23_reg_2726_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp23_reg_2726(1),
      Q => tmp23_reg_2726_pp0_iter5_reg(1),
      R => '0'
    );
\tmp23_reg_2726_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp23_reg_2726(2),
      Q => tmp23_reg_2726_pp0_iter5_reg(2),
      R => '0'
    );
\tmp23_reg_2726_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp23_reg_2726(3),
      Q => tmp23_reg_2726_pp0_iter5_reg(3),
      R => '0'
    );
\tmp23_reg_2726_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp23_reg_2726(4),
      Q => tmp23_reg_2726_pp0_iter5_reg(4),
      R => '0'
    );
\tmp23_reg_2726_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp23_reg_2726(5),
      Q => tmp23_reg_2726_pp0_iter5_reg(5),
      R => '0'
    );
\tmp23_reg_2726_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp23_reg_2726(6),
      Q => tmp23_reg_2726_pp0_iter5_reg(6),
      R => '0'
    );
\tmp23_reg_2726_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp23_reg_2726(7),
      Q => tmp23_reg_2726_pp0_iter5_reg(7),
      R => '0'
    );
\tmp23_reg_2726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => src_kernel_win_0_va_3_fu_164(0),
      Q => tmp23_reg_2726(0),
      R => '0'
    );
\tmp23_reg_2726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp23_fu_2031_p2(1),
      Q => tmp23_reg_2726(1),
      R => '0'
    );
\tmp23_reg_2726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp23_fu_2031_p2(2),
      Q => tmp23_reg_2726(2),
      R => '0'
    );
\tmp23_reg_2726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp23_fu_2031_p2(3),
      Q => tmp23_reg_2726(3),
      R => '0'
    );
\tmp23_reg_2726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp23_fu_2031_p2(4),
      Q => tmp23_reg_2726(4),
      R => '0'
    );
\tmp23_reg_2726_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp23_fu_2031_p2(5),
      Q => tmp23_reg_2726(5),
      R => '0'
    );
\tmp23_reg_2726_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp23_fu_2031_p2(6),
      Q => tmp23_reg_2726(6),
      R => '0'
    );
\tmp23_reg_2726_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp23_fu_2031_p2(7),
      Q => tmp23_reg_2726(7),
      R => '0'
    );
tmp24_fu_2042_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp24_fu_2042_p2_carry_n_0,
      CO(2) => tmp24_fu_2042_p2_carry_n_1,
      CO(1) => tmp24_fu_2042_p2_carry_n_2,
      CO(0) => tmp24_fu_2042_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp24_fu_2042_p2_carry_i_1_n_0,
      DI(2) => tmp24_fu_2042_p2_carry_i_2_n_0,
      DI(1) => tmp24_fu_2042_p2_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 1) => tmp24_fu_2042_p2(3 downto 1),
      O(0) => NLW_tmp24_fu_2042_p2_carry_O_UNCONNECTED(0),
      S(3) => tmp24_fu_2042_p2_carry_i_4_n_0,
      S(2) => tmp24_fu_2042_p2_carry_i_5_n_0,
      S(1) => tmp24_fu_2042_p2_carry_i_6_n_0,
      S(0) => tmp17_cast_fu_2005_p1(0)
    );
\tmp24_fu_2042_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp24_fu_2042_p2_carry_n_0,
      CO(3) => \NLW_tmp24_fu_2042_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp24_fu_2042_p2_carry__0_n_1\,
      CO(1) => \tmp24_fu_2042_p2_carry__0_n_2\,
      CO(0) => \tmp24_fu_2042_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp24_fu_2042_p2_carry__0_i_1_n_0\,
      DI(1) => \tmp24_fu_2042_p2_carry__0_i_2_n_0\,
      DI(0) => \tmp24_fu_2042_p2_carry__0_i_3_n_0\,
      O(3 downto 0) => tmp24_fu_2042_p2(7 downto 4),
      S(3) => \tmp24_fu_2042_p2_carry__0_i_4_n_0\,
      S(2) => \tmp24_fu_2042_p2_carry__0_i_5_n_0\,
      S(1) => \tmp24_fu_2042_p2_carry__0_i_6_n_0\,
      S(0) => \tmp24_fu_2042_p2_carry__0_i_7_n_0\
    );
\tmp24_fu_2042_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(4),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(5),
      I2 => p_shl_fu_1926_p3(5),
      O => \tmp24_fu_2042_p2_carry__0_i_1_n_0\
    );
\tmp24_fu_2042_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(3),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(4),
      I2 => p_shl_fu_1926_p3(4),
      O => \tmp24_fu_2042_p2_carry__0_i_2_n_0\
    );
\tmp24_fu_2042_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(2),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(3),
      I2 => p_shl_fu_1926_p3(3),
      O => \tmp24_fu_2042_p2_carry__0_i_3_n_0\
    );
\tmp24_fu_2042_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_shl_fu_1926_p3(6),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(6),
      I2 => src_kernel_win_0_va_fu_152(5),
      I3 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(7),
      I4 => src_kernel_win_0_va_fu_152(6),
      I5 => p_shl_fu_1926_p3(7),
      O => \tmp24_fu_2042_p2_carry__0_i_4_n_0\
    );
\tmp24_fu_2042_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp24_fu_2042_p2_carry__0_i_1_n_0\,
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(6),
      I2 => src_kernel_win_0_va_fu_152(5),
      I3 => p_shl_fu_1926_p3(6),
      O => \tmp24_fu_2042_p2_carry__0_i_5_n_0\
    );
\tmp24_fu_2042_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(4),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(5),
      I2 => p_shl_fu_1926_p3(5),
      I3 => \tmp24_fu_2042_p2_carry__0_i_2_n_0\,
      O => \tmp24_fu_2042_p2_carry__0_i_6_n_0\
    );
\tmp24_fu_2042_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(3),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(4),
      I2 => p_shl_fu_1926_p3(4),
      I3 => \tmp24_fu_2042_p2_carry__0_i_3_n_0\,
      O => \tmp24_fu_2042_p2_carry__0_i_7_n_0\
    );
tmp24_fu_2042_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(1),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(2),
      I2 => p_shl_fu_1926_p3(2),
      O => tmp24_fu_2042_p2_carry_i_1_n_0
    );
tmp24_fu_2042_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(1),
      I1 => src_kernel_win_0_va_fu_152(0),
      O => tmp24_fu_2042_p2_carry_i_2_n_0
    );
tmp24_fu_2042_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(0),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(1),
      O => tmp24_fu_2042_p2_carry_i_3_n_0
    );
tmp24_fu_2042_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(2),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(3),
      I2 => p_shl_fu_1926_p3(3),
      I3 => tmp24_fu_2042_p2_carry_i_1_n_0,
      O => tmp24_fu_2042_p2_carry_i_4_n_0
    );
tmp24_fu_2042_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_kernel_win_0_va_fu_152(1),
      I1 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(2),
      I2 => p_shl_fu_1926_p3(2),
      I3 => tmp24_fu_2042_p2_carry_i_2_n_0,
      O => tmp24_fu_2042_p2_carry_i_5_n_0
    );
tmp24_fu_2042_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_kernel_win_0_va_20_reg_2628_pp0_iter3_reg(1),
      I1 => src_kernel_win_0_va_fu_152(0),
      I2 => p_shl_fu_1926_p3(1),
      O => tmp24_fu_2042_p2_carry_i_6_n_0
    );
\tmp24_reg_2731_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp24_reg_2731(0),
      Q => tmp24_reg_2731_pp0_iter5_reg(0),
      R => '0'
    );
\tmp24_reg_2731_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp24_reg_2731(1),
      Q => tmp24_reg_2731_pp0_iter5_reg(1),
      R => '0'
    );
\tmp24_reg_2731_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp24_reg_2731(2),
      Q => tmp24_reg_2731_pp0_iter5_reg(2),
      R => '0'
    );
\tmp24_reg_2731_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp24_reg_2731(3),
      Q => tmp24_reg_2731_pp0_iter5_reg(3),
      R => '0'
    );
\tmp24_reg_2731_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp24_reg_2731(4),
      Q => tmp24_reg_2731_pp0_iter5_reg(4),
      R => '0'
    );
\tmp24_reg_2731_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp24_reg_2731(5),
      Q => tmp24_reg_2731_pp0_iter5_reg(5),
      R => '0'
    );
\tmp24_reg_2731_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp24_reg_2731(6),
      Q => tmp24_reg_2731_pp0_iter5_reg(6),
      R => '0'
    );
\tmp24_reg_2731_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone0_in,
      D => tmp24_reg_2731(7),
      Q => tmp24_reg_2731_pp0_iter5_reg(7),
      R => '0'
    );
\tmp24_reg_2731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp24_fu_2042_p2(0),
      Q => tmp24_reg_2731(0),
      R => '0'
    );
\tmp24_reg_2731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp24_fu_2042_p2(1),
      Q => tmp24_reg_2731(1),
      R => '0'
    );
\tmp24_reg_2731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp24_fu_2042_p2(2),
      Q => tmp24_reg_2731(2),
      R => '0'
    );
\tmp24_reg_2731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp24_fu_2042_p2(3),
      Q => tmp24_reg_2731(3),
      R => '0'
    );
\tmp24_reg_2731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp24_fu_2042_p2(4),
      Q => tmp24_reg_2731(4),
      R => '0'
    );
\tmp24_reg_2731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp24_fu_2042_p2(5),
      Q => tmp24_reg_2731(5),
      R => '0'
    );
\tmp24_reg_2731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp24_fu_2042_p2(6),
      Q => tmp24_reg_2731(6),
      R => '0'
    );
\tmp24_reg_2731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => tmp24_fu_2042_p2(7),
      Q => tmp24_reg_2731(7),
      R => '0'
    );
\tmp2_reg_2671[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_2594_pp0_iter2_reg,
      I1 => k_buf_0_val_9_U_n_2,
      O => p_Val2_10_1_reg_26610
    );
\tmp2_reg_2671[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_2649(3),
      I1 => src_kernel_win_0_va_12_fu_200(2),
      O => \tmp2_reg_2671[5]_i_2_n_0\
    );
\tmp2_reg_2671[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_2649(2),
      I1 => src_kernel_win_0_va_12_fu_200(1),
      O => \tmp2_reg_2671[5]_i_3_n_0\
    );
\tmp2_reg_2671[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_2649(1),
      I1 => src_kernel_win_0_va_12_fu_200(0),
      O => \tmp2_reg_2671[5]_i_4_n_0\
    );
\tmp2_reg_2671[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_2649(7),
      I1 => src_kernel_win_0_va_12_fu_200(6),
      O => \tmp2_reg_2671[9]_i_2_n_0\
    );
\tmp2_reg_2671[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_2649(6),
      I1 => src_kernel_win_0_va_12_fu_200(5),
      O => \tmp2_reg_2671[9]_i_3_n_0\
    );
\tmp2_reg_2671[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_2649(5),
      I1 => src_kernel_win_0_va_12_fu_200(4),
      O => \tmp2_reg_2671[9]_i_4_n_0\
    );
\tmp2_reg_2671[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_23_reg_2649(4),
      I1 => src_kernel_win_0_va_12_fu_200(3),
      O => \tmp2_reg_2671[9]_i_5_n_0\
    );
\tmp2_reg_2671_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(10),
      Q => tmp2_reg_2671(10),
      R => '0'
    );
\tmp2_reg_2671_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(11),
      Q => tmp2_reg_2671(11),
      R => '0'
    );
\tmp2_reg_2671_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2671_reg[9]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp2_reg_2671_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp2_fu_1554_p2(11),
      CO(0) => \NLW_tmp2_reg_2671_reg[11]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp2_reg_2671_reg[11]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp2_fu_1554_p2(10),
      S(3 downto 1) => B"001",
      S(0) => src_kernel_win_0_va_12_fu_200(7)
    );
\tmp2_reg_2671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(2),
      Q => tmp2_reg_2671(2),
      R => '0'
    );
\tmp2_reg_2671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(3),
      Q => tmp2_reg_2671(3),
      R => '0'
    );
\tmp2_reg_2671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(4),
      Q => tmp2_reg_2671(4),
      R => '0'
    );
\tmp2_reg_2671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(5),
      Q => tmp2_reg_2671(5),
      R => '0'
    );
\tmp2_reg_2671_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp2_reg_2671_reg[5]_i_1_n_0\,
      CO(2) => \tmp2_reg_2671_reg[5]_i_1_n_1\,
      CO(1) => \tmp2_reg_2671_reg[5]_i_1_n_2\,
      CO(0) => \tmp2_reg_2671_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => src_kernel_win_0_va_23_reg_2649(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => tmp2_fu_1554_p2(5 downto 2),
      S(3) => \tmp2_reg_2671[5]_i_2_n_0\,
      S(2) => \tmp2_reg_2671[5]_i_3_n_0\,
      S(1) => \tmp2_reg_2671[5]_i_4_n_0\,
      S(0) => src_kernel_win_0_va_23_reg_2649(0)
    );
\tmp2_reg_2671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(6),
      Q => tmp2_reg_2671(6),
      R => '0'
    );
\tmp2_reg_2671_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(7),
      Q => tmp2_reg_2671(7),
      R => '0'
    );
\tmp2_reg_2671_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(8),
      Q => tmp2_reg_2671(8),
      R => '0'
    );
\tmp2_reg_2671_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_1_reg_26610,
      D => tmp2_fu_1554_p2(9),
      Q => tmp2_reg_2671(9),
      R => '0'
    );
\tmp2_reg_2671_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp2_reg_2671_reg[5]_i_1_n_0\,
      CO(3) => \tmp2_reg_2671_reg[9]_i_1_n_0\,
      CO(2) => \tmp2_reg_2671_reg[9]_i_1_n_1\,
      CO(1) => \tmp2_reg_2671_reg[9]_i_1_n_2\,
      CO(0) => \tmp2_reg_2671_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => src_kernel_win_0_va_23_reg_2649(7 downto 4),
      O(3 downto 0) => tmp2_fu_1554_p2(9 downto 6),
      S(3) => \tmp2_reg_2671[9]_i_2_n_0\,
      S(2) => \tmp2_reg_2671[9]_i_3_n_0\,
      S(1) => \tmp2_reg_2671[9]_i_4_n_0\,
      S(0) => \tmp2_reg_2671[9]_i_5_n_0\
    );
\tmp_133_1_reg_2520[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AA"
    )
        port map (
      I0 => \tmp_133_1_reg_2520_reg_n_0_[0]\,
      I1 => \t_V_reg_404_reg_n_0_[0]\,
      I2 => \row_assign_9_2_t_reg_2547[1]_i_2_n_0\,
      I3 => \tmp_s_reg_2511[0]_i_1_n_0\,
      O => \tmp_133_1_reg_2520[0]_i_1_n_0\
    );
\tmp_133_1_reg_2520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_133_1_reg_2520[0]_i_1_n_0\,
      Q => \tmp_133_1_reg_2520_reg_n_0_[0]\,
      R => '0'
    );
\tmp_133_2_reg_2524[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \tmp_133_2_reg_2524_reg_n_0_[0]\,
      I1 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I2 => \t_V_reg_404_reg_n_0_[0]\,
      I3 => \t_V_reg_404_reg_n_0_[1]\,
      I4 => \t_V_reg_404_reg_n_0_[2]\,
      I5 => \tmp_s_reg_2511[0]_i_1_n_0\,
      O => \tmp_133_2_reg_2524[0]_i_1_n_0\
    );
\tmp_133_2_reg_2524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_133_2_reg_2524[0]_i_1_n_0\,
      Q => \tmp_133_2_reg_2524_reg_n_0_[0]\,
      R => '0'
    );
\tmp_1_reg_2516[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222222E2222"
    )
        port map (
      I0 => \tmp_1_reg_2516_reg_n_0_[0]\,
      I1 => \tmp_s_reg_2511[0]_i_1_n_0\,
      I2 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I3 => \t_V_reg_404_reg_n_0_[2]\,
      I4 => \t_V_reg_404_reg_n_0_[1]\,
      I5 => \t_V_reg_404_reg_n_0_[0]\,
      O => \tmp_1_reg_2516[0]_i_1_n_0\
    );
\tmp_1_reg_2516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_reg_2516[0]_i_1_n_0\,
      Q => \tmp_1_reg_2516_reg_n_0_[0]\,
      R => '0'
    );
\tmp_2_reg_2502[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[7]\,
      I1 => \t_V_reg_404_reg_n_0_[5]\,
      I2 => \t_V_reg_404_reg_n_0_[8]\,
      I3 => \t_V_reg_404_reg_n_0_[6]\,
      O => tmp_2_fu_442_p2
    );
\tmp_2_reg_2502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => tmp_2_fu_442_p2,
      Q => tmp_2_reg_2502,
      R => '0'
    );
\tmp_3_reg_2528[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[2]\,
      I1 => \t_V_reg_404_reg_n_0_[1]\,
      I2 => \t_V_reg_404_reg_n_0_[0]\,
      I3 => \t_V_reg_404_reg_n_0_[3]\,
      I4 => \t_V_reg_404_reg_n_0_[4]\,
      I5 => tmp_89_0_not_fu_448_p2,
      O => \tmp_3_reg_2528[0]_i_1_n_0\
    );
\tmp_3_reg_2528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => \tmp_3_reg_2528[0]_i_1_n_0\,
      Q => tmp_3_reg_2528,
      R => '0'
    );
\tmp_55_reg_2747[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond_i_reg_2594_pp0_iter4_reg,
      I1 => k_buf_0_val_9_U_n_2,
      O => isneg_reg_27360
    );
\tmp_55_reg_2747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(8),
      Q => tmp_55_reg_2747(0),
      R => '0'
    );
\tmp_55_reg_2747_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(9),
      Q => tmp_55_reg_2747(1),
      R => '0'
    );
\tmp_55_reg_2747_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(10),
      Q => tmp_55_reg_2747(2),
      R => '0'
    );
\tmp_55_reg_2747_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(11),
      Q => tmp_55_reg_2747(3),
      R => '0'
    );
\tmp_55_reg_2747_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(12),
      Q => tmp_55_reg_2747(4),
      R => '0'
    );
\tmp_55_reg_2747_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(13),
      Q => tmp_55_reg_2747(5),
      R => '0'
    );
\tmp_55_reg_2747_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(14),
      Q => tmp_55_reg_2747(6),
      R => '0'
    );
\tmp_55_reg_2747_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(15),
      Q => tmp_55_reg_2747(7),
      R => '0'
    );
\tmp_55_reg_2747_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(16),
      Q => tmp_55_reg_2747(8),
      R => '0'
    );
\tmp_55_reg_2747_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => isneg_reg_27360,
      D => p_Val2_2_fu_2181_p2(17),
      Q => tmp_55_reg_2747(9),
      R => '0'
    );
\tmp_57_reg_2580[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3B3BE82"
    )
        port map (
      I0 => \x_reg_2575[4]_i_2_n_0\,
      I1 => \t_V_3_reg_415_reg_n_0_[1]\,
      I2 => \t_V_3_reg_415_reg_n_0_[0]\,
      I3 => \x_reg_2575[7]_i_3_n_0\,
      I4 => p_0_in9_out,
      O => tmp_57_fu_1016_p1(1)
    );
\tmp_57_reg_2580[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3C3BEB1BEBE"
    )
        port map (
      I0 => \x_reg_2575[4]_i_2_n_0\,
      I1 => sel0(0),
      I2 => \t_V_3_reg_415_reg_n_0_[1]\,
      I3 => \tmp_57_reg_2580[2]_i_2_n_0\,
      I4 => \t_V_3_reg_415_reg_n_0_[0]\,
      I5 => p_0_in9_out,
      O => \tmp_57_reg_2580[2]_i_1_n_0\
    );
\tmp_57_reg_2580[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \or_cond_i_reg_2594[0]_i_2_n_0\,
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      O => \tmp_57_reg_2580[2]_i_2_n_0\
    );
\tmp_57_reg_2580_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_2585_pp0_iter1_reg0,
      D => tmp_57_reg_2580(0),
      Q => tmp_57_reg_2580_pp0_iter1_reg(0),
      R => '0'
    );
\tmp_57_reg_2580_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_2585_pp0_iter1_reg0,
      D => tmp_57_reg_2580(1),
      Q => tmp_57_reg_2580_pp0_iter1_reg(1),
      R => '0'
    );
\tmp_57_reg_2580_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_2585_pp0_iter1_reg0,
      D => tmp_57_reg_2580(2),
      Q => tmp_57_reg_2580_pp0_iter1_reg(2),
      R => '0'
    );
\tmp_57_reg_2580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => \t_V_3_reg_415_reg_n_0_[0]\,
      Q => tmp_57_reg_2580(0),
      R => '0'
    );
\tmp_57_reg_2580_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => tmp_57_fu_1016_p1(1),
      Q => tmp_57_reg_2580(1),
      R => '0'
    );
\tmp_57_reg_2580_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => \tmp_57_reg_2580[2]_i_1_n_0\,
      Q => tmp_57_reg_2580(2),
      R => \x_reg_2575[7]_i_1_n_0\
    );
\tmp_60_reg_2686[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_11_fu_196(0),
      I1 => p_Val2_10_1_4_fu_1658_p2(1),
      O => \tmp_60_reg_2686[1]_i_1_n_0\
    );
\tmp_60_reg_2686[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_10_fu_192(0),
      I1 => p_Val2_10_2_fu_1702_p2(2),
      O => \tmp_60_reg_2686[2]_i_1_n_0\
    );
\tmp_60_reg_2686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => p_Val2_10_1_reg_2661(0),
      Q => tmp_60_reg_2686(0),
      R => '0'
    );
\tmp_60_reg_2686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp_60_reg_2686[1]_i_1_n_0\,
      Q => tmp_60_reg_2686(1),
      R => '0'
    );
\tmp_60_reg_2686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp_60_reg_2686[2]_i_1_n_0\,
      Q => tmp_60_reg_2686(2),
      R => '0'
    );
\tmp_60_reg_2686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_6\,
      Q => tmp_60_reg_2686(3),
      R => '0'
    );
\tmp_60_reg_2686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_5\,
      Q => tmp_60_reg_2686(4),
      R => '0'
    );
\tmp_60_reg_2686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry_n_4\,
      Q => tmp_60_reg_2686(5),
      R => '0'
    );
\tmp_60_reg_2686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_7\,
      Q => tmp_60_reg_2686(6),
      R => '0'
    );
\tmp_60_reg_2686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \p_Val2_10_2_2_fu_1746_p2__34_carry__0_n_6\,
      Q => tmp_60_reg_2686(7),
      R => '0'
    );
\tmp_61_reg_2691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(2),
      Q => tmp_61_reg_2691(2),
      R => '0'
    );
\tmp_61_reg_2691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(3),
      Q => tmp_61_reg_2691(3),
      R => '0'
    );
\tmp_61_reg_2691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(4),
      Q => tmp_61_reg_2691(4),
      R => '0'
    );
\tmp_61_reg_2691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(5),
      Q => tmp_61_reg_2691(5),
      R => '0'
    );
\tmp_61_reg_2691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(6),
      Q => tmp_61_reg_2691(6),
      R => '0'
    );
\tmp_61_reg_2691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_3_fu_1776_p2(7),
      Q => tmp_61_reg_2691(7),
      R => '0'
    );
\tmp_62_reg_2701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(1),
      Q => tmp_62_reg_2701(1),
      R => '0'
    );
\tmp_62_reg_2701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(2),
      Q => tmp_62_reg_2701(2),
      R => '0'
    );
\tmp_62_reg_2701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(3),
      Q => tmp_62_reg_2701(3),
      R => '0'
    );
\tmp_62_reg_2701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(4),
      Q => tmp_62_reg_2701(4),
      R => '0'
    );
\tmp_62_reg_2701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(5),
      Q => tmp_62_reg_2701(5),
      R => '0'
    );
\tmp_62_reg_2701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(6),
      Q => tmp_62_reg_2701(6),
      R => '0'
    );
\tmp_62_reg_2701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => r_V_7_2_4_fu_1812_p2(7),
      Q => tmp_62_reg_2701(7),
      R => '0'
    );
\tmp_63_reg_2706[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(1),
      I1 => src_kernel_win_0_va_7_fu_180(0),
      O => \tmp_63_reg_2706[3]_i_1_n_0\
    );
\tmp_63_reg_2706[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(2),
      I1 => src_kernel_win_0_va_7_fu_180(0),
      I2 => src_kernel_win_0_va_7_fu_180(1),
      O => \tmp_63_reg_2706[4]_i_1_n_0\
    );
\tmp_63_reg_2706[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(3),
      I1 => src_kernel_win_0_va_7_fu_180(1),
      I2 => src_kernel_win_0_va_7_fu_180(0),
      I3 => src_kernel_win_0_va_7_fu_180(2),
      O => \tmp_63_reg_2706[5]_i_1_n_0\
    );
\tmp_63_reg_2706[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(4),
      I1 => src_kernel_win_0_va_7_fu_180(2),
      I2 => src_kernel_win_0_va_7_fu_180(0),
      I3 => src_kernel_win_0_va_7_fu_180(1),
      I4 => src_kernel_win_0_va_7_fu_180(3),
      O => \tmp_63_reg_2706[6]_i_1_n_0\
    );
\tmp_63_reg_2706[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => src_kernel_win_0_va_7_fu_180(5),
      I1 => src_kernel_win_0_va_7_fu_180(3),
      I2 => src_kernel_win_0_va_7_fu_180(1),
      I3 => src_kernel_win_0_va_7_fu_180(0),
      I4 => src_kernel_win_0_va_7_fu_180(2),
      I5 => src_kernel_win_0_va_7_fu_180(4),
      O => \tmp_63_reg_2706[7]_i_1_n_0\
    );
\tmp_63_reg_2706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => src_kernel_win_0_va_7_fu_180(0),
      Q => tmp_63_reg_2706(2),
      R => '0'
    );
\tmp_63_reg_2706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp_63_reg_2706[3]_i_1_n_0\,
      Q => tmp_63_reg_2706(3),
      R => '0'
    );
\tmp_63_reg_2706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp_63_reg_2706[4]_i_1_n_0\,
      Q => tmp_63_reg_2706(4),
      R => '0'
    );
\tmp_63_reg_2706_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp_63_reg_2706[5]_i_1_n_0\,
      Q => tmp_63_reg_2706(5),
      R => '0'
    );
\tmp_63_reg_2706_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp_63_reg_2706[6]_i_1_n_0\,
      Q => tmp_63_reg_2706(6),
      R => '0'
    );
\tmp_63_reg_2706_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_10_2_2_reg_26760,
      D => \tmp_63_reg_2706[7]_i_1_n_0\,
      Q => tmp_63_reg_2706(7),
      R => '0'
    );
\tmp_89_0_not_reg_2506[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[6]\,
      I1 => \t_V_reg_404_reg_n_0_[8]\,
      I2 => \t_V_reg_404_reg_n_0_[5]\,
      I3 => \t_V_reg_404_reg_n_0_[7]\,
      O => tmp_89_0_not_fu_448_p2
    );
\tmp_89_0_not_reg_2506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => tmp_89_0_not_fu_448_p2,
      Q => tmp_89_0_not_reg_2506,
      R => '0'
    );
\tmp_s_reg_2511[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2AAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \t_V_reg_404_reg_n_0_[1]\,
      I2 => \t_V_reg_404_reg_n_0_[0]\,
      I3 => \tmp_s_reg_2511[0]_i_3_n_0\,
      I4 => \t_V_reg_404_reg_n_0_[2]\,
      I5 => tmp_89_0_not_fu_448_p2,
      O => \tmp_s_reg_2511[0]_i_1_n_0\
    );
\tmp_s_reg_2511[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \tmp_s_reg_2511[0]_i_4_n_0\,
      I1 => \t_V_reg_404_reg_n_0_[0]\,
      I2 => \t_V_reg_404_reg_n_0_[1]\,
      I3 => \t_V_reg_404_reg_n_0_[2]\,
      O => tmp_s_fu_454_p2
    );
\tmp_s_reg_2511[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[3]\,
      I1 => \t_V_reg_404_reg_n_0_[4]\,
      O => \tmp_s_reg_2511[0]_i_3_n_0\
    );
\tmp_s_reg_2511[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_V_reg_404_reg_n_0_[4]\,
      I1 => \t_V_reg_404_reg_n_0_[3]\,
      I2 => \t_V_reg_404_reg_n_0_[7]\,
      I3 => \t_V_reg_404_reg_n_0_[8]\,
      I4 => \t_V_reg_404_reg_n_0_[6]\,
      I5 => \t_V_reg_404_reg_n_0_[5]\,
      O => \tmp_s_reg_2511[0]_i_4_n_0\
    );
\tmp_s_reg_2511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_s_reg_2511[0]_i_1_n_0\,
      D => tmp_s_fu_454_p2,
      Q => \tmp_s_reg_2511_reg_n_0_[0]\,
      R => '0'
    );
\x_reg_2575[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3CCC38882777D"
    )
        port map (
      I0 => \x_reg_2575[7]_i_3_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \t_V_3_reg_415_reg_n_0_[1]\,
      I4 => \x_reg_2575[3]_i_2_n_0\,
      I5 => p_0_in9_out,
      O => \x_reg_2575[3]_i_1_n_0\
    );
\x_reg_2575[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020200"
    )
        port map (
      I0 => \t_V_3_reg_415_reg_n_0_[0]\,
      I1 => \t_V_3_reg_415_reg_n_0_[1]\,
      I2 => sel0(0),
      I3 => \or_cond_i_i_reg_2571[0]_i_3_n_0\,
      I4 => sel0(1),
      I5 => \or_cond_i_reg_2594[0]_i_2_n_0\,
      O => \x_reg_2575[3]_i_2_n_0\
    );
\x_reg_2575[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E11E"
    )
        port map (
      I0 => \x_reg_2575[5]_i_2_n_0\,
      I1 => p_0_in9_out,
      I2 => \or_cond_i_i_reg_2571[0]_i_4_n_0\,
      I3 => sel0(2),
      I4 => \x_reg_2575[4]_i_2_n_0\,
      O => tmp_57_fu_1016_p1(4)
    );
\x_reg_2575[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \x_reg_2575[9]_i_3_n_0\,
      I1 => sel0(4),
      I2 => sel0(5),
      I3 => sel0(6),
      I4 => sel0(7),
      O => \x_reg_2575[4]_i_2_n_0\
    );
\x_reg_2575[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A5A50CA5A5A558"
    )
        port map (
      I0 => p_0_in9_out,
      I1 => \or_cond_i_reg_2594[0]_i_2_n_0\,
      I2 => sel0(3),
      I3 => \or_cond_i_i_reg_2571[0]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \x_reg_2575[5]_i_2_n_0\,
      O => tmp_57_fu_1016_p1(5)
    );
\x_reg_2575[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200020000"
    )
        port map (
      I0 => \t_V_3_reg_415_reg_n_0_[0]\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \t_V_3_reg_415_reg_n_0_[1]\,
      I4 => \or_cond_i_i_reg_2571[0]_i_3_n_0\,
      I5 => \or_cond_i_reg_2594[0]_i_2_n_0\,
      O => \x_reg_2575[5]_i_2_n_0\
    );
\x_reg_2575[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C3CEB14"
    )
        port map (
      I0 => \x_reg_2575[4]_i_2_n_0\,
      I1 => \x_reg_2575[9]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \x_reg_2575[6]_i_2_n_0\,
      I4 => p_0_in9_out,
      O => \x_reg_2575[6]_i_1_n_0\
    );
\x_reg_2575[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFDFFFF"
    )
        port map (
      I0 => \or_cond_i_reg_2594[0]_i_2_n_0\,
      I1 => sel0(3),
      I2 => \or_cond_i_i_reg_2571[0]_i_4_n_0\,
      I3 => sel0(2),
      I4 => \x_reg_2575[5]_i_2_n_0\,
      O => \x_reg_2575[6]_i_2_n_0\
    );
\x_reg_2575[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_9_U_n_2,
      I2 => exitcond388_i_fu_880_p2,
      I3 => \x_reg_2575[7]_i_3_n_0\,
      O => \x_reg_2575[7]_i_1_n_0\
    );
\x_reg_2575[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000F99955559"
    )
        port map (
      I0 => \x_reg_2575[7]_i_4_n_0\,
      I1 => \x_reg_2575[7]_i_3_n_0\,
      I2 => sel0(4),
      I3 => \x_reg_2575[7]_i_5_n_0\,
      I4 => sel0(5),
      I5 => p_0_in9_out,
      O => \x_reg_2575[7]_i_2_n_0\
    );
\x_reg_2575[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => \t_V_3_reg_415_reg_n_0_[1]\,
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => \or_cond_i_reg_2594[0]_i_2_n_0\,
      O => \x_reg_2575[7]_i_3_n_0\
    );
\x_reg_2575[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000280000000"
    )
        port map (
      I0 => \x_reg_2575[5]_i_2_n_0\,
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => \or_cond_i_i_reg_2571[0]_i_4_n_0\,
      I5 => \or_cond_i_reg_2594[0]_i_2_n_0\,
      O => \x_reg_2575[7]_i_4_n_0\
    );
\x_reg_2575[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \t_V_3_reg_415_reg_n_0_[1]\,
      I3 => sel0(0),
      I4 => sel0(1),
      O => \x_reg_2575[7]_i_5_n_0\
    );
\x_reg_2575[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A659A65DF30CF308"
    )
        port map (
      I0 => p_0_in9_out,
      I1 => \x_reg_2575[9]_i_3_n_0\,
      I2 => \x_reg_2575[8]_i_2_n_0\,
      I3 => sel0(6),
      I4 => sel0(7),
      I5 => \x_reg_2575[9]_i_2_n_0\,
      O => tmp_57_fu_1016_p1(8)
    );
\x_reg_2575[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      O => \x_reg_2575[8]_i_2_n_0\
    );
\x_reg_2575[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404044004040404"
    )
        port map (
      I0 => \x_reg_2575[9]_i_2_n_0\,
      I1 => sel0(7),
      I2 => sel0(6),
      I3 => sel0(5),
      I4 => sel0(4),
      I5 => \x_reg_2575[9]_i_3_n_0\,
      O => tmp_57_fu_1016_p1(9)
    );
\x_reg_2575[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000E00000000"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(4),
      I3 => \x_reg_2575[7]_i_5_n_0\,
      I4 => sel0(5),
      I5 => \x_reg_2575[7]_i_4_n_0\,
      O => \x_reg_2575[9]_i_2_n_0\
    );
\x_reg_2575[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => \t_V_3_reg_415_reg_n_0_[1]\,
      I3 => sel0(3),
      I4 => sel0(2),
      O => \x_reg_2575[9]_i_3_n_0\
    );
\x_reg_2575_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => \x_reg_2575[3]_i_1_n_0\,
      Q => x_reg_2575(3),
      R => \x_reg_2575[7]_i_1_n_0\
    );
\x_reg_2575_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => tmp_57_fu_1016_p1(4),
      Q => x_reg_2575(4),
      R => '0'
    );
\x_reg_2575_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => tmp_57_fu_1016_p1(5),
      Q => x_reg_2575(5),
      R => '0'
    );
\x_reg_2575_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => \x_reg_2575[6]_i_1_n_0\,
      Q => x_reg_2575(6),
      R => \x_reg_2575[7]_i_1_n_0\
    );
\x_reg_2575_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => \x_reg_2575[7]_i_2_n_0\,
      Q => x_reg_2575(7),
      R => \x_reg_2575[7]_i_1_n_0\
    );
\x_reg_2575_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => tmp_57_fu_1016_p1(8),
      Q => x_reg_2575(8),
      R => '0'
    );
\x_reg_2575_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_25850,
      D => tmp_57_fu_1016_p1(9),
      Q => x_reg_2575(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_Sobel is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_5_fu_252_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_10_fu_272_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_border_buf_0_14_fu_288_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ce : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mid_img_data_stream_s_empty_n : in STD_LOGIC;
    img0_data_stream_0_s_full_n : in STD_LOGIC;
    start_for_Duplicate77_U0_full_n : in STD_LOGIC;
    start_for_Sobel_U0_empty_n : in STD_LOGIC
  );
end design_1_image_filter_1_0_Sobel;

architecture STRUCTURE of design_1_image_filter_1_0_Sobel is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal grp_Filter2D_fu_18_ap_start_reg_reg_n_0 : STD_LOGIC;
  signal grp_Filter2D_fu_18_n_37 : STD_LOGIC;
  signal grp_Filter2D_fu_18_n_38 : STD_LOGIC;
  signal grp_Filter2D_fu_18_n_40 : STD_LOGIC;
  signal grp_Filter2D_fu_18_n_41 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_18_n_38,
      Q => \^q\(0),
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_18_n_37,
      Q => \^q\(1),
      R => ap_rst
    );
grp_Filter2D_fu_18: entity work.design_1_image_filter_1_0_Filter2D
     port map (
      D(1) => grp_Filter2D_fu_18_n_37,
      D(0) => grp_Filter2D_fu_18_n_38,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][0]\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][1]\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]_0\,
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm_reg[0]_1\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce,
      grp_Filter2D_fu_18_ap_start_reg_reg => grp_Filter2D_fu_18_n_41,
      grp_Filter2D_fu_18_ap_start_reg_reg_0 => grp_Filter2D_fu_18_ap_start_reg_reg_n_0,
      img0_data_stream_0_s_full_n => img0_data_stream_0_s_full_n,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[1]\ => \mOutPtr_reg[1]\,
      mid_img_data_stream_s_empty_n => mid_img_data_stream_s_empty_n,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_4(7 downto 0),
      \right_border_buf_0_10_fu_272_reg[7]_0\(7 downto 0) => \right_border_buf_0_10_fu_272_reg[7]\(7 downto 0),
      \right_border_buf_0_14_fu_288_reg[7]_0\(7 downto 0) => \right_border_buf_0_14_fu_288_reg[7]\(7 downto 0),
      \right_border_buf_0_5_fu_252_reg[7]_0\(7 downto 0) => \right_border_buf_0_5_fu_252_reg[7]\(7 downto 0),
      start_for_Duplicate77_U0_full_n => start_for_Duplicate77_U0_full_n,
      start_for_Sobel_U0_empty_n => start_for_Sobel_U0_empty_n,
      start_once_reg_reg => grp_Filter2D_fu_18_n_40,
      start_once_reg_reg_0 => \^ap_cs_fsm_reg[0]_0\
    );
grp_Filter2D_fu_18_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_18_n_41,
      Q => grp_Filter2D_fu_18_ap_start_reg_reg_n_0,
      R => ap_rst
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_18_n_40,
      Q => \^ap_cs_fsm_reg[0]_0\,
      R => ap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0_image_filter is
  port (
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
end design_1_image_filter_1_0_image_filter;

architecture STRUCTURE of design_1_image_filter_1_0_image_filter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr038_out : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_3 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_5 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_6 : STD_LOGIC;
  signal CvtColor_U0_n_1 : STD_LOGIC;
  signal CvtColor_U0_n_10 : STD_LOGIC;
  signal CvtColor_U0_n_12 : STD_LOGIC;
  signal CvtColor_U0_n_13 : STD_LOGIC;
  signal CvtColor_U0_n_14 : STD_LOGIC;
  signal CvtColor_U0_n_15 : STD_LOGIC;
  signal CvtColor_U0_n_16 : STD_LOGIC;
  signal CvtColor_U0_n_17 : STD_LOGIC;
  signal CvtColor_U0_n_18 : STD_LOGIC;
  signal CvtColor_U0_n_19 : STD_LOGIC;
  signal CvtColor_U0_n_3 : STD_LOGIC;
  signal CvtColor_U0_n_4 : STD_LOGIC;
  signal CvtColor_U0_n_5 : STD_LOGIC;
  signal CvtColor_U0_n_6 : STD_LOGIC;
  signal CvtColor_U0_n_7 : STD_LOGIC;
  signal CvtColor_U0_n_9 : STD_LOGIC;
  signal Duplicate77_U0_n_0 : STD_LOGIC;
  signal Duplicate77_U0_n_1 : STD_LOGIC;
  signal Duplicate77_U0_n_2 : STD_LOGIC;
  signal Duplicate77_U0_n_4 : STD_LOGIC;
  signal Duplicate_U0_n_0 : STD_LOGIC;
  signal Duplicate_U0_n_2 : STD_LOGIC;
  signal Duplicate_U0_n_3 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_1 : STD_LOGIC;
  signal Mat2AXIvideo_U0_n_3 : STD_LOGIC;
  signal Merge_U0_n_0 : STD_LOGIC;
  signal Merge_U0_n_1 : STD_LOGIC;
  signal Merge_U0_n_2 : STD_LOGIC;
  signal Sobel_U0_n_32 : STD_LOGIC;
  signal Sobel_U0_n_35 : STD_LOGIC;
  signal Sobel_U0_n_36 : STD_LOGIC;
  signal Sobel_U0_n_37 : STD_LOGIC;
  signal Sobel_U0_n_38 : STD_LOGIC;
  signal Sobel_U0_n_39 : STD_LOGIC;
  signal Sobel_U0_n_40 : STD_LOGIC;
  signal Sobel_U0_n_41 : STD_LOGIC;
  signal Sobel_U0_n_42 : STD_LOGIC;
  signal Sobel_U0_n_43 : STD_LOGIC;
  signal Sobel_U0_n_44 : STD_LOGIC;
  signal Sobel_U0_n_45 : STD_LOGIC;
  signal Sobel_U0_n_46 : STD_LOGIC;
  signal Sobel_U0_n_47 : STD_LOGIC;
  signal Sobel_U0_n_48 : STD_LOGIC;
  signal Sobel_U0_n_49 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_3 : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_rst : STD_LOGIC;
  signal ce : STD_LOGIC;
  signal ce_0 : STD_LOGIC;
  signal ce_1 : STD_LOGIC;
  signal ce_2 : STD_LOGIC;
  signal ce_4 : STD_LOGIC;
  signal dup1_data_stream_0_s_U_n_1 : STD_LOGIC;
  signal dup1_data_stream_0_s_U_n_2 : STD_LOGIC;
  signal dup1_data_stream_0_s_U_n_3 : STD_LOGIC;
  signal dup1_data_stream_0_s_full_n : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_10 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_11 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_12 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_13 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_14 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_15 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_16 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_17 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_2 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_3 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_4 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_5 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_6 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_7 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_8 : STD_LOGIC;
  signal dup2_data_stream_0_s_U_n_9 : STD_LOGIC;
  signal dup2_data_stream_0_s_empty_n : STD_LOGIC;
  signal dup2_data_stream_0_s_full_n : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_10 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_11 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_12 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_13 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_14 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_15 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_16 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_17 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_2 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_3 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_4 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_5 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_6 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_7 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_8 : STD_LOGIC;
  signal dup3_data_stream_0_s_U_n_9 : STD_LOGIC;
  signal dup3_data_stream_0_s_empty_n : STD_LOGIC;
  signal dup3_data_stream_0_s_full_n : STD_LOGIC;
  signal \grp_Filter2D_fu_18/k_buf_0_val_5_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_18/k_buf_0_val_6_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_18/k_buf_0_val_7_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_Filter2D_fu_18/k_buf_0_val_8_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img0_data_stream_0_s_U_n_2 : STD_LOGIC;
  signal img0_data_stream_0_s_U_n_3 : STD_LOGIC;
  signal img0_data_stream_0_s_U_n_4 : STD_LOGIC;
  signal img0_data_stream_0_s_U_n_5 : STD_LOGIC;
  signal img0_data_stream_0_s_U_n_6 : STD_LOGIC;
  signal img0_data_stream_0_s_U_n_7 : STD_LOGIC;
  signal img0_data_stream_0_s_U_n_8 : STD_LOGIC;
  signal img0_data_stream_0_s_U_n_9 : STD_LOGIC;
  signal img0_data_stream_0_s_empty_n : STD_LOGIC;
  signal img0_data_stream_0_s_full_n : STD_LOGIC;
  signal img_data_stream_0_V_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal input_img_cols_V_c19_empty_n : STD_LOGIC;
  signal input_img_cols_V_c19_full_n : STD_LOGIC;
  signal input_img_cols_V_c_U_n_2 : STD_LOGIC;
  signal input_img_cols_V_c_U_n_3 : STD_LOGIC;
  signal input_img_cols_V_c_empty_n : STD_LOGIC;
  signal input_img_cols_V_c_full_n : STD_LOGIC;
  signal input_img_data_strea_1_U_n_2 : STD_LOGIC;
  signal input_img_data_strea_1_U_n_3 : STD_LOGIC;
  signal input_img_data_strea_1_U_n_4 : STD_LOGIC;
  signal input_img_data_strea_1_U_n_5 : STD_LOGIC;
  signal input_img_data_strea_1_U_n_6 : STD_LOGIC;
  signal input_img_data_strea_1_U_n_7 : STD_LOGIC;
  signal input_img_data_strea_1_U_n_8 : STD_LOGIC;
  signal input_img_data_strea_1_U_n_9 : STD_LOGIC;
  signal input_img_data_strea_1_empty_n : STD_LOGIC;
  signal input_img_data_strea_1_full_n : STD_LOGIC;
  signal input_img_data_strea_2_U_n_2 : STD_LOGIC;
  signal input_img_data_strea_2_U_n_3 : STD_LOGIC;
  signal input_img_data_strea_2_U_n_4 : STD_LOGIC;
  signal input_img_data_strea_2_U_n_5 : STD_LOGIC;
  signal input_img_data_strea_2_U_n_6 : STD_LOGIC;
  signal input_img_data_strea_2_U_n_7 : STD_LOGIC;
  signal input_img_data_strea_2_U_n_8 : STD_LOGIC;
  signal input_img_data_strea_2_U_n_9 : STD_LOGIC;
  signal input_img_data_strea_2_empty_n : STD_LOGIC;
  signal input_img_data_strea_2_full_n : STD_LOGIC;
  signal input_img_data_strea_U_n_2 : STD_LOGIC;
  signal input_img_data_strea_U_n_3 : STD_LOGIC;
  signal input_img_data_strea_U_n_4 : STD_LOGIC;
  signal input_img_data_strea_U_n_5 : STD_LOGIC;
  signal input_img_data_strea_U_n_6 : STD_LOGIC;
  signal input_img_data_strea_U_n_7 : STD_LOGIC;
  signal input_img_data_strea_U_n_8 : STD_LOGIC;
  signal input_img_data_strea_U_n_9 : STD_LOGIC;
  signal input_img_data_strea_empty_n : STD_LOGIC;
  signal input_img_data_strea_full_n : STD_LOGIC;
  signal input_img_rows_V_c18_empty_n : STD_LOGIC;
  signal input_img_rows_V_c18_full_n : STD_LOGIC;
  signal input_img_rows_V_c_U_n_2 : STD_LOGIC;
  signal input_img_rows_V_c_empty_n : STD_LOGIC;
  signal input_img_rows_V_c_full_n : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_10 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_11 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_12 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_13 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_14 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_15 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_16 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_17 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_18 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_19 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_2 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_20 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_21 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_22 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_23 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_24 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_25 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_26 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_27 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_28 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_29 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_3 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_30 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_31 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_32 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_33 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_4 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_5 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_6 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_7 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_8 : STD_LOGIC;
  signal mid_img_data_stream_s_U_n_9 : STD_LOGIC;
  signal mid_img_data_stream_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mid_img_data_stream_s_empty_n : STD_LOGIC;
  signal mid_img_data_stream_s_full_n : STD_LOGIC;
  signal output_img_data_stre_1_empty_n : STD_LOGIC;
  signal output_img_data_stre_1_full_n : STD_LOGIC;
  signal output_img_data_stre_2_empty_n : STD_LOGIC;
  signal output_img_data_stre_2_full_n : STD_LOGIC;
  signal output_img_data_stre_empty_n : STD_LOGIC;
  signal output_img_data_stre_full_n : STD_LOGIC;
  signal start_for_CvtColokbM_U_n_3 : STD_LOGIC;
  signal start_for_CvtColokbM_U_n_4 : STD_LOGIC;
  signal start_for_CvtColor_U0_empty_n : STD_LOGIC;
  signal start_for_CvtColor_U0_full_n : STD_LOGIC;
  signal start_for_DuplicalbW_U_n_2 : STD_LOGIC;
  signal start_for_Duplicamb6_U_n_2 : STD_LOGIC;
  signal start_for_Duplicamb6_U_n_3 : STD_LOGIC;
  signal start_for_Duplicate77_U0_empty_n : STD_LOGIC;
  signal start_for_Duplicate77_U0_full_n : STD_LOGIC;
  signal start_for_Duplicate_U0_empty_n : STD_LOGIC;
  signal start_for_Duplicate_U0_full_n : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_empty_n : STD_LOGIC;
  signal start_for_Mat2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_Merge_U0_U_n_2 : STD_LOGIC;
  signal start_for_Merge_U0_empty_n : STD_LOGIC;
  signal start_for_Merge_U0_full_n : STD_LOGIC;
  signal start_for_Sobel_U0_U_n_2 : STD_LOGIC;
  signal start_for_Sobel_U0_empty_n : STD_LOGIC;
  signal start_for_Sobel_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal temp_data_stream_0_s_U_n_2 : STD_LOGIC;
  signal temp_data_stream_0_s_U_n_3 : STD_LOGIC;
  signal temp_data_stream_0_s_empty_n : STD_LOGIC;
  signal temp_data_stream_0_s_full_n : STD_LOGIC;
  signal tmp_data_V_fu_204_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_i_fu_157_p2 : STD_LOGIC;
begin
  ap_done <= \^ap_done\;
  video_out_TDEST(0) <= \<const0>\;
  video_out_TID(0) <= \<const0>\;
  video_out_TKEEP(2) <= \<const1>\;
  video_out_TKEEP(1) <= \<const1>\;
  video_out_TKEEP(0) <= \<const1>\;
  video_out_TSTRB(2) <= \<const0>\;
  video_out_TSTRB(1) <= \<const0>\;
  video_out_TSTRB(0) <= \<const0>\;
AXIvideo2Mat_U0: entity work.design_1_image_filter_1_0_AXIvideo2Mat
     port map (
      Q(0) => AXIvideo2Mat_U0_n_3,
      \SRL_SIG_reg[1][0]\ => AXIvideo2Mat_U0_n_6,
      \ap_CS_fsm_reg[1]_0\ => AXIvideo2Mat_U0_n_5,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      img_data_stream_0_V_din(23 downto 0) => img_data_stream_0_V_din(23 downto 0),
      input_img_cols_V_c19_full_n => input_img_cols_V_c19_full_n,
      input_img_cols_V_c_empty_n => input_img_cols_V_c_empty_n,
      input_img_data_strea_1_full_n => input_img_data_strea_1_full_n,
      input_img_data_strea_2_full_n => input_img_data_strea_2_full_n,
      input_img_data_strea_full_n => input_img_data_strea_full_n,
      input_img_rows_V_c18_full_n => input_img_rows_V_c18_full_n,
      input_img_rows_V_c_empty_n => input_img_rows_V_c_empty_n,
      internal_empty_n_reg => input_img_cols_V_c_U_n_3,
      internal_full_n_reg => start_for_CvtColokbM_U_n_4,
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_once_reg => start_once_reg,
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
CvtColor_U0: entity work.design_1_image_filter_1_0_CvtColor
     port map (
      B(7) => input_img_data_strea_2_U_n_2,
      B(6) => input_img_data_strea_2_U_n_3,
      B(5) => input_img_data_strea_2_U_n_4,
      B(4) => input_img_data_strea_2_U_n_5,
      B(3) => input_img_data_strea_2_U_n_6,
      B(2) => input_img_data_strea_2_U_n_7,
      B(1) => input_img_data_strea_2_U_n_8,
      B(0) => input_img_data_strea_2_U_n_9,
      CO(0) => tmp_i_fu_157_p2,
      D(7) => input_img_data_strea_U_n_2,
      D(6) => input_img_data_strea_U_n_3,
      D(5) => input_img_data_strea_U_n_4,
      D(4) => input_img_data_strea_U_n_5,
      D(3) => input_img_data_strea_U_n_6,
      D(2) => input_img_data_strea_U_n_7,
      D(1) => input_img_data_strea_U_n_8,
      D(0) => input_img_data_strea_U_n_9,
      E(0) => CvtColor_U0_n_4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => CvtColor_U0_n_3,
      \SRL_SIG_reg[0][7]\(7) => CvtColor_U0_n_12,
      \SRL_SIG_reg[0][7]\(6) => CvtColor_U0_n_13,
      \SRL_SIG_reg[0][7]\(5) => CvtColor_U0_n_14,
      \SRL_SIG_reg[0][7]\(4) => CvtColor_U0_n_15,
      \SRL_SIG_reg[0][7]\(3) => CvtColor_U0_n_16,
      \SRL_SIG_reg[0][7]\(2) => CvtColor_U0_n_17,
      \SRL_SIG_reg[0][7]\(1) => CvtColor_U0_n_18,
      \SRL_SIG_reg[0][7]\(0) => CvtColor_U0_n_19,
      \SRL_SIG_reg[0][7]_0\(7) => input_img_data_strea_1_U_n_2,
      \SRL_SIG_reg[0][7]_0\(6) => input_img_data_strea_1_U_n_3,
      \SRL_SIG_reg[0][7]_0\(5) => input_img_data_strea_1_U_n_4,
      \SRL_SIG_reg[0][7]_0\(4) => input_img_data_strea_1_U_n_5,
      \SRL_SIG_reg[0][7]_0\(3) => input_img_data_strea_1_U_n_6,
      \SRL_SIG_reg[0][7]_0\(2) => input_img_data_strea_1_U_n_7,
      \SRL_SIG_reg[0][7]_0\(1) => input_img_data_strea_1_U_n_8,
      \SRL_SIG_reg[0][7]_0\(0) => input_img_data_strea_1_U_n_9,
      \ap_CS_fsm_reg[0]_0\ => AXIvideo2Mat_U0_n_5,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg => AXIvideo2Mat_U0_n_6,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce,
      input_img_cols_V_c19_empty_n => input_img_cols_V_c19_empty_n,
      input_img_data_strea_1_empty_n => input_img_data_strea_1_empty_n,
      input_img_data_strea_2_empty_n => input_img_data_strea_2_empty_n,
      input_img_data_strea_empty_n => input_img_data_strea_empty_n,
      input_img_rows_V_c18_empty_n => input_img_rows_V_c18_empty_n,
      internal_empty_n4_out => internal_empty_n4_out,
      internal_empty_n_reg => CvtColor_U0_n_10,
      internal_empty_n_reg_0 => start_for_CvtColokbM_U_n_3,
      internal_full_n_reg => CvtColor_U0_n_6,
      internal_full_n_reg_0 => CvtColor_U0_n_9,
      \mOutPtr_reg[0]\ => CvtColor_U0_n_5,
      \mOutPtr_reg[0]_0\(0) => CvtColor_U0_n_7,
      mid_img_data_stream_s_full_n => mid_img_data_stream_s_full_n,
      start_for_CvtColor_U0_empty_n => start_for_CvtColor_U0_empty_n,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n,
      start_once_reg_reg_0 => CvtColor_U0_n_1
    );
Duplicate77_U0: entity work.design_1_image_filter_1_0_Duplicate77
     port map (
      Q(0) => Duplicate77_U0_n_2,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_0,
      dup2_data_stream_0_s_full_n => dup2_data_stream_0_s_full_n,
      img0_data_stream_0_s_empty_n => img0_data_stream_0_s_empty_n,
      \mOutPtr_reg[1]\ => Duplicate77_U0_n_4,
      start_for_Duplicate77_U0_empty_n => start_for_Duplicate77_U0_empty_n,
      start_for_Duplicate_U0_full_n => start_for_Duplicate_U0_full_n,
      start_for_Merge_U0_full_n => start_for_Merge_U0_full_n,
      start_once_reg_reg_0 => Duplicate77_U0_n_0,
      start_once_reg_reg_1 => Duplicate77_U0_n_1,
      temp_data_stream_0_s_full_n => temp_data_stream_0_s_full_n
    );
Duplicate_U0: entity work.design_1_image_filter_1_0_Duplicate
     port map (
      E(0) => Duplicate_U0_n_0,
      Q(0) => Duplicate_U0_n_2,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_1,
      ce_0 => ce_2,
      dup1_data_stream_0_s_full_n => dup1_data_stream_0_s_full_n,
      dup3_data_stream_0_s_full_n => dup3_data_stream_0_s_full_n,
      \mOutPtr_reg[1]\ => Duplicate_U0_n_3,
      start_for_Duplicate_U0_empty_n => start_for_Duplicate_U0_empty_n,
      temp_data_stream_0_s_empty_n => temp_data_stream_0_s_empty_n
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Mat2AXIvideo_U0: entity work.design_1_image_filter_1_0_Mat2AXIvideo
     port map (
      AXI_video_strm_V_data_V_1_sel_wr038_out => AXI_video_strm_V_data_V_1_sel_wr038_out,
      D(23 downto 0) => tmp_data_V_fu_204_p4(23 downto 0),
      E(0) => Mat2AXIvideo_U0_n_1,
      Q(0) => Mat2AXIvideo_U0_n_3,
      ap_clk => ap_clk,
      ap_done => \^ap_done\,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_2,
      output_img_data_stre_1_empty_n => output_img_data_stre_1_empty_n,
      output_img_data_stre_2_empty_n => output_img_data_stre_2_empty_n,
      output_img_data_stre_empty_n => output_img_data_stre_empty_n,
      start_for_Mat2AXIvideo_U0_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
      video_out_TDATA(23 downto 0) => video_out_TDATA(23 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
Merge_U0: entity work.design_1_image_filter_1_0_Merge
     port map (
      Q(0) => AXIvideo2Mat_U0_n_3,
      \ap_CS_fsm_reg[0]_0\(0) => Sobel_U0_n_35,
      \ap_CS_fsm_reg[0]_1\(0) => CvtColor_U0_n_3,
      ap_clk => ap_clk,
      ap_idle => Merge_U0_n_2,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ce => ce_2,
      internal_empty_n_reg => start_for_Duplicamb6_U_n_2,
      internal_empty_n_reg_0 => dup1_data_stream_0_s_U_n_3,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_for_Merge_U0_empty_n => start_for_Merge_U0_empty_n,
      start_once_reg_reg_0 => Merge_U0_n_0,
      start_once_reg_reg_1 => Merge_U0_n_1
    );
Sobel_U0: entity work.design_1_image_filter_1_0_Sobel
     port map (
      DIADI(7 downto 0) => mid_img_data_stream_s_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_18/k_buf_0_val_5_q0\(7 downto 0),
      Q(1) => ap_CS_fsm_state2_3,
      Q(0) => Sobel_U0_n_35,
      \SRL_SIG_reg[0][0]\ => Sobel_U0_n_48,
      \SRL_SIG_reg[0][1]\ => Sobel_U0_n_47,
      \SRL_SIG_reg[0][2]\ => Sobel_U0_n_46,
      \SRL_SIG_reg[0][3]\ => Sobel_U0_n_45,
      \SRL_SIG_reg[0][4]\ => Sobel_U0_n_44,
      \SRL_SIG_reg[0][5]\ => Sobel_U0_n_43,
      \SRL_SIG_reg[0][6]\ => Sobel_U0_n_42,
      \SRL_SIG_reg[0][7]\ => Sobel_U0_n_41,
      \SRL_SIG_reg[0][7]_0\ => Sobel_U0_n_49,
      \ap_CS_fsm_reg[0]_0\ => Sobel_U0_n_32,
      \ap_CS_fsm_reg[0]_1\ => Sobel_U0_n_40,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_4,
      img0_data_stream_0_s_full_n => img0_data_stream_0_s_full_n,
      \mOutPtr_reg[0]\ => Sobel_U0_n_39,
      \mOutPtr_reg[1]\ => Sobel_U0_n_37,
      mid_img_data_stream_s_empty_n => mid_img_data_stream_s_empty_n,
      ram_reg => Sobel_U0_n_36,
      ram_reg_0 => Sobel_U0_n_38,
      ram_reg_1(7) => mid_img_data_stream_s_U_n_2,
      ram_reg_1(6) => mid_img_data_stream_s_U_n_3,
      ram_reg_1(5) => mid_img_data_stream_s_U_n_4,
      ram_reg_1(4) => mid_img_data_stream_s_U_n_5,
      ram_reg_1(3) => mid_img_data_stream_s_U_n_6,
      ram_reg_1(2) => mid_img_data_stream_s_U_n_7,
      ram_reg_1(1) => mid_img_data_stream_s_U_n_8,
      ram_reg_1(0) => mid_img_data_stream_s_U_n_9,
      ram_reg_2(7) => mid_img_data_stream_s_U_n_26,
      ram_reg_2(6) => mid_img_data_stream_s_U_n_27,
      ram_reg_2(5) => mid_img_data_stream_s_U_n_28,
      ram_reg_2(4) => mid_img_data_stream_s_U_n_29,
      ram_reg_2(3) => mid_img_data_stream_s_U_n_30,
      ram_reg_2(2) => mid_img_data_stream_s_U_n_31,
      ram_reg_2(1) => mid_img_data_stream_s_U_n_32,
      ram_reg_2(0) => mid_img_data_stream_s_U_n_33,
      ram_reg_3(7) => mid_img_data_stream_s_U_n_10,
      ram_reg_3(6) => mid_img_data_stream_s_U_n_11,
      ram_reg_3(5) => mid_img_data_stream_s_U_n_12,
      ram_reg_3(4) => mid_img_data_stream_s_U_n_13,
      ram_reg_3(3) => mid_img_data_stream_s_U_n_14,
      ram_reg_3(2) => mid_img_data_stream_s_U_n_15,
      ram_reg_3(1) => mid_img_data_stream_s_U_n_16,
      ram_reg_3(0) => mid_img_data_stream_s_U_n_17,
      ram_reg_4(7) => mid_img_data_stream_s_U_n_18,
      ram_reg_4(6) => mid_img_data_stream_s_U_n_19,
      ram_reg_4(5) => mid_img_data_stream_s_U_n_20,
      ram_reg_4(4) => mid_img_data_stream_s_U_n_21,
      ram_reg_4(3) => mid_img_data_stream_s_U_n_22,
      ram_reg_4(2) => mid_img_data_stream_s_U_n_23,
      ram_reg_4(1) => mid_img_data_stream_s_U_n_24,
      ram_reg_4(0) => mid_img_data_stream_s_U_n_25,
      \right_border_buf_0_10_fu_272_reg[7]\(7 downto 0) => \grp_Filter2D_fu_18/k_buf_0_val_7_q0\(7 downto 0),
      \right_border_buf_0_14_fu_288_reg[7]\(7 downto 0) => \grp_Filter2D_fu_18/k_buf_0_val_8_q0\(7 downto 0),
      \right_border_buf_0_5_fu_252_reg[7]\(7 downto 0) => \grp_Filter2D_fu_18/k_buf_0_val_6_q0\(7 downto 0),
      start_for_Duplicate77_U0_full_n => start_for_Duplicate77_U0_full_n,
      start_for_Sobel_U0_empty_n => start_for_Sobel_U0_empty_n
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
dup1_data_stream_0_s_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A
     port map (
      E(0) => Duplicate_U0_n_0,
      Q(1) => dup1_data_stream_0_s_U_n_1,
      Q(0) => dup1_data_stream_0_s_U_n_2,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_2,
      ce_0 => ce_1,
      dup1_data_stream_0_s_full_n => dup1_data_stream_0_s_full_n,
      dup2_data_stream_0_s_empty_n => dup2_data_stream_0_s_empty_n,
      dup3_data_stream_0_s_empty_n => dup3_data_stream_0_s_empty_n,
      \exitcond_reg_163_reg[0]\ => dup1_data_stream_0_s_U_n_3,
      output_img_data_stre_1_full_n => output_img_data_stre_1_full_n,
      output_img_data_stre_2_full_n => output_img_data_stre_2_full_n,
      output_img_data_stre_full_n => output_img_data_stre_full_n
    );
dup2_data_stream_0_s_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_0
     port map (
      D(7) => dup2_data_stream_0_s_U_n_10,
      D(6) => dup2_data_stream_0_s_U_n_11,
      D(5) => dup2_data_stream_0_s_U_n_12,
      D(4) => dup2_data_stream_0_s_U_n_13,
      D(3) => dup2_data_stream_0_s_U_n_14,
      D(2) => dup2_data_stream_0_s_U_n_15,
      D(1) => dup2_data_stream_0_s_U_n_16,
      D(0) => dup2_data_stream_0_s_U_n_17,
      \SRL_SIG_reg[0][0]\ => dup2_data_stream_0_s_U_n_2,
      \SRL_SIG_reg[0][0]_0\ => img0_data_stream_0_s_U_n_2,
      \SRL_SIG_reg[0][1]\ => dup2_data_stream_0_s_U_n_3,
      \SRL_SIG_reg[0][1]_0\ => img0_data_stream_0_s_U_n_3,
      \SRL_SIG_reg[0][2]\ => dup2_data_stream_0_s_U_n_4,
      \SRL_SIG_reg[0][2]_0\ => img0_data_stream_0_s_U_n_4,
      \SRL_SIG_reg[0][3]\ => dup2_data_stream_0_s_U_n_5,
      \SRL_SIG_reg[0][3]_0\ => img0_data_stream_0_s_U_n_5,
      \SRL_SIG_reg[0][4]\ => dup2_data_stream_0_s_U_n_6,
      \SRL_SIG_reg[0][4]_0\ => img0_data_stream_0_s_U_n_6,
      \SRL_SIG_reg[0][5]\ => dup2_data_stream_0_s_U_n_7,
      \SRL_SIG_reg[0][5]_0\ => img0_data_stream_0_s_U_n_7,
      \SRL_SIG_reg[0][6]\ => dup2_data_stream_0_s_U_n_8,
      \SRL_SIG_reg[0][6]_0\ => img0_data_stream_0_s_U_n_8,
      \SRL_SIG_reg[0][7]\ => dup2_data_stream_0_s_U_n_9,
      \SRL_SIG_reg[0][7]_0\ => img0_data_stream_0_s_U_n_9,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_0,
      ce_0 => ce_2,
      dup2_data_stream_0_s_empty_n => dup2_data_stream_0_s_empty_n,
      dup2_data_stream_0_s_full_n => dup2_data_stream_0_s_full_n,
      \mOutPtr_reg[0]_0\ => temp_data_stream_0_s_U_n_3,
      \mOutPtr_reg[1]_0\ => temp_data_stream_0_s_U_n_2
    );
dup3_data_stream_0_s_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_1
     port map (
      D(7) => dup3_data_stream_0_s_U_n_2,
      D(6) => dup3_data_stream_0_s_U_n_3,
      D(5) => dup3_data_stream_0_s_U_n_4,
      D(4) => dup3_data_stream_0_s_U_n_5,
      D(3) => dup3_data_stream_0_s_U_n_6,
      D(2) => dup3_data_stream_0_s_U_n_7,
      D(1) => dup3_data_stream_0_s_U_n_8,
      D(0) => dup3_data_stream_0_s_U_n_9,
      E(0) => Duplicate_U0_n_0,
      Q(1) => dup1_data_stream_0_s_U_n_1,
      Q(0) => dup1_data_stream_0_s_U_n_2,
      \SRL_SIG_reg[0][0]\ => dup2_data_stream_0_s_U_n_2,
      \SRL_SIG_reg[0][1]\ => dup2_data_stream_0_s_U_n_3,
      \SRL_SIG_reg[0][2]\ => dup2_data_stream_0_s_U_n_4,
      \SRL_SIG_reg[0][3]\ => dup2_data_stream_0_s_U_n_5,
      \SRL_SIG_reg[0][4]\ => dup2_data_stream_0_s_U_n_6,
      \SRL_SIG_reg[0][5]\ => dup2_data_stream_0_s_U_n_7,
      \SRL_SIG_reg[0][6]\ => dup2_data_stream_0_s_U_n_8,
      \SRL_SIG_reg[0][7]\(7) => dup3_data_stream_0_s_U_n_10,
      \SRL_SIG_reg[0][7]\(6) => dup3_data_stream_0_s_U_n_11,
      \SRL_SIG_reg[0][7]\(5) => dup3_data_stream_0_s_U_n_12,
      \SRL_SIG_reg[0][7]\(4) => dup3_data_stream_0_s_U_n_13,
      \SRL_SIG_reg[0][7]\(3) => dup3_data_stream_0_s_U_n_14,
      \SRL_SIG_reg[0][7]\(2) => dup3_data_stream_0_s_U_n_15,
      \SRL_SIG_reg[0][7]\(1) => dup3_data_stream_0_s_U_n_16,
      \SRL_SIG_reg[0][7]\(0) => dup3_data_stream_0_s_U_n_17,
      \SRL_SIG_reg[0][7]_0\ => dup2_data_stream_0_s_U_n_9,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_1,
      ce_0 => ce_2,
      dup3_data_stream_0_s_empty_n => dup3_data_stream_0_s_empty_n,
      dup3_data_stream_0_s_full_n => dup3_data_stream_0_s_full_n
    );
img0_data_stream_0_s_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_2
     port map (
      \SRL_SIG_reg[0][0]\ => img0_data_stream_0_s_U_n_2,
      \SRL_SIG_reg[0][1]\ => img0_data_stream_0_s_U_n_3,
      \SRL_SIG_reg[0][2]\ => img0_data_stream_0_s_U_n_4,
      \SRL_SIG_reg[0][3]\ => img0_data_stream_0_s_U_n_5,
      \SRL_SIG_reg[0][4]\ => img0_data_stream_0_s_U_n_6,
      \SRL_SIG_reg[0][5]\ => img0_data_stream_0_s_U_n_7,
      \SRL_SIG_reg[0][6]\ => img0_data_stream_0_s_U_n_8,
      \SRL_SIG_reg[0][7]\ => img0_data_stream_0_s_U_n_9,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_4,
      ce_0 => ce_0,
      img0_data_stream_0_s_empty_n => img0_data_stream_0_s_empty_n,
      img0_data_stream_0_s_full_n => img0_data_stream_0_s_full_n,
      \tmp_55_reg_2747_reg[8]\ => Sobel_U0_n_49,
      \tmp_55_reg_2747_reg[8]_0\ => Sobel_U0_n_41,
      \tmp_55_reg_2747_reg[8]_1\ => Sobel_U0_n_42,
      \tmp_55_reg_2747_reg[8]_2\ => Sobel_U0_n_43,
      \tmp_55_reg_2747_reg[8]_3\ => Sobel_U0_n_44,
      \tmp_55_reg_2747_reg[8]_4\ => Sobel_U0_n_45,
      \tmp_55_reg_2747_reg[8]_5\ => Sobel_U0_n_46,
      \tmp_55_reg_2747_reg[8]_6\ => Sobel_U0_n_47,
      \tmp_55_reg_2747_reg[8]_7\ => Sobel_U0_n_48
    );
input_img_cols_V_c19_U: entity work.design_1_image_filter_1_0_fifo_w11_d2_A
     port map (
      E(0) => CvtColor_U0_n_4,
      \ap_CS_fsm_reg[0]\ => CvtColor_U0_n_5,
      \ap_CS_fsm_reg[0]_0\ => AXIvideo2Mat_U0_n_5,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      input_img_cols_V_c19_empty_n => input_img_cols_V_c19_empty_n,
      input_img_cols_V_c19_full_n => input_img_cols_V_c19_full_n
    );
input_img_cols_V_c_U: entity work.design_1_image_filter_1_0_fifo_w11_d2_A_3
     port map (
      E(0) => input_img_cols_V_c_U_n_2,
      \ap_CS_fsm_reg[0]\ => input_img_cols_V_c_U_n_3,
      \ap_CS_fsm_reg[0]_0\ => AXIvideo2Mat_U0_n_5,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      input_img_cols_V_c19_full_n => input_img_cols_V_c19_full_n,
      input_img_cols_V_c_empty_n => input_img_cols_V_c_empty_n,
      input_img_cols_V_c_full_n => input_img_cols_V_c_full_n,
      input_img_rows_V_c18_full_n => input_img_rows_V_c18_full_n,
      input_img_rows_V_c_empty_n => input_img_rows_V_c_empty_n,
      input_img_rows_V_c_full_n => input_img_rows_V_c_full_n,
      internal_full_n_reg_0 => input_img_rows_V_c_U_n_2,
      internal_full_n_reg_1 => start_for_CvtColokbM_U_n_4
    );
input_img_data_strea_1_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_4
     port map (
      D(7 downto 0) => img_data_stream_0_V_din(15 downto 8),
      E(0) => CvtColor_U0_n_7,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg(0) => AXIvideo2Mat_U0_n_6,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      input_img_data_strea_1_empty_n => input_img_data_strea_1_empty_n,
      input_img_data_strea_1_full_n => input_img_data_strea_1_full_n,
      internal_empty_n4_out => internal_empty_n4_out,
      p(7) => input_img_data_strea_1_U_n_2,
      p(6) => input_img_data_strea_1_U_n_3,
      p(5) => input_img_data_strea_1_U_n_4,
      p(4) => input_img_data_strea_1_U_n_5,
      p(3) => input_img_data_strea_1_U_n_6,
      p(2) => input_img_data_strea_1_U_n_7,
      p(1) => input_img_data_strea_1_U_n_8,
      p(0) => input_img_data_strea_1_U_n_9,
      \tmp_28_i_reg_298_reg[0]\ => CvtColor_U0_n_6
    );
input_img_data_strea_2_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_5
     port map (
      B(7) => input_img_data_strea_2_U_n_2,
      B(6) => input_img_data_strea_2_U_n_3,
      B(5) => input_img_data_strea_2_U_n_4,
      B(4) => input_img_data_strea_2_U_n_5,
      B(3) => input_img_data_strea_2_U_n_6,
      B(2) => input_img_data_strea_2_U_n_7,
      B(1) => input_img_data_strea_2_U_n_8,
      B(0) => input_img_data_strea_2_U_n_9,
      D(7 downto 0) => img_data_stream_0_V_din(23 downto 16),
      E(0) => CvtColor_U0_n_7,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg(0) => AXIvideo2Mat_U0_n_6,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      input_img_data_strea_2_empty_n => input_img_data_strea_2_empty_n,
      input_img_data_strea_2_full_n => input_img_data_strea_2_full_n,
      internal_empty_n4_out => internal_empty_n4_out,
      \tmp_28_i_reg_298_reg[0]\ => CvtColor_U0_n_6
    );
input_img_data_strea_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_6
     port map (
      D(7) => input_img_data_strea_U_n_2,
      D(6) => input_img_data_strea_U_n_3,
      D(5) => input_img_data_strea_U_n_4,
      D(4) => input_img_data_strea_U_n_5,
      D(3) => input_img_data_strea_U_n_6,
      D(2) => input_img_data_strea_U_n_7,
      D(1) => input_img_data_strea_U_n_8,
      D(0) => input_img_data_strea_U_n_9,
      E(0) => CvtColor_U0_n_7,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1_reg => AXIvideo2Mat_U0_n_6,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      \axi_data_V_1_i_reg_236_reg[7]\(7 downto 0) => img_data_stream_0_V_din(7 downto 0),
      input_img_data_strea_empty_n => input_img_data_strea_empty_n,
      input_img_data_strea_full_n => input_img_data_strea_full_n,
      internal_empty_n4_out => internal_empty_n4_out,
      \tmp_28_i_reg_298_reg[0]\ => CvtColor_U0_n_6
    );
input_img_rows_V_c18_U: entity work.design_1_image_filter_1_0_fifo_w10_d2_A
     port map (
      E(0) => CvtColor_U0_n_4,
      \ap_CS_fsm_reg[0]\ => CvtColor_U0_n_5,
      \ap_CS_fsm_reg[0]_0\ => AXIvideo2Mat_U0_n_5,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      input_img_rows_V_c18_empty_n => input_img_rows_V_c18_empty_n,
      input_img_rows_V_c18_full_n => input_img_rows_V_c18_full_n
    );
input_img_rows_V_c_U: entity work.design_1_image_filter_1_0_fifo_w10_d2_A_7
     port map (
      E(0) => input_img_cols_V_c_U_n_2,
      \ap_CS_fsm_reg[0]\ => AXIvideo2Mat_U0_n_5,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      input_img_cols_V_c_full_n => input_img_cols_V_c_full_n,
      input_img_rows_V_c_empty_n => input_img_rows_V_c_empty_n,
      input_img_rows_V_c_full_n => input_img_rows_V_c_full_n,
      internal_full_n_reg_0 => input_img_rows_V_c_U_n_2
    );
mid_img_data_stream_s_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_8
     port map (
      D(7) => CvtColor_U0_n_12,
      D(6) => CvtColor_U0_n_13,
      D(5) => CvtColor_U0_n_14,
      D(4) => CvtColor_U0_n_15,
      D(3) => CvtColor_U0_n_16,
      D(2) => CvtColor_U0_n_17,
      D(1) => CvtColor_U0_n_18,
      D(0) => CvtColor_U0_n_19,
      DIADI(7 downto 0) => mid_img_data_stream_s_dout(7 downto 0),
      DOBDO(7 downto 0) => \grp_Filter2D_fu_18/k_buf_0_val_5_q0\(7 downto 0),
      Q(0) => ap_CS_fsm_state2_3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => Sobel_U0_n_36,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce,
      internal_empty_n_reg_0 => Sobel_U0_n_37,
      mid_img_data_stream_s_empty_n => mid_img_data_stream_s_empty_n,
      mid_img_data_stream_s_full_n => mid_img_data_stream_s_full_n,
      \or_cond_i_i_reg_2571_pp0_iter1_reg_reg[0]\ => Sobel_U0_n_38,
      ram_reg(7) => mid_img_data_stream_s_U_n_2,
      ram_reg(6) => mid_img_data_stream_s_U_n_3,
      ram_reg(5) => mid_img_data_stream_s_U_n_4,
      ram_reg(4) => mid_img_data_stream_s_U_n_5,
      ram_reg(3) => mid_img_data_stream_s_U_n_6,
      ram_reg(2) => mid_img_data_stream_s_U_n_7,
      ram_reg(1) => mid_img_data_stream_s_U_n_8,
      ram_reg(0) => mid_img_data_stream_s_U_n_9,
      ram_reg_0(7) => mid_img_data_stream_s_U_n_10,
      ram_reg_0(6) => mid_img_data_stream_s_U_n_11,
      ram_reg_0(5) => mid_img_data_stream_s_U_n_12,
      ram_reg_0(4) => mid_img_data_stream_s_U_n_13,
      ram_reg_0(3) => mid_img_data_stream_s_U_n_14,
      ram_reg_0(2) => mid_img_data_stream_s_U_n_15,
      ram_reg_0(1) => mid_img_data_stream_s_U_n_16,
      ram_reg_0(0) => mid_img_data_stream_s_U_n_17,
      ram_reg_1(7) => mid_img_data_stream_s_U_n_18,
      ram_reg_1(6) => mid_img_data_stream_s_U_n_19,
      ram_reg_1(5) => mid_img_data_stream_s_U_n_20,
      ram_reg_1(4) => mid_img_data_stream_s_U_n_21,
      ram_reg_1(3) => mid_img_data_stream_s_U_n_22,
      ram_reg_1(2) => mid_img_data_stream_s_U_n_23,
      ram_reg_1(1) => mid_img_data_stream_s_U_n_24,
      ram_reg_1(0) => mid_img_data_stream_s_U_n_25,
      ram_reg_2(7) => mid_img_data_stream_s_U_n_26,
      ram_reg_2(6) => mid_img_data_stream_s_U_n_27,
      ram_reg_2(5) => mid_img_data_stream_s_U_n_28,
      ram_reg_2(4) => mid_img_data_stream_s_U_n_29,
      ram_reg_2(3) => mid_img_data_stream_s_U_n_30,
      ram_reg_2(2) => mid_img_data_stream_s_U_n_31,
      ram_reg_2(1) => mid_img_data_stream_s_U_n_32,
      ram_reg_2(0) => mid_img_data_stream_s_U_n_33,
      ram_reg_3(7 downto 0) => \grp_Filter2D_fu_18/k_buf_0_val_7_q0\(7 downto 0),
      ram_reg_4(7 downto 0) => \grp_Filter2D_fu_18/k_buf_0_val_8_q0\(7 downto 0),
      ram_reg_5(7 downto 0) => \grp_Filter2D_fu_18/k_buf_0_val_6_q0\(7 downto 0),
      \tmp_s_reg_2511_reg[0]\ => Sobel_U0_n_39
    );
output_img_data_stre_1_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_9
     port map (
      AXI_video_strm_V_data_V_1_sel_wr038_out => AXI_video_strm_V_data_V_1_sel_wr038_out,
      D(7 downto 0) => tmp_data_V_fu_204_p4(15 downto 8),
      E(0) => Mat2AXIvideo_U0_n_1,
      \SRL_SIG_reg[0][7]\(7) => dup2_data_stream_0_s_U_n_10,
      \SRL_SIG_reg[0][7]\(6) => dup2_data_stream_0_s_U_n_11,
      \SRL_SIG_reg[0][7]\(5) => dup2_data_stream_0_s_U_n_12,
      \SRL_SIG_reg[0][7]\(4) => dup2_data_stream_0_s_U_n_13,
      \SRL_SIG_reg[0][7]\(3) => dup2_data_stream_0_s_U_n_14,
      \SRL_SIG_reg[0][7]\(2) => dup2_data_stream_0_s_U_n_15,
      \SRL_SIG_reg[0][7]\(1) => dup2_data_stream_0_s_U_n_16,
      \SRL_SIG_reg[0][7]\(0) => dup2_data_stream_0_s_U_n_17,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_2,
      output_img_data_stre_1_empty_n => output_img_data_stre_1_empty_n,
      output_img_data_stre_1_full_n => output_img_data_stre_1_full_n
    );
output_img_data_stre_2_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_10
     port map (
      AXI_video_strm_V_data_V_1_sel_wr038_out => AXI_video_strm_V_data_V_1_sel_wr038_out,
      D(7 downto 0) => tmp_data_V_fu_204_p4(23 downto 16),
      E(0) => Mat2AXIvideo_U0_n_1,
      \SRL_SIG_reg[0][7]\(7) => dup3_data_stream_0_s_U_n_10,
      \SRL_SIG_reg[0][7]\(6) => dup3_data_stream_0_s_U_n_11,
      \SRL_SIG_reg[0][7]\(5) => dup3_data_stream_0_s_U_n_12,
      \SRL_SIG_reg[0][7]\(4) => dup3_data_stream_0_s_U_n_13,
      \SRL_SIG_reg[0][7]\(3) => dup3_data_stream_0_s_U_n_14,
      \SRL_SIG_reg[0][7]\(2) => dup3_data_stream_0_s_U_n_15,
      \SRL_SIG_reg[0][7]\(1) => dup3_data_stream_0_s_U_n_16,
      \SRL_SIG_reg[0][7]\(0) => dup3_data_stream_0_s_U_n_17,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_2,
      output_img_data_stre_2_empty_n => output_img_data_stre_2_empty_n,
      output_img_data_stre_2_full_n => output_img_data_stre_2_full_n
    );
output_img_data_stre_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_11
     port map (
      AXI_video_strm_V_data_V_1_sel_wr038_out => AXI_video_strm_V_data_V_1_sel_wr038_out,
      D(7 downto 0) => tmp_data_V_fu_204_p4(7 downto 0),
      E(0) => Mat2AXIvideo_U0_n_1,
      \SRL_SIG_reg[0][7]\(7) => dup3_data_stream_0_s_U_n_2,
      \SRL_SIG_reg[0][7]\(6) => dup3_data_stream_0_s_U_n_3,
      \SRL_SIG_reg[0][7]\(5) => dup3_data_stream_0_s_U_n_4,
      \SRL_SIG_reg[0][7]\(4) => dup3_data_stream_0_s_U_n_5,
      \SRL_SIG_reg[0][7]\(3) => dup3_data_stream_0_s_U_n_6,
      \SRL_SIG_reg[0][7]\(2) => dup3_data_stream_0_s_U_n_7,
      \SRL_SIG_reg[0][7]\(1) => dup3_data_stream_0_s_U_n_8,
      \SRL_SIG_reg[0][7]\(0) => dup3_data_stream_0_s_U_n_9,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_2,
      output_img_data_stre_empty_n => output_img_data_stre_empty_n,
      output_img_data_stre_full_n => output_img_data_stre_full_n
    );
start_for_CvtColokbM_U: entity work.design_1_image_filter_1_0_start_for_CvtColokbM
     port map (
      CO(0) => tmp_i_fu_157_p2,
      Q(0) => Duplicate77_U0_n_2,
      \ap_CS_fsm_reg[0]\ => start_for_CvtColokbM_U_n_3,
      \ap_CS_fsm_reg[0]_0\ => Merge_U0_n_2,
      \ap_CS_fsm_reg[1]\ => CvtColor_U0_n_10,
      \ap_CS_fsm_reg[1]_0\(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      internal_empty_n_reg_0 => start_for_Sobel_U0_U_n_2,
      internal_empty_n_reg_1 => CvtColor_U0_n_9,
      internal_full_n_reg_0 => start_for_Duplicamb6_U_n_3,
      \mOutPtr_reg[0]_0\ => start_for_CvtColokbM_U_n_4,
      start_for_CvtColor_U0_empty_n => start_for_CvtColor_U0_empty_n,
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => CvtColor_U0_n_1
    );
start_for_DuplicalbW_U: entity work.design_1_image_filter_1_0_start_for_DuplicalbW
     port map (
      \ap_CS_fsm_reg[1]\ => Duplicate77_U0_n_1,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => Duplicate77_U0_n_4,
      \mOutPtr_reg[2]\ => start_for_DuplicalbW_U_n_2,
      start_for_Duplicate77_U0_empty_n => start_for_Duplicate77_U0_empty_n,
      start_for_Duplicate77_U0_full_n => start_for_Duplicate77_U0_full_n,
      start_for_Duplicate_U0_full_n => start_for_Duplicate_U0_full_n,
      start_for_Merge_U0_full_n => start_for_Merge_U0_full_n,
      start_for_Sobel_U0_empty_n => start_for_Sobel_U0_empty_n,
      start_once_reg_reg => Sobel_U0_n_32,
      start_once_reg_reg_0 => Duplicate77_U0_n_0
    );
start_for_Duplicamb6_U: entity work.design_1_image_filter_1_0_start_for_Duplicamb6
     port map (
      Q(0) => Duplicate_U0_n_2,
      \ap_CS_fsm_reg[0]\(0) => Mat2AXIvideo_U0_n_3,
      ap_clk => ap_clk,
      ap_idle => start_for_Duplicamb6_U_n_2,
      ap_idle_0 => start_for_Duplicamb6_U_n_3,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => start_for_DuplicalbW_U_n_2,
      internal_empty_n_reg_1 => Duplicate_U0_n_3,
      start_for_Duplicate77_U0_empty_n => start_for_Duplicate77_U0_empty_n,
      start_for_Duplicate_U0_empty_n => start_for_Duplicate_U0_empty_n,
      start_for_Duplicate_U0_full_n => start_for_Duplicate_U0_full_n,
      start_for_Mat2AXIvideo_U0_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
      start_for_Merge_U0_full_n => start_for_Merge_U0_full_n,
      start_once_reg_reg => Duplicate77_U0_n_0
    );
start_for_Mat2AXIncg_U: entity work.design_1_image_filter_1_0_start_for_Mat2AXIncg
     port map (
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => start_for_Merge_U0_U_n_2,
      start_for_Mat2AXIvideo_U0_empty_n => start_for_Mat2AXIvideo_U0_empty_n,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_for_Merge_U0_empty_n => start_for_Merge_U0_empty_n,
      start_once_reg_reg => Merge_U0_n_0,
      \t_V_reg_143_reg[3]\ => \^ap_done\
    );
start_for_Merge_U0_U: entity work.design_1_image_filter_1_0_start_for_Merge_U0
     port map (
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => start_for_DuplicalbW_U_n_2,
      \mOutPtr_reg[1]_0\ => start_for_Merge_U0_U_n_2,
      start_for_Duplicate77_U0_empty_n => start_for_Duplicate77_U0_empty_n,
      start_for_Duplicate_U0_full_n => start_for_Duplicate_U0_full_n,
      start_for_Mat2AXIvideo_U0_full_n => start_for_Mat2AXIvideo_U0_full_n,
      start_for_Merge_U0_empty_n => start_for_Merge_U0_empty_n,
      start_for_Merge_U0_full_n => start_for_Merge_U0_full_n,
      start_once_reg_reg => Duplicate77_U0_n_0,
      start_once_reg_reg_0 => Merge_U0_n_0,
      \t_V_reg_108_reg[2]\ => Merge_U0_n_1
    );
start_for_Sobel_U0_U: entity work.design_1_image_filter_1_0_start_for_Sobel_U0
     port map (
      \ap_CS_fsm_reg[1]\ => Sobel_U0_n_40,
      ap_clk => ap_clk,
      ap_idle => start_for_Sobel_U0_U_n_2,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      start_for_CvtColor_U0_empty_n => start_for_CvtColor_U0_empty_n,
      start_for_Duplicate77_U0_full_n => start_for_Duplicate77_U0_full_n,
      start_for_Sobel_U0_empty_n => start_for_Sobel_U0_empty_n,
      start_for_Sobel_U0_full_n => start_for_Sobel_U0_full_n,
      start_once_reg_reg => CvtColor_U0_n_1,
      start_once_reg_reg_0 => Sobel_U0_n_32
    );
temp_data_stream_0_s_U: entity work.design_1_image_filter_1_0_fifo_w8_d2_A_12
     port map (
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_n => ap_rst_n,
      ce => ce_0,
      ce_0 => ce_1,
      \mOutPtr_reg[1]_0\ => temp_data_stream_0_s_U_n_2,
      \mOutPtr_reg[1]_1\ => temp_data_stream_0_s_U_n_3,
      temp_data_stream_0_s_empty_n => temp_data_stream_0_s_empty_n,
      temp_data_stream_0_s_full_n => temp_data_stream_0_s_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_image_filter_1_0 is
  port (
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_image_filter_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_image_filter_1_0 : entity is "design_1_image_filter_0_0,image_filter,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_image_filter_1_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_image_filter_1_0 : entity is "image_filter,Vivado 2018.1";
end design_1_image_filter_1_0;

architecture STRUCTURE of design_1_image_filter_1_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute x_interface_info of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute x_interface_info of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute x_interface_info of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute x_interface_info of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute x_interface_parameter of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute x_interface_info of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute x_interface_parameter of ap_start : signal is "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute x_interface_info of video_in_TREADY : signal is "xilinx.com:interface:axis:1.0 video_in TREADY";
  attribute x_interface_info of video_in_TVALID : signal is "xilinx.com:interface:axis:1.0 video_in TVALID";
  attribute x_interface_parameter of video_in_TVALID : signal is "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute x_interface_info of video_out_TREADY : signal is "xilinx.com:interface:axis:1.0 video_out TREADY";
  attribute x_interface_info of video_out_TVALID : signal is "xilinx.com:interface:axis:1.0 video_out TVALID";
  attribute x_interface_parameter of video_out_TVALID : signal is "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute x_interface_info of video_in_TDATA : signal is "xilinx.com:interface:axis:1.0 video_in TDATA";
  attribute x_interface_info of video_in_TDEST : signal is "xilinx.com:interface:axis:1.0 video_in TDEST";
  attribute x_interface_info of video_in_TID : signal is "xilinx.com:interface:axis:1.0 video_in TID";
  attribute x_interface_info of video_in_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_in TKEEP";
  attribute x_interface_info of video_in_TLAST : signal is "xilinx.com:interface:axis:1.0 video_in TLAST";
  attribute x_interface_info of video_in_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_in TSTRB";
  attribute x_interface_info of video_in_TUSER : signal is "xilinx.com:interface:axis:1.0 video_in TUSER";
  attribute x_interface_info of video_out_TDATA : signal is "xilinx.com:interface:axis:1.0 video_out TDATA";
  attribute x_interface_info of video_out_TDEST : signal is "xilinx.com:interface:axis:1.0 video_out TDEST";
  attribute x_interface_info of video_out_TID : signal is "xilinx.com:interface:axis:1.0 video_out TID";
  attribute x_interface_info of video_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 video_out TKEEP";
  attribute x_interface_info of video_out_TLAST : signal is "xilinx.com:interface:axis:1.0 video_out TLAST";
  attribute x_interface_info of video_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 video_out TSTRB";
  attribute x_interface_info of video_out_TUSER : signal is "xilinx.com:interface:axis:1.0 video_out TUSER";
begin
U0: entity work.design_1_image_filter_1_0_image_filter
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      video_in_TDATA(23 downto 0) => video_in_TDATA(23 downto 0),
      video_in_TDEST(0) => video_in_TDEST(0),
      video_in_TID(0) => video_in_TID(0),
      video_in_TKEEP(2 downto 0) => video_in_TKEEP(2 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TSTRB(2 downto 0) => video_in_TSTRB(2 downto 0),
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID,
      video_out_TDATA(23 downto 0) => video_out_TDATA(23 downto 0),
      video_out_TDEST(0) => video_out_TDEST(0),
      video_out_TID(0) => video_out_TID(0),
      video_out_TKEEP(2 downto 0) => video_out_TKEEP(2 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TSTRB(2 downto 0) => video_out_TSTRB(2 downto 0),
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
end STRUCTURE;
