Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Sep 30 10:23:15 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab6_3_control_sets_placed.rpt
| Design       : Lab6_3
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------------+------------------+----------------+
|  UUT1/inst/clk_out1 |               |                        |                1 |              1 |
|  clk_IBUF           | Q_i_1_n_0     | rst_IBUF               |                1 |              1 |
|  UUT1/inst/clk_out1 |               | DUT1/count[31]_i_1_n_0 |                9 |             32 |
+---------------------+---------------+------------------------+------------------+----------------+


