/* SPDX-License-Identifier: GPL-2.0-only */
/*
 *  Copyright (C) 2024 NVIDIA CORPORATION.  All rights reserved.
 */

#ifndef LINUX_TEGRA264_BWMGR_H
#define LINUX_TEGRA264_BWMGR_H

/**
 * @file
 * @defgroup bpmp_bwmgr_ids BWMGR ID's
 * @{
 */
#define TEGRA264_BWMGR_ICC_PRIMARY			1U
#define TEGRA264_BWMGR_DEBUG				2U
#define TEGRA264_BWMGR_CPU_CLUSTER0			3U
#define TEGRA264_BWMGR_CPU_CLUSTER1			4U
#define TEGRA264_BWMGR_CPU_CLUSTER2			5U
#define TEGRA264_BWMGR_CPU_CLUSTER3			6U
#define TEGRA264_BWMGR_CPU_CLUSTER4			7U
#define TEGRA264_BWMGR_CPU_CLUSTER5			8U
#define TEGRA264_BWMGR_CPU_CLUSTER6			9U
#define TEGRA264_BWMGR_CACTMON				10U
#define TEGRA264_BWMGR_DISPLAY				11U
#define TEGRA264_BWMGR_VI				12U
#define TEGRA264_BWMGR_APE				13U
#define TEGRA264_BWMGR_VIFAL				14U
#define TEGRA264_BWMGR_GPU				15U
#define TEGRA264_BWMGR_EQOS				16U
#define TEGRA264_BWMGR_PCIE_0				17U
#define TEGRA264_BWMGR_PCIE_1				18U
#define TEGRA264_BWMGR_PCIE_2				19U
#define TEGRA264_BWMGR_PCIE_3				20U
#define TEGRA264_BWMGR_PCIE_4				21U
#define TEGRA264_BWMGR_PCIE_5				22U
#define TEGRA264_BWMGR_SDMMC_1				23U
#define TEGRA264_BWMGR_SDMMC_2				24U
#define TEGRA264_BWMGR_NVDEC				25U
#define TEGRA264_BWMGR_NVENC				26U
#define TEGRA264_BWMGR_NVJPG_0				27U
#define TEGRA264_BWMGR_NVJPG_1				28U
#define TEGRA264_BWMGR_OFAA				29U
#define TEGRA264_BWMGR_XUSB_HOST			30U
#define TEGRA264_BWMGR_XUSB_DEV				31U
#define TEGRA264_BWMGR_TSEC				32U
#define TEGRA264_BWMGR_VIC				33U
#define TEGRA264_BWMGR_APEDMA				34U
#define TEGRA264_BWMGR_SE				35U
#define TEGRA264_BWMGR_ISP				36U
#define TEGRA264_BWMGR_HDA				37U
#define TEGRA264_BWMGR_VI2FAL				38U
#define TEGRA264_BWMGR_VI2				39U
#define TEGRA264_BWMGR_RCE				40U
#define TEGRA264_BWMGR_PVA				41U

#define TEGRA264_BWMGR_NVPMODEL				42U
#define TEGRA264_ICC_MAX_ID				TEGRA264_BWMGR_NVPMODEL
/** @} */

#endif
