<module name="ISS_TCTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="TCTRL_REVISION" acronym="TCTRL_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="TCTRL_SYSCONFIG" acronym="TCTRL_SYSCONFIG" offset="0x4" width="32" description="OCP-SOCKET SYSTEM CONFIGURATION REGISTER">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT_RESET" width="1" begin="1" end="1" resetval="0" description="Software reset. Set the bit to 1 to trigger the module reset. The bit is automatically reset be the hardware. During reads return 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOFT_RESET_0" description="Normal mode."/>
      <bitenum value="1" id="1" token="SOFT_RESET_1" description="The module is reset."/>
    </bitfield>
    <bitfield id="AUTO_IDLE" width="1" begin="0" end="0" resetval="1" description="Internal OCP and functional clock gating strategy" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTO_IDLE_0" description="OCP and functional clocks are free-running"/>
      <bitenum value="1" id="1" token="AUTO_IDLE_1" description="Automatic clock gating strategy is applied, based on the OCP interface activity for interface clock and on the functional activity for functional clocks."/>
    </bitfield>
  </register>
  <register id="TCTRL_SYSSTATUS" acronym="TCTRL_SYSSTATUS" offset="0x8" width="32" description="OCP-SOCKET SYSTEM STATUS REGISTER">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESET_DONE" width="1" begin="0" end="0" resetval="0" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="1" id="1" token="RESET_DONE_1_r" description="Reset completed."/>
      <bitenum value="0" id="0" token="RESET_DONE_0_r" description="Internal module reset is ongoing."/>
    </bitfield>
  </register>
  <register id="TCTRL_STRB_LENGTH" acronym="TCTRL_STRB_LENGTH" offset="0x10" width="32" description="TIMING CONTROL - STROBE LENGTH REGISTER This register is used by the TIMING CTRL module to generate the STROBE signal.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LENGTH" width="24" begin="23" end="0" resetval="0x000000" description="Sets the length of the CAM_STROBE signal assertion in cycles of the CNTCLK clock. The CNTCLK frequency is generated with theTCTRL_CTRL.DIVC bit field. After signal assertion, the TCTRL_CTRL.STRBEN bit is automatically cleared. The possible values are 0 to 2-1 cycles." range="" rwaccess="RW"/>
  </register>
  <register id="TCTRL_PSTRB_LENGTH" acronym="TCTRL_PSTRB_LENGTH" offset="0x14" width="32" description="TIMING CONTROL - PRESTROBE LENGTH REGISTER This register is used by the TIMING CTRL module to generate the PRESTROBE signal.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LENGTH" width="24" begin="23" end="0" resetval="0x000000" description="Sets the length of the CAM_PRESTROBE signal assertion in cycles of the CNTCLK clock. The CNTCLK frequency is generated with theTCTRL_CTRL.DIVC bit field. After signal assertion, the TCTRL_CTRL.PSTRBEN bit is automatically cleared. The possible values are 0 to 2-1 cycles." range="" rwaccess="RW"/>
  </register>
  <register id="TCTRL_SHUT_LENGTH" acronym="TCTRL_SHUT_LENGTH" offset="0x18" width="32" description="TIMING CONTROL - SHUTTER LENGTH REGISTER This register is used by the TIMING CTRL module to generate the SHUTTER signal.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LENGTH" width="24" begin="23" end="0" resetval="0x000000" description="Sets the length of the CAM_SHUTTER signal assertion in cycles of the CNTCLK clock. The CNTCLK frequency is generated with theTCTRL_CTRL.DIVC bit field. After signal assertion, the TCTRL_CTRL.SHUTEN bit is automatically cleared. The possible values are 0 to 2-1 cycles." range="" rwaccess="RW"/>
  </register>
  <register id="TCTRL_GRESET_LENGTH" acronym="TCTRL_GRESET_LENGTH" offset="0x1C" width="32" description="TIMING CONTROL - GLOBAL SHUTTER LENGTH REGISTER This register is used by the TIMING CTRL module to generate the CAM.GRESET signal.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LENGTH" width="24" begin="23" end="0" resetval="0x000000" description="Sets the length of the CAM_GLOBAL_RESET signal assertion in cycles of the CNTCLK clock. The CNTCLK frequency is generated with the TCTRL_CTRL.DIVC bit field. After signal assertion, the TCTRL_CTRL.GRESETEN bit is automatically cleared. The possible values are 0 to 2-1 cycles. The polarity of the CAM_GLOBAL_RESET signal is set by the TCTRL_CTRL.GRESETPOL bit." range="" rwaccess="RW"/>
  </register>
  <register id="TCTRL_STRB_DELAY" acronym="TCTRL_STRB_DELAY" offset="0x20" width="32" description="TIMING CONTROL - STROBE DELAY REGISTER This register is used by the TIMING CTRL module to generate the STROBE signal.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DELAY" width="25" begin="24" end="0" resetval="0x0000000" description="Sets the delay for the CAM_STROBE signal assertion in cycles of the CNTCLK clock. The CNTCLK frequency is generated with theTCTRL_CTRL.DIVC bit field. The possible values are 0 to 2-1 cycles." range="" rwaccess="RW"/>
  </register>
  <register id="TCTRL_PSTRB_DELAY" acronym="TCTRL_PSTRB_DELAY" offset="0x24" width="32" description="TIMING CONTROL - PRE STROBE DELAY REGISTER This register is used by the TIMING CTRL module to generate the PRESTROBE signal.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DELAY" width="25" begin="24" end="0" resetval="0x0000000" description="Sets the delay for the CAM_PSTROBE signal assertion in cycles of the CNTCLK clock. The CNTCLK frequency is generated with theTCTRL_CTRL.DIVC bit field. The possible values are 0 to 2-1 cycles." range="" rwaccess="RW"/>
  </register>
  <register id="TCTRL_SHUT_DELAY" acronym="TCTRL_SHUT_DELAY" offset="0x28" width="32" description="TIMING CONTROL - SHUTTER DELAY REGISTER This register is used by the TIMING CTRL module to generate the SHUTTER signal.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="DELAY" width="25" begin="24" end="0" resetval="0x0000000" description="Sets the delay for the CAM_SHUTTER signal assertion in cycles of the CNTCLK clock. The CNTCLK frequency is generated with theTCTRL_CTRL.DIVC bit field. The possible values are 0 to 2-1 cycles." range="" rwaccess="RW"/>
  </register>
  <register id="TCTRL_CTRL" acronym="TCTRL_CTRL" offset="0x30" width="32" description="TIMING CONTROL - CONTROL REGISTER">
    <bitfield id="GRESETDIR" width="1" begin="31" end="31" resetval="0" description="Sets the direction of the GLOBAL_RESET signal. 0x0: INPUT &#8211; GLOBAL_RESET is an input to the TIMING CONTROL module. GLOBAL_RESET is externally generated. 0x1: OUTPUT &#8211; GLOBAL_RESET is an output of the TIMING CONTROL module. GLOBAL_RESET is internally generated. If GRESETEN is set to 1, the internally generated GLOBAL_RESET will trigger the generation of the PRESTROBE, STROBE and SHUTTER signals. The frame counters are ignored." range="" rwaccess="RW"/>
    <bitfield id="GRESETPOL" width="1" begin="30" end="30" resetval="0" description="Sets the polarity of the global reset signal: CAM_GLOBAL_RESET. It applies whatever the direction of the GLOBAL_RESET signal: input or output. 0x0: active high 0x1: active low" range="" rwaccess="RW"/>
    <bitfield id="GRESETEN" width="1" begin="29" end="29" resetval="0" description="Triggers the generation of the CAM_GLOBAL_RESET signal. The signal is asserted immediately. If enabled, the CAM_GLOBAL_RESET signal will be asserted forTCTRL_GRESET_LENGTH cycles. After the signal assertion, the enable bit is automatically cleared to 0. The polarity of the GLOBAL_RESET signal is set with TCTRL_CTRL.GRESETPOL. Enabling this bit triggers the generation of the CAM_SHUTTER and CAM_STROBE signals (if previously enabled). The frame counters shall be set to 0 when this bit is set to 1 and GRESETDIR is set a OUTPUT." range="" rwaccess="RW"/>
    <bitfield id="INSEL" width="2" begin="28" end="27" resetval="0x0" description="Sets the mode that will trigger the SHUTTER, PRESTROBE and STROBE signals." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="INSEL_0" description="Synchronization event from camera 0"/>
      <bitenum value="1" id="1" token="INSEL_1" description="Synchronization event from camera 1"/>
      <bitenum value="3" id="3" token="INSEL_3" description="GRESET &#8211; The CAM_GLOBAL_RESET input signal will trigger the SHUTTER, PRESTROBE and STROBE signals. In this mode, there are no frame counters. The delay counters start decrementing as soon as the GLOBAL_RESET signal is asserted. The polarity of the GLOBAL_RESET signal is set with .GRESETPOL."/>
      <bitenum value="2" id="2" token="INSEL_2" description="Synchronization event from camera 2"/>
    </bitfield>
    <bitfield id="STRBPSTRBPOL" width="1" begin="26" end="26" resetval="0" description="Sets the polarity of the strobe and prestrobe signals." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="STRBPSTRBPOL_0" description="Active high"/>
      <bitenum value="1" id="1" token="STRBPSTRBPOL_1" description="Active low"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SHUTPOL" width="1" begin="24" end="24" resetval="0" description="Sets the polarity of the mechanical shutter signal: CAM_SHUTTER" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SHUTPOL_0" description="Active high"/>
      <bitenum value="1" id="1" token="SHUTPOL_1" description="Active low"/>
    </bitfield>
    <bitfield id="STRBEN" width="1" begin="23" end="23" resetval="0" description="Flash strobe signal enable. If enabled, the STROBE signal will be asserted afterTCTRL_FRAME.STRB frames have been received and a delay of TCTRL_STRB_DELAY cycles have passed. The STROBE signal is asserted for TCTRL_STRB_LENGTH cycles. After the signal assertion, the enable bit is automatically cleared to 0. This signal shall not be disabled by software." range="" rwaccess="RW"/>
    <bitfield id="PSTRBEN" width="1" begin="22" end="22" resetval="0" description="Flash prestrobe signal enable. If enabled, the PRESTROBE signal will be asserted afterTCTRL_FRAME.PSTRB frames have been received and a delay of TCTRL_PSTRB_DELAY cycles have passed. The PRESTROBE signal is asserted for TCTRL_PSTRB_LENGTH cycles. After the signal assertion, the enable bit is automatically cleared to 0. This signal shall not be disabled by software." range="" rwaccess="RW"/>
    <bitfield id="SHUTEN" width="1" begin="21" end="21" resetval="0" description="Mechanical shutter signal enable. If enabled, the SHUTTER signal will be asserted afterTCTRL_FRAME.SHUT frames have been received and a delay of TCTRL_SHUT_DELAY cycles have passed. The SHUTTER signal is asserted for TCTRL_SHUT_LENGTH cycles. After the signal assertion, the enable bit is automatically cleared to 0. This signal shall not be disabled by software." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DIVC" width="9" begin="18" end="10" resetval="0x000" description="Sets the clock divisor value for the CNTCLK clock generation based on the CLK input clock. CNTCLK is an internal clock used by the TIMING CTRL module counters. Usually, CNTCLK = CLK / DIVC, except for some particular values shown hereafter." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DIVC_0" description="No clock. CNTCLK is gated."/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x000" description="" range="" rwaccess="R"/>
  </register>
  <register id="TCTRL_PSTRB_REPLAY" acronym="TCTRL_PSTRB_REPLAY" offset="0x34" width="32" description="TIMING CONTROL - PRESTROBE REPLAY REGISTER This register is used by the TIMING CTRL module to generate the prestrobe signal.">
    <bitfield id="COUNTER" width="7" begin="31" end="25" resetval="0x00" description="Sets the number of PRESTROBE pulses after the original pulse. If this bit is set to 0, the PRESTROBE signal behavior is only controlled by TCTRL_FRAME.STRB, TCTRL_PSTRB_DELAY, and TCTRL_PSTRB_LENGTH. If TCTRL_PSTRB_LENGTH=0, there is no replay. This bit is useful when one wants to enable red-eye removal." range="" rwaccess="RW"/>
    <bitfield id="DELAY" width="25" begin="24" end="0" resetval="0x0000000" description="Sets the delay for the PRESTROBE signal reassertion in cycles of the CNTCLK clock. The CNTCLK frequency is generated with theTCTRL_CTRL.DIVC bit field. The possible values are 0 to 2-1 cycles. If TCTRL_PSTRB_LENGTH=0, there is no replay. This bit field shall not be set to 0 if the COUNTER is set to a value different of 0. This bit is useful when one wants to enable red-eye removal." range="" rwaccess="RW"/>
  </register>
  <register id="TCTRL_FRAME" acronym="TCTRL_FRAME" offset="0x38" width="32" description="TIMING CONTROL - FRAME REGISTER This register is used by the TIMING CTRL module to generate the SHUTTER, PRESTROBE, and STROBE signals.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STRB" width="6" begin="17" end="12" resetval="0x00" description="Frame counter for the STROBE signal generation. From 0 to 63 frames. This bit field is ignored if TCTRL.INSEL=GRESET." range="" rwaccess="RW"/>
    <bitfield id="PSTRB" width="6" begin="11" end="6" resetval="0x00" description="Frame counter for the PRESTROBE signal generation. From 0 to 63 frames. This bit field is ignored if TCTRL.INSEL=GRESET." range="" rwaccess="RW"/>
    <bitfield id="SHUT" width="6" begin="5" end="0" resetval="0x00" description="Frame counter for the SHUTTER signal generation. From 0 to 63 frames. This bit field is ignored if TCTRL.INSEL=GRESET." range="" rwaccess="RW"/>
  </register>
</module>
