   1              	 .cpu cortex-m4
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "sysclk.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
  16              	 .align 2
  19              	cpu_irq_critical_section_counter:
  20 0000 00000000 	 .space 4
  21              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
  24              	cpu_irq_prev_interrupt_state:
  25 0000 00       	 .space 1
  26              	 .text
  27              	 .align 1
  28              	 .syntax unified
  29              	 .thumb
  30              	 .thumb_func
  31              	 .fpu softvfp
  33              	cpu_irq_save:
  34              	.LFB112:
  35              	 .file 1 "../../../platform/common/utils/interrupt/interrupt_sam_nvic.h"
   1:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
   2:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \file
   3:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
   4:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \brief Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based)
   5:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
   6:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * Copyright (c) 2012-2013 Atmel Corporation. All rights reserved.
   7:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
   8:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \asf_license_start
   9:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  10:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \page License
  11:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  12:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  15:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  18:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  22:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  25:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  28:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  40:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \asf_license_stop
  41:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  42:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  43:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  44:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #ifndef UTILS_INTERRUPT_INTERRUPT_H
  45:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #define UTILS_INTERRUPT_INTERRUPT_H
  46:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  47:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #include <compiler.h>
  48:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #include <parts.h>
  49:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  50:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  51:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \weakgroup interrupt_group
  52:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  53:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * @{
  54:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  55:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  56:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  57:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \name Interrupt Service Routine definition
  58:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  59:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * @{
  60:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  61:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  62:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  63:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \brief Define service routine
  64:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  65:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \note For NVIC devices the interrupt service routines are predefined to
  66:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *       add to vector table in binary generation, so there is no service
  67:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *       register at run time. The routine collections are in exceptions.h.
  68:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  69:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * Usage:
  70:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \code
  71:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * ISR(foo_irq_handler)
  72:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * {
  73:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *      // Function definition
  74:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *      ...
  75:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * }
  76:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \endcode
  77:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  78:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \param func Name for the function.
  79:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  80:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define ISR(func)   \
  81:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	void func (void)
  82:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  83:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  84:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \brief Initialize interrupt vectors
  85:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  86:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * For NVIC the interrupt vectors are put in vector table. So nothing
  87:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * to do to initialize them, except defined the vector function with
  88:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * right name.
  89:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  90:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * This must be called prior to \ref irq_register_handler.
  91:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
  92:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define irq_initialize_vectors()   \
  93:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	do {                             \
  94:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	} while(0)
  95:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
  96:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** /**
  97:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \brief Register handler for interrupt
  98:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
  99:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * For NVIC the interrupt vectors are put in vector table. So nothing
 100:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * to do to register them, except defined the vector function with
 101:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * right name.
 102:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
 103:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * Usage:
 104:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \code
 105:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * irq_initialize_vectors();
 106:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * irq_register_handler(foo_irq_handler);
 107:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \endcode
 108:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *
 109:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \note The function \a func must be defined with the \ref ISR macro.
 110:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  * \note The functions prototypes can be found in the device exception header
 111:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  *       files (exceptions.h).
 112:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h ****  */
 113:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define irq_register_handler(int_num, int_prio)                      \
 114:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	NVIC_ClearPendingIRQ(    (IRQn_Type)int_num);                      \
 115:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	NVIC_SetPriority(    (IRQn_Type)int_num, int_prio);                \
 116:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	NVIC_EnableIRQ(      (IRQn_Type)int_num);                          \
 117:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 118:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** //@}
 119:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 120:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define cpu_irq_enable()                     \
 121:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	do {                                       \
 122:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		g_interrupt_enabled = true;            \
 123:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		__DMB();                               \
 124:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		__enable_irq();                        \
 125:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	} while (0)
 126:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #  define cpu_irq_disable()                    \
 127:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	do {                                       \
 128:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		__disable_irq();                       \
 129:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		__DMB();                               \
 130:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		g_interrupt_enabled = false;           \
 131:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	} while (0)
 132:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 133:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** typedef uint32_t irqflags_t;
 134:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 135:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #if !defined(__DOXYGEN__)
 136:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** extern volatile bool g_interrupt_enabled;
 137:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #endif
 138:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 139:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** #define cpu_irq_is_enabled()    (__get_PRIMASK() == 0)
 140:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 141:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static volatile uint32_t cpu_irq_critical_section_counter;
 142:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static volatile bool     cpu_irq_prev_interrupt_state;
 143:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 144:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static inline irqflags_t cpu_irq_save(void)
 145:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** {
  36              	 .loc 1 145 0
  37              	 .cfi_startproc
  38              	 
  39              	 
  40              	 
  41 0000 80B4     	 push {r7}
  42              	.LCFI0:
  43              	 .cfi_def_cfa_offset 4
  44              	 .cfi_offset 7,-4
  45 0002 83B0     	 sub sp,sp,#12
  46              	.LCFI1:
  47              	 .cfi_def_cfa_offset 16
  48 0004 00AF     	 add r7,sp,#0
  49              	.LCFI2:
  50              	 .cfi_def_cfa_register 7
  51              	.LBB14:
  52              	.LBB15:
  53              	 .file 2 "../../../platform/thirdparty/CMSIS/include/core_cmFunc.h"
   1:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /**************************************************************************//**
   2:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @version  V3.00
   5:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @date     19. January 2012
   6:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
   7:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @note
   8:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  10:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @par
  11:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * within development tools that are supporting such ARM based processors. 
  14:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  15:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * @par
  16:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  *
  22:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  ******************************************************************************/
  23:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  24:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  25:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __CORE_CMFUNC_H
  26:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  27:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  28:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface   
  29:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  30:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   @{
  31:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  32:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  33:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  34:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* ARM armcc specific functions */
  35:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  36:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  37:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  38:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
  39:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  40:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  41:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  42:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  43:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Control Register
  44:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  45:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the Control Register.
  46:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  47:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Control Register value
  48:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  49:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  50:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  51:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  52:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regControl);
  53:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  54:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  55:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  56:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Control Register
  57:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  58:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function writes the given value to the Control Register.
  59:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  60:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  61:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  62:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  63:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  64:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  65:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regControl = control;
  66:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  67:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  68:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  69:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get IPSR Register
  70:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  71:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  72:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  73:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               IPSR Register value
  74:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  75:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  76:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  77:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  78:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regIPSR);
  79:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  80:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  81:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  82:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get APSR Register
  83:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  84:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the APSR Register.
  85:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  86:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               APSR Register value
  87:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
  88:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
  89:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
  90:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
  91:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regAPSR);
  92:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  93:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  94:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  95:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get xPSR Register
  96:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  97:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the xPSR Register.
  98:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
  99:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               xPSR Register value
 100:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 101:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 102:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 103:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 104:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regXPSR);
 105:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 106:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 107:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 108:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 109:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 110:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 111:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 112:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               PSP Register value
 113:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 114:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 115:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 116:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 117:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regProcessStackPointer);
 118:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 119:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 120:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 121:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 122:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 123:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 124:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 125:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 126:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 127:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 128:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 129:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 130:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 131:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 132:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 133:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 134:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 135:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 136:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 137:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 138:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               MSP Register value
 139:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 140:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 141:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 142:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 143:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regMainStackPointer);
 144:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 145:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 146:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 147:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 148:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 149:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 150:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 151:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 152:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 153:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 154:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 155:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 156:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 157:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 158:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 159:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 160:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Priority Mask
 161:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 162:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 163:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 164:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Priority Mask value
 165:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 166:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 167:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 168:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 169:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regPriMask);
 170:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 171:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 172:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 173:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Priority Mask
 174:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 175:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 176:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 177:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 178:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 179:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 180:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 181:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 182:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regPriMask = (priMask);
 183:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 184:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 185:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 186:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03)
 187:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 188:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Enable FIQ
 189:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 190:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 191:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 192:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 193:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 194:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 195:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 196:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Disable FIQ
 197:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 198:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 199:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 200:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 201:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 202:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 203:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 204:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Base Priority
 205:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 206:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 207:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 208:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Base Priority register value
 209:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 210:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 211:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 212:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 213:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regBasePri);
 214:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 215:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 216:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 217:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Base Priority
 218:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 219:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 220:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 221:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 222:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 223:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 224:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 225:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 226:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 227:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 228:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 229:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 230:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Fault Mask
 231:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 232:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 233:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 234:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Fault Mask register value
 235:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 236:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 237:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 238:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 239:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regFaultMask);
 240:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 241:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 242:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 243:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Fault Mask
 244:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 245:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 246:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 247:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 248:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 249:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 250:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 251:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 252:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 253:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 254:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 255:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) */
 256:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 257:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 258:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if       (__CORTEX_M == 0x04)
 259:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 260:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get FPSCR
 261:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 262:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 263:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 264:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 265:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 266:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 267:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 268:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 269:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 270:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(__regfpscr);
 271:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #else
 272:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****    return(0);
 273:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
 274:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 275:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 276:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 277:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set FPSCR
 278:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 279:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 280:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 281:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 282:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 283:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 284:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 285:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 286:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 287:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __regfpscr = (fpscr);
 288:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif
 289:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 290:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 291:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) */
 292:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 293:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 294:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 295:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* IAR iccarm specific functions */
 296:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 297:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #include <cmsis_iar.h>
 298:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 299:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 300:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 301:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* TI CCS specific functions */
 302:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 303:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #include <cmsis_ccs.h>
 304:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 305:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 306:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 307:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /* GNU gcc specific functions */
 308:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 309:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 310:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 311:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 312:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 313:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 314:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 315:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 316:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("cpsie i");
 317:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 318:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 319:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 320:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 321:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 322:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 323:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 324:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 325:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 326:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 327:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("cpsid i");
 328:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 329:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 330:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 331:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Control Register
 332:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 333:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the Control Register.
 334:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 335:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Control Register value
 336:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 337:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
 338:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 339:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 340:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 341:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 342:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 343:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 344:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 345:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 346:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Control Register
 347:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 348:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function writes the given value to the Control Register.
 349:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 350:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    control  Control Register value to set
 351:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 352:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 353:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 354:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 355:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 356:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 357:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 358:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get IPSR Register
 359:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 360:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the IPSR Register.
 361:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 362:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               IPSR Register value
 363:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 364:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 365:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 366:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 367:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 368:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 369:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 370:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 371:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 372:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 373:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get APSR Register
 374:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 375:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the APSR Register.
 376:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 377:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               APSR Register value
 378:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 379:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 380:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 381:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 382:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 383:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 384:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 385:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 386:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 387:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 388:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get xPSR Register
 389:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 390:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 391:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 392:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               xPSR Register value
 393:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 394:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 395:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 396:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 397:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 398:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 399:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 400:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 401:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 402:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 403:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 404:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 405:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 406:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 407:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               PSP Register value
 408:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 409:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 410:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 411:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t result;
 412:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 413:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 414:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 415:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 416:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 417:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 418:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 419:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 420:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 421:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 422:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 423:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 424:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 425:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 426:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) );
 427:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 428:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 429:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 430:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 431:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 432:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 433:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 434:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               MSP Register value
 435:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 436:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 437:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 438:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   register uint32_t result;
 439:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 440:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 441:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
 442:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 443:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  
 444:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 445:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 446:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 447:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 448:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 449:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 450:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 451:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 452:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 453:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
 454:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 455:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 456:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 457:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** /** \brief  Get Priority Mask
 458:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 459:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 460:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 461:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****     \return               Priority Mask value
 462:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****  */
 463:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 464:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** {
 465:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   uint32_t result;
 466:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** 
 467:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
  54              	 .loc 2 467 0
  55              	 .syntax unified
  56              	
  57 0006 EFF31083 	 MRS r3,primask
  58              	
  59              	 .thumb
  60              	 .syntax unified
  61 000a 3B60     	 str r3,[r7]
 468:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h ****   return(result);
  62              	 .loc 2 468 0
  63 000c 3B68     	 ldr r3,[r7]
  64              	.LBE15:
  65              	.LBE14:
 146:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	irqflags_t flags = cpu_irq_is_enabled();
  66              	 .loc 1 146 0
  67 000e 002B     	 cmp r3,#0
  68 0010 0CBF     	 ite eq
  69 0012 0123     	 moveq r3,#1
  70 0014 0023     	 movne r3,#0
  71 0016 DBB2     	 uxtb r3,r3
  72 0018 7B60     	 str r3,[r7,#4]
  73              	.LBB16:
  74              	.LBB17:
 327:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
  75              	 .loc 2 327 0
  76              	 .syntax unified
  77              	
  78 001a 72B6     	 cpsid i
  79              	
  80              	 .thumb
  81              	 .syntax unified
  82              	.LBE17:
  83              	.LBE16:
  84              	.LBB18:
  85              	.LBB19:
  86              	 .file 3 "../../../platform/thirdparty/CMSIS/include/core_cmInstr.h"
   1:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /**************************************************************************//**
   2:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @version  V3.00
   5:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @date     07. February 2012
   6:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
   7:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @note
   8:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  10:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @par
  11:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  15:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * @par
  16:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  *
  22:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  ******************************************************************************/
  23:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  24:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  27:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  28:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   Access to dedicated instructions
  31:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   @{
  32:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** */
  33:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  34:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  37:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #endif
  40:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  41:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  42:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  No Operation
  43:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  44:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  46:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __NOP                             __nop
  47:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  48:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  49:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  51:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     until one of a number of events occurs.
  53:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  54:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __WFI                             __wfi
  55:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  56:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  57:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Event
  58:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  59:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  62:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __WFE                             __wfe
  63:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  64:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  65:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Send Event
  66:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  67:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  69:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __SEV                             __sev
  70:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  71:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  72:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  74:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  78:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  80:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  81:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  83:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  86:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  88:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  89:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  91:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
  94:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  96:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  97:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
  99:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 101:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 103:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 104:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __REV                             __rev
 105:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 106:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 107:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 109:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 111:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 113:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 114:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 116:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   rev16 r0, r0
 117:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   bx lr
 118:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 119:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 120:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 121:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 123:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 125:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 127:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 128:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 130:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   revsh r0, r0
 131:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   bx lr
 132:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 133:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 134:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 135:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 137:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 139:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Rotated value
 142:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 143:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __ROR                             __ror
 144:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 145:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 146:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 148:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 150:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 152:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return               Reversed value
 154:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 155:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __RBIT                            __rbit
 156:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 157:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 158:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 160:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 162:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 165:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 167:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 168:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 170:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 172:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 175:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 177:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 178:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 180:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 182:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 185:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 187:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 188:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 190:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 192:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 193:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 195:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 196:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 197:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 199:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 200:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 202:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 204:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 205:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 207:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 208:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 209:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 211:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 212:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 214:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 216:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to store
 217:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          0  Function succeeded
 219:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return          1  Function failed
 220:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 221:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 223:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 224:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 226:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 228:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 229:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CLREX                           __clrex
 230:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 231:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 232:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Signed Saturate
 233:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 234:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function saturates a signed value.
 235:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 236:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             Saturated value
 239:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 240:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __SSAT                            __ssat
 241:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 242:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 243:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 245:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function saturates an unsigned value.
 246:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 247:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             Saturated value
 250:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 251:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __USAT                            __usat
 252:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 253:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 254:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Count leading zeros
 255:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 256:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 258:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     \return             number of leading zeros in value
 260:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 261:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #define __CLZ                             __clz
 262:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 263:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 265:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 266:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 267:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 270:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #include <cmsis_iar.h>
 271:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 272:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 273:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* TI CCS specific functions */
 275:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 276:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 278:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 279:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /* GNU gcc specific functions */
 281:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 282:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  No Operation
 283:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 284:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 286:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 288:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("nop");
 289:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 290:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 291:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 292:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 294:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     until one of a number of events occurs.
 296:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 297:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 298:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 299:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("wfi");
 300:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 301:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 302:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 303:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Wait For Event
 304:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 305:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 308:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 309:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 310:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("wfe");
 311:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 312:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 313:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 314:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Send Event
 315:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 316:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 318:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 319:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 320:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("sev");
 321:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 322:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 323:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 324:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 325:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 326:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 327:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 328:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     memory, after the instruction has been completed.
 329:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 330:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 331:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 332:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("isb");
 333:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 334:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 335:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 336:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 337:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 338:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 339:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 340:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 341:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 342:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 343:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("dsb");
 344:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** }
 345:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 346:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 347:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 348:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** 
 349:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 350:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 351:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****  */
 352:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
 353:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h **** {
 354:../../../platform/thirdparty/CMSIS/include/core_cmInstr.h ****   __ASM volatile ("dmb");
  87              	 .loc 3 354 0
  88              	 .syntax unified
  89              	
  90 001c BFF35F8F 	 dmb
  91              	
  92              	 .thumb
  93              	 .syntax unified
  94              	.LBE19:
  95              	.LBE18:
 147:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	cpu_irq_disable();
  96              	 .loc 1 147 0
  97 0020 044B     	 ldr r3,.L4
  98 0022 0022     	 movs r2,#0
  99 0024 1A70     	 strb r2,[r3]
 148:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	return flags;
 100              	 .loc 1 148 0
 101 0026 7B68     	 ldr r3,[r7,#4]
 149:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** }
 102              	 .loc 1 149 0
 103 0028 1846     	 mov r0,r3
 104 002a 0C37     	 adds r7,r7,#12
 105              	.LCFI3:
 106              	 .cfi_def_cfa_offset 4
 107 002c BD46     	 mov sp,r7
 108              	.LCFI4:
 109              	 .cfi_def_cfa_register 13
 110              	 
 111 002e 80BC     	 pop {r7}
 112              	.LCFI5:
 113              	 .cfi_restore 7
 114              	 .cfi_def_cfa_offset 0
 115 0030 7047     	 bx lr
 116              	.L5:
 117 0032 00BF     	 .align 2
 118              	.L4:
 119 0034 00000000 	 .word g_interrupt_enabled
 120              	 .cfi_endproc
 121              	.LFE112:
 123              	 .align 1
 124              	 .syntax unified
 125              	 .thumb
 126              	 .thumb_func
 127              	 .fpu softvfp
 129              	cpu_irq_is_enabled_flags:
 130              	.LFB113:
 150:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 151:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
 152:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** {
 131              	 .loc 1 152 0
 132              	 .cfi_startproc
 133              	 
 134              	 
 135              	 
 136 0038 80B4     	 push {r7}
 137              	.LCFI6:
 138              	 .cfi_def_cfa_offset 4
 139              	 .cfi_offset 7,-4
 140 003a 83B0     	 sub sp,sp,#12
 141              	.LCFI7:
 142              	 .cfi_def_cfa_offset 16
 143 003c 00AF     	 add r7,sp,#0
 144              	.LCFI8:
 145              	 .cfi_def_cfa_register 7
 146 003e 7860     	 str r0,[r7,#4]
 153:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	return (flags);
 147              	 .loc 1 153 0
 148 0040 7B68     	 ldr r3,[r7,#4]
 149 0042 002B     	 cmp r3,#0
 150 0044 14BF     	 ite ne
 151 0046 0123     	 movne r3,#1
 152 0048 0023     	 moveq r3,#0
 153 004a DBB2     	 uxtb r3,r3
 154:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** }
 154              	 .loc 1 154 0
 155 004c 1846     	 mov r0,r3
 156 004e 0C37     	 adds r7,r7,#12
 157              	.LCFI9:
 158              	 .cfi_def_cfa_offset 4
 159 0050 BD46     	 mov sp,r7
 160              	.LCFI10:
 161              	 .cfi_def_cfa_register 13
 162              	 
 163 0052 80BC     	 pop {r7}
 164              	.LCFI11:
 165              	 .cfi_restore 7
 166              	 .cfi_def_cfa_offset 0
 167 0054 7047     	 bx lr
 168              	 .cfi_endproc
 169              	.LFE113:
 171              	 .align 1
 172              	 .syntax unified
 173              	 .thumb
 174              	 .thumb_func
 175              	 .fpu softvfp
 177              	cpu_irq_restore:
 178              	.LFB114:
 155:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 
 156:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** static inline void cpu_irq_restore(irqflags_t flags)
 157:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** {
 179              	 .loc 1 157 0
 180              	 .cfi_startproc
 181              	 
 182              	 
 183 0056 80B5     	 push {r7,lr}
 184              	.LCFI12:
 185              	 .cfi_def_cfa_offset 8
 186              	 .cfi_offset 7,-8
 187              	 .cfi_offset 14,-4
 188 0058 82B0     	 sub sp,sp,#8
 189              	.LCFI13:
 190              	 .cfi_def_cfa_offset 16
 191 005a 00AF     	 add r7,sp,#0
 192              	.LCFI14:
 193              	 .cfi_def_cfa_register 7
 194 005c 7860     	 str r0,[r7,#4]
 158:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 	if (cpu_irq_is_enabled_flags(flags))
 195              	 .loc 1 158 0
 196 005e 7868     	 ldr r0,[r7,#4]
 197 0060 FFF7EAFF 	 bl cpu_irq_is_enabled_flags
 198 0064 0346     	 mov r3,r0
 199 0066 002B     	 cmp r3,#0
 200 0068 05D0     	 beq .L10
 159:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** 		cpu_irq_enable();
 201              	 .loc 1 159 0
 202 006a 054B     	 ldr r3,.L11
 203 006c 0122     	 movs r2,#1
 204 006e 1A70     	 strb r2,[r3]
 205              	.LBB20:
 206              	.LBB21:
 207              	 .loc 3 354 0
 208              	 .syntax unified
 209              	
 210 0070 BFF35F8F 	 dmb
 211              	
 212              	 .thumb
 213              	 .syntax unified
 214              	.LBE21:
 215              	.LBE20:
 216              	.LBB22:
 217              	.LBB23:
 316:../../../platform/thirdparty/CMSIS/include/core_cmFunc.h **** }
 218              	 .loc 2 316 0
 219              	 .syntax unified
 220              	
 221 0074 62B6     	 cpsie i
 222              	
 223              	 .thumb
 224              	 .syntax unified
 225              	.L10:
 226              	.LBE23:
 227              	.LBE22:
 160:../../../platform/common/utils/interrupt/interrupt_sam_nvic.h **** }
 228              	 .loc 1 160 0
 229 0076 00BF     	 nop
 230 0078 0837     	 adds r7,r7,#8
 231              	.LCFI15:
 232              	 .cfi_def_cfa_offset 8
 233 007a BD46     	 mov sp,r7
 234              	.LCFI16:
 235              	 .cfi_def_cfa_register 13
 236              	 
 237 007c 80BD     	 pop {r7,pc}
 238              	.L12:
 239 007e 00BF     	 .align 2
 240              	.L11:
 241 0080 00000000 	 .word g_interrupt_enabled
 242              	 .cfi_endproc
 243              	.LFE114:
 245              	 .align 1
 246              	 .syntax unified
 247              	 .thumb
 248              	 .thumb_func
 249              	 .fpu softvfp
 251              	osc_enable:
 252              	.LFB126:
 253              	 .file 4 "../../../platform/common/services/clock/sam4l/osc.h"
   1:../../../platform/common/services/clock/sam4l/osc.h **** /**
   2:../../../platform/common/services/clock/sam4l/osc.h ****  * \file
   3:../../../platform/common/services/clock/sam4l/osc.h ****  *
   4:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Chip-specific oscillator management functions
   5:../../../platform/common/services/clock/sam4l/osc.h ****  *
   6:../../../platform/common/services/clock/sam4l/osc.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/sam4l/osc.h ****  *
   8:../../../platform/common/services/clock/sam4l/osc.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/sam4l/osc.h ****  *
  10:../../../platform/common/services/clock/sam4l/osc.h ****  * \page License
  11:../../../platform/common/services/clock/sam4l/osc.h ****  *
  12:../../../platform/common/services/clock/sam4l/osc.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/sam4l/osc.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/sam4l/osc.h ****  *
  15:../../../platform/common/services/clock/sam4l/osc.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/sam4l/osc.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/sam4l/osc.h ****  *
  18:../../../platform/common/services/clock/sam4l/osc.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/sam4l/osc.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/sam4l/osc.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/sam4l/osc.h ****  *
  22:../../../platform/common/services/clock/sam4l/osc.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/sam4l/osc.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/sam4l/osc.h ****  *
  25:../../../platform/common/services/clock/sam4l/osc.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/sam4l/osc.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/sam4l/osc.h ****  *
  28:../../../platform/common/services/clock/sam4l/osc.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/sam4l/osc.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/sam4l/osc.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/sam4l/osc.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/sam4l/osc.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/sam4l/osc.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/sam4l/osc.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/sam4l/osc.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/sam4l/osc.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/sam4l/osc.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/sam4l/osc.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/sam4l/osc.h ****  *
  40:../../../platform/common/services/clock/sam4l/osc.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/sam4l/osc.h ****  *
  42:../../../platform/common/services/clock/sam4l/osc.h ****  */
  43:../../../platform/common/services/clock/sam4l/osc.h **** #ifndef CHIP_OSC_H_INCLUDED
  44:../../../platform/common/services/clock/sam4l/osc.h **** #define CHIP_OSC_H_INCLUDED
  45:../../../platform/common/services/clock/sam4l/osc.h **** 
  46:../../../platform/common/services/clock/sam4l/osc.h **** #include <board.h>
  47:../../../platform/common/services/clock/sam4l/osc.h **** 
  48:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef __cplusplus
  49:../../../platform/common/services/clock/sam4l/osc.h **** extern "C" {
  50:../../../platform/common/services/clock/sam4l/osc.h **** #endif
  51:../../../platform/common/services/clock/sam4l/osc.h **** 
  52:../../../platform/common/services/clock/sam4l/osc.h **** 
  53:../../../platform/common/services/clock/sam4l/osc.h **** /**
  54:../../../platform/common/services/clock/sam4l/osc.h ****  * \weakgroup osc_group
  55:../../../platform/common/services/clock/sam4l/osc.h ****  * @{
  56:../../../platform/common/services/clock/sam4l/osc.h ****  */
  57:../../../platform/common/services/clock/sam4l/osc.h **** 
  58:../../../platform/common/services/clock/sam4l/osc.h **** //! \name Oscillator identifiers
  59:../../../platform/common/services/clock/sam4l/osc.h **** //@{
  60:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_OSC0             0       //!< External Oscillator 0
  61:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_OSC32            1       //!< External 32 kHz oscillator
  62:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RC32K            2       //!< Internal 32 kHz RC oscillator
  63:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RC80M            3       //!< Internal 80 MHz RC oscillator
  64:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RCFAST           4       //!< Internal 4-8-12 MHz RCFAST oscillator
  65:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RC1M             5       //!< Internal 1 MHz RC oscillator
  66:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_ID_RCSYS            6       //!< Internal System RC oscillator
  67:../../../platform/common/services/clock/sam4l/osc.h **** //@}
  68:../../../platform/common/services/clock/sam4l/osc.h **** 
  69:../../../platform/common/services/clock/sam4l/osc.h **** //! \name OSC0 mode values
  70:../../../platform/common/services/clock/sam4l/osc.h **** //@{
  71:../../../platform/common/services/clock/sam4l/osc.h **** //! External clock connected to XIN
  72:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_MODE_EXTERNAL       0
  73:../../../platform/common/services/clock/sam4l/osc.h **** //! Crystal connected to XIN/XOUT
  74:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_MODE_XTAL           SCIF_OSCCTRL0_MODE
  75:../../../platform/common/services/clock/sam4l/osc.h **** //@}
  76:../../../platform/common/services/clock/sam4l/osc.h **** 
  77:../../../platform/common/services/clock/sam4l/osc.h **** //! \name OSC32 mode values
  78:../../../platform/common/services/clock/sam4l/osc.h **** //@{
  79:../../../platform/common/services/clock/sam4l/osc.h **** //! External clock connected to XIN32
  80:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_MODE_EXTERNAL     BSCIF_OSCCTRL32_MODE(0)
  81:../../../platform/common/services/clock/sam4l/osc.h **** //! Crystal connected to XIN32/XOUT32
  82:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_MODE_XTAL         BSCIF_OSCCTRL32_MODE(1)
  83:../../../platform/common/services/clock/sam4l/osc.h **** //! Crystal connected to XIN32/XOUT32 in high current mode
  84:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_MODE_XTAL_HC      BSCIF_OSCCTRL32_MODE(4)
  85:../../../platform/common/services/clock/sam4l/osc.h **** //@}
  86:../../../platform/common/services/clock/sam4l/osc.h **** 
  87:../../../platform/common/services/clock/sam4l/osc.h **** //! \name OSC0 startup values
  88:../../../platform/common/services/clock/sam4l/osc.h **** //@{
  89:../../../platform/common/services/clock/sam4l/osc.h **** //! 0 cycles
  90:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_0           SCIF_OSCCTRL0_STARTUP(0)
  91:../../../platform/common/services/clock/sam4l/osc.h **** //! 64 cycles (560 us)
  92:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_64          SCIF_OSCCTRL0_STARTUP(1)
  93:../../../platform/common/services/clock/sam4l/osc.h **** //! 128 cycles (1.1 ms)
  94:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_128         SCIF_OSCCTRL0_STARTUP(2)
  95:../../../platform/common/services/clock/sam4l/osc.h **** //! 2048 cycles (18 ms)
  96:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_2048        SCIF_OSCCTRL0_STARTUP(3)
  97:../../../platform/common/services/clock/sam4l/osc.h **** //! 4096 cycles (36 ms)
  98:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_4096        SCIF_OSCCTRL0_STARTUP(4)
  99:../../../platform/common/services/clock/sam4l/osc.h **** //! 8192 cycles (71 ms)
 100:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_8192        SCIF_OSCCTRL0_STARTUP(5)
 101:../../../platform/common/services/clock/sam4l/osc.h **** //! 16384 cycles (143 ms)
 102:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_16384       SCIF_OSCCTRL0_STARTUP(6)
 103:../../../platform/common/services/clock/sam4l/osc.h **** //! 32768 cycles (285 ms)
 104:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_STARTUP_32768       SCIF_OSCCTRL0_STARTUP(7)
 105:../../../platform/common/services/clock/sam4l/osc.h **** //@}
 106:../../../platform/common/services/clock/sam4l/osc.h **** 
 107:../../../platform/common/services/clock/sam4l/osc.h **** //! \name OSC32 startup values
 108:../../../platform/common/services/clock/sam4l/osc.h **** //@{
 109:../../../platform/common/services/clock/sam4l/osc.h **** //! 0 cycles
 110:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_0         BSCIF_OSCCTRL32_STARTUP(0)
 111:../../../platform/common/services/clock/sam4l/osc.h **** //! 128 cycles (1.1 ms)
 112:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_128       BSCIF_OSCCTRL32_STARTUP(1)
 113:../../../platform/common/services/clock/sam4l/osc.h **** //! 8192 cycles (72.3 ms)
 114:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_8192      BSCIF_OSCCTRL32_STARTUP(2)
 115:../../../platform/common/services/clock/sam4l/osc.h **** //! 16384 cycles (143 ms)
 116:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_16384     BSCIF_OSCCTRL32_STARTUP(3)
 117:../../../platform/common/services/clock/sam4l/osc.h **** //! 65536 cycles (570 ms)
 118:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_65536     BSCIF_OSCCTRL32_STARTUP(4)
 119:../../../platform/common/services/clock/sam4l/osc.h **** //! 131072 cycles (1.1 s)
 120:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_131072    BSCIF_OSCCTRL32_STARTUP(5)
 121:../../../platform/common/services/clock/sam4l/osc.h **** //! 262144 cycles (2.3 s)
 122:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_262144    BSCIF_OSCCTRL32_STARTUP(6)
 123:../../../platform/common/services/clock/sam4l/osc.h **** //! 524288 cycles (4.6 s)
 124:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC32_STARTUP_524288    BSCIF_OSCCTRL32_STARTUP(7)
 125:../../../platform/common/services/clock/sam4l/osc.h **** //@}
 126:../../../platform/common/services/clock/sam4l/osc.h **** 
 127:../../../platform/common/services/clock/sam4l/osc.h **** /**
 128:../../../platform/common/services/clock/sam4l/osc.h ****  * \def OSC0_STARTUP_TIMEOUT
 129:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Number of slow clock cycles to wait for OSC0 to start
 130:../../../platform/common/services/clock/sam4l/osc.h ****  *
 131:../../../platform/common/services/clock/sam4l/osc.h ****  * This is the number of slow clock cycles corresponding to
 132:../../../platform/common/services/clock/sam4l/osc.h ****  * OSC0_STARTUP_VALUE with an additional 25% safety margin. If the
 133:../../../platform/common/services/clock/sam4l/osc.h ****  * oscillator isn't running when this timeout has expired, it is assumed
 134:../../../platform/common/services/clock/sam4l/osc.h ****  * to have failed to start.
 135:../../../platform/common/services/clock/sam4l/osc.h ****  */
 136:../../../platform/common/services/clock/sam4l/osc.h **** /**
 137:../../../platform/common/services/clock/sam4l/osc.h ****  * \def OSC0_MODE_VALUE
 138:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Board-dependent value written to the MODE bitfield of
 139:../../../platform/common/services/clock/sam4l/osc.h ****  * PM_OSCCTRL(0)
 140:../../../platform/common/services/clock/sam4l/osc.h ****  */
 141:../../../platform/common/services/clock/sam4l/osc.h **** /**
 142:../../../platform/common/services/clock/sam4l/osc.h ****  * \def OSC0_STARTUP_VALUE
 143:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Board-dependent value written to the STARTUP bitfield of
 144:../../../platform/common/services/clock/sam4l/osc.h ****  * PM_OSCCTRL(0)
 145:../../../platform/common/services/clock/sam4l/osc.h ****  */
 146:../../../platform/common/services/clock/sam4l/osc.h **** #if defined(BOARD_OSC0_STARTUP_US)
 147:../../../platform/common/services/clock/sam4l/osc.h **** #   if BOARD_OSC0_STARTUP_US == 0
 148:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_0
 149:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  8
 150:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 557
 151:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_64
 152:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  80
 153:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 1100
 154:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_128
 155:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  160
 156:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 18000
 157:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_2048
 158:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  2560
 159:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 36000
 160:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_4096
 161:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  5120
 162:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 71000
 163:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_8192
 164:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  10240
 165:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 143000
 166:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_16384
 167:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  20480
 168:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC0_STARTUP_US <= 285000
 169:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE    OSC_STARTUP_32768
 170:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT  40960
 171:../../../platform/common/services/clock/sam4l/osc.h **** #   else
 172:../../../platform/common/services/clock/sam4l/osc.h **** #      error BOARD_OSC0_STARTUP_US is too high
 173:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 174:../../../platform/common/services/clock/sam4l/osc.h **** #   if BOARD_OSC0_IS_XTAL == true
 175:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_MODE_VALUE       OSC_MODE_XTAL
 176:../../../platform/common/services/clock/sam4l/osc.h **** #      if BOARD_OSC0_HZ < 2000000
 177:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      SCIF_OSCCTRL0_GAIN(0)
 178:../../../platform/common/services/clock/sam4l/osc.h **** #      elif BOARD_OSC0_HZ < 4000000
 179:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      SCIF_OSCCTRL0_GAIN(1)
 180:../../../platform/common/services/clock/sam4l/osc.h **** #      elif BOARD_OSC0_HZ < 8000000
 181:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      SCIF_OSCCTRL0_GAIN(2)
 182:../../../platform/common/services/clock/sam4l/osc.h **** #      elif BOARD_OSC0_HZ < 16000000
 183:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      SCIF_OSCCTRL0_GAIN(3)
 184:../../../platform/common/services/clock/sam4l/osc.h **** #      else
 185:../../../platform/common/services/clock/sam4l/osc.h **** #         define OSC0_GAIN_VALUE      ((0x1u << 4) | SCIF_OSCCTRL0_GAIN(0))
 186:../../../platform/common/services/clock/sam4l/osc.h **** #      endif
 187:../../../platform/common/services/clock/sam4l/osc.h **** #   else
 188:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_MODE_VALUE       OSC_MODE_EXTERNAL
 189:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 190:../../../platform/common/services/clock/sam4l/osc.h **** #else
 191:../../../platform/common/services/clock/sam4l/osc.h **** #   if defined(BOARD_OSC0_HZ)
 192:../../../platform/common/services/clock/sam4l/osc.h **** #      error BOARD_OSC0_STARTUP_US must be defined by the board code
 193:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 194:../../../platform/common/services/clock/sam4l/osc.h **** #   ifdef __DOXYGEN__
 195:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_VALUE     UNDEFINED
 196:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_STARTUP_TIMEOUT   UNDEFINED
 197:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC0_MODE_VALUE        UNDEFINED
 198:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 199:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 200:../../../platform/common/services/clock/sam4l/osc.h **** 
 201:../../../platform/common/services/clock/sam4l/osc.h **** #if defined(BOARD_OSC32_STARTUP_US)
 202:../../../platform/common/services/clock/sam4l/osc.h **** #   if BOARD_OSC32_STARTUP_US == 0
 203:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_0
 204:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 1100
 205:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_128
 206:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 72300
 207:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_8192
 208:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 143000
 209:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_16384
 210:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 570000
 211:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_65536
 212:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 1100000
 213:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_131072
 214:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 2300000
 215:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_262144
 216:../../../platform/common/services/clock/sam4l/osc.h **** #   elif BOARD_OSC32_STARTUP_US   <= 4600000
 217:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE    OSC32_STARTUP_524288
 218:../../../platform/common/services/clock/sam4l/osc.h **** #   else
 219:../../../platform/common/services/clock/sam4l/osc.h **** #      error BOARD_OSC32_STARTUP_US is too high
 220:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 221:../../../platform/common/services/clock/sam4l/osc.h **** #   if BOARD_OSC32_IS_XTAL == true
 222:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_MODE_VALUE       OSC32_MODE_XTAL
 223:../../../platform/common/services/clock/sam4l/osc.h **** #   else
 224:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_MODE_VALUE       OSC32_MODE_EXTERNAL
 225:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 226:../../../platform/common/services/clock/sam4l/osc.h **** #else
 227:../../../platform/common/services/clock/sam4l/osc.h **** #   if defined(BOARD_OSC32_HZ)
 228:../../../platform/common/services/clock/sam4l/osc.h **** #      error BOARD_OSC32_STARTUP_US must be defined by the board code
 229:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 230:../../../platform/common/services/clock/sam4l/osc.h **** #   ifdef __DOXYGEN__
 231:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_VALUE     UNDEFINED
 232:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_STARTUP_TIMEOUT   UNDEFINED
 233:../../../platform/common/services/clock/sam4l/osc.h **** #      define OSC32_MODE_VALUE        UNDEFINED
 234:../../../platform/common/services/clock/sam4l/osc.h **** #   endif
 235:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 236:../../../platform/common/services/clock/sam4l/osc.h **** 
 237:../../../platform/common/services/clock/sam4l/osc.h **** // Use 4 MHz frequency range for RCFAST oscillator if config was empty.
 238:../../../platform/common/services/clock/sam4l/osc.h **** #ifndef CONFIG_RCFAST_FRANGE
 239:../../../platform/common/services/clock/sam4l/osc.h **** #define CONFIG_RCFAST_FRANGE    0
 240:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 241:../../../platform/common/services/clock/sam4l/osc.h **** 
 242:../../../platform/common/services/clock/sam4l/osc.h **** /**
 243:../../../platform/common/services/clock/sam4l/osc.h ****  * \name Board-specific configuration parameters
 244:../../../platform/common/services/clock/sam4l/osc.h ****  * The following definitions must be provided by the board code for all
 245:../../../platform/common/services/clock/sam4l/osc.h ****  * working oscillators on the board.
 246:../../../platform/common/services/clock/sam4l/osc.h ****  */
 247:../../../platform/common/services/clock/sam4l/osc.h **** //@{
 248:../../../platform/common/services/clock/sam4l/osc.h **** /**
 249:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC0_HZ
 250:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Clock frequency of OSC0 in Hz
 251:../../../platform/common/services/clock/sam4l/osc.h ****  */
 252:../../../platform/common/services/clock/sam4l/osc.h **** /**
 253:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC0_STARTUP_US
 254:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Startup time of OSC0 in microseconds
 255:../../../platform/common/services/clock/sam4l/osc.h ****  */
 256:../../../platform/common/services/clock/sam4l/osc.h **** /**
 257:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC0_IS_XTAL
 258:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief OSC0 uses a crystal, not an external clock
 259:../../../platform/common/services/clock/sam4l/osc.h ****  */
 260:../../../platform/common/services/clock/sam4l/osc.h **** /**
 261:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC32_HZ
 262:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Clock frequency of OSC32 in Hz
 263:../../../platform/common/services/clock/sam4l/osc.h ****  */
 264:../../../platform/common/services/clock/sam4l/osc.h **** /**
 265:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC32_STARTUP_US
 266:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Startup time of OSC32 in microseconds
 267:../../../platform/common/services/clock/sam4l/osc.h ****  */
 268:../../../platform/common/services/clock/sam4l/osc.h **** /**
 269:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC32_IS_XTAL
 270:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief OSC32 uses a crystal, not an external clock
 271:../../../platform/common/services/clock/sam4l/osc.h ****  */
 272:../../../platform/common/services/clock/sam4l/osc.h **** /**
 273:../../../platform/common/services/clock/sam4l/osc.h ****  * \def BOARD_OSC32_SELCURR
 274:../../../platform/common/services/clock/sam4l/osc.h ****  * \brief Crystal current selection for OSC32
 275:../../../platform/common/services/clock/sam4l/osc.h ****  *
 276:../../../platform/common/services/clock/sam4l/osc.h ****  * If not defined, the recommended value (300nA) are used.
 277:../../../platform/common/services/clock/sam4l/osc.h ****  */
 278:../../../platform/common/services/clock/sam4l/osc.h **** #ifndef BOARD_OSC32_SELCURR
 279:../../../platform/common/services/clock/sam4l/osc.h **** #   define BOARD_OSC32_SELCURR     BSCIF_OSCCTRL32_SELCURR(10)
 280:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 281:../../../platform/common/services/clock/sam4l/osc.h **** 
 282:../../../platform/common/services/clock/sam4l/osc.h **** /**
 283:../../../platform/common/services/clock/sam4l/osc.h ****  * \name RC oscillator frequency limits
 284:../../../platform/common/services/clock/sam4l/osc.h ****  * The frequency of the internal RC oscillators may drift a bit as a
 285:../../../platform/common/services/clock/sam4l/osc.h ****  * result of temperature changes. These definitions provide upper and
 286:../../../platform/common/services/clock/sam4l/osc.h ****  * lower limits which may be used to calculate upper and lower limits of
 287:../../../platform/common/services/clock/sam4l/osc.h ****  * timeouts, derived clock frequencies, etc.
 288:../../../platform/common/services/clock/sam4l/osc.h ****  */
 289:../../../platform/common/services/clock/sam4l/osc.h **** //@{
 290:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RCSYS in Hz
 291:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCSYS_NOMINAL_HZ    115000
 292:../../../platform/common/services/clock/sam4l/osc.h **** //! Minimum frequency of RCSYS in Hz
 293:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCSYS_MIN_HZ        100000
 294:../../../platform/common/services/clock/sam4l/osc.h **** //! Maximum frequency of RCSYS in Hz
 295:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCSYS_MAX_HZ        120000
 296:../../../platform/common/services/clock/sam4l/osc.h **** 
 297:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RC32K in Hz
 298:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC32K_NOMINAL_HZ    32768
 299:../../../platform/common/services/clock/sam4l/osc.h **** //! Minimum frequency of RC32K in Hz
 300:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC32K_MIN_HZ        20000
 301:../../../platform/common/services/clock/sam4l/osc.h **** //! Maximum frequency of RC32K in Hz
 302:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC32K_MAX_HZ        44000
 303:../../../platform/common/services/clock/sam4l/osc.h **** 
 304:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RC80M in Hz
 305:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC80M_NOMINAL_HZ    80000000
 306:../../../platform/common/services/clock/sam4l/osc.h **** 
 307:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RCFAST4M in Hz
 308:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCFAST4M_NOMINAL_HZ 4000000
 309:../../../platform/common/services/clock/sam4l/osc.h **** 
 310:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RCFAST8M in Hz
 311:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCFAST8M_NOMINAL_HZ 8000000
 312:../../../platform/common/services/clock/sam4l/osc.h **** 
 313:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RCFAST12M in Hz
 314:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RCFAST12M_NOMINAL_HZ 12000000
 315:../../../platform/common/services/clock/sam4l/osc.h **** 
 316:../../../platform/common/services/clock/sam4l/osc.h **** //! Nominal frequency of RC1M in Hz
 317:../../../platform/common/services/clock/sam4l/osc.h **** #define OSC_RC1M_NOMINAL_HZ     1000000
 318:../../../platform/common/services/clock/sam4l/osc.h **** //@}
 319:../../../platform/common/services/clock/sam4l/osc.h **** 
 320:../../../platform/common/services/clock/sam4l/osc.h **** #ifndef __ASSEMBLY__
 321:../../../platform/common/services/clock/sam4l/osc.h **** 
 322:../../../platform/common/services/clock/sam4l/osc.h **** #include <compiler.h>
 323:../../../platform/common/services/clock/sam4l/osc.h **** 
 324:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_osc0(void);
 325:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_osc0(void);
 326:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_osc32(void);
 327:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_osc32(void);
 328:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_rc32k(void);
 329:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_rc32k(void);
 330:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_rc80m(void);
 331:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_rc80m(void);
 332:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_rcfast(void);
 333:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_rcfast(void);
 334:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_enable_rc1m(void);
 335:../../../platform/common/services/clock/sam4l/osc.h **** extern void osc_priv_disable_rc1m(void);
 336:../../../platform/common/services/clock/sam4l/osc.h **** 
 337:../../../platform/common/services/clock/sam4l/osc.h **** static inline void osc_enable(uint8_t id)
 338:../../../platform/common/services/clock/sam4l/osc.h **** {
 254              	 .loc 4 338 0
 255              	 .cfi_startproc
 256              	 
 257              	 
 258 0084 80B5     	 push {r7,lr}
 259              	.LCFI17:
 260              	 .cfi_def_cfa_offset 8
 261              	 .cfi_offset 7,-8
 262              	 .cfi_offset 14,-4
 263 0086 82B0     	 sub sp,sp,#8
 264              	.LCFI18:
 265              	 .cfi_def_cfa_offset 16
 266 0088 00AF     	 add r7,sp,#0
 267              	.LCFI19:
 268              	 .cfi_def_cfa_register 7
 269 008a 0346     	 mov r3,r0
 270 008c FB71     	 strb r3,[r7,#7]
 339:../../../platform/common/services/clock/sam4l/osc.h **** 	switch (id) {
 271              	 .loc 4 339 0
 272 008e FB79     	 ldrb r3,[r7,#7]
 273 0090 062B     	 cmp r3,#6
 274 0092 23D8     	 bhi .L24
 275 0094 01A2     	 adr r2,.L16
 276 0096 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 277 009a 00BF     	 .p2align 2
 278              	.L16:
 279 009c B9000000 	 .word .L15+1
 280 00a0 BF000000 	 .word .L17+1
 281 00a4 C5000000 	 .word .L18+1
 282 00a8 CB000000 	 .word .L19+1
 283 00ac D1000000 	 .word .L20+1
 284 00b0 D7000000 	 .word .L21+1
 285 00b4 DD000000 	 .word .L24+1
 286              	 .p2align 1
 287              	.L15:
 340:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC0_HZ
 341:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC0:
 342:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_osc0();
 288              	 .loc 4 342 0
 289 00b8 0B4B     	 ldr r3,.L25
 290 00ba 9847     	 blx r3
 291              	.LVL0:
 343:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 292              	 .loc 4 343 0
 293 00bc 0FE0     	 b .L23
 294              	.L17:
 344:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 345:../../../platform/common/services/clock/sam4l/osc.h **** 
 346:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC32_HZ
 347:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC32:
 348:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_osc32();
 295              	 .loc 4 348 0
 296 00be 0B4B     	 ldr r3,.L25+4
 297 00c0 9847     	 blx r3
 298              	.LVL1:
 349:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 299              	 .loc 4 349 0
 300 00c2 0CE0     	 b .L23
 301              	.L18:
 350:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 351:../../../platform/common/services/clock/sam4l/osc.h **** 
 352:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC32K:
 353:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_rc32k();
 302              	 .loc 4 353 0
 303 00c4 0A4B     	 ldr r3,.L25+8
 304 00c6 9847     	 blx r3
 305              	.LVL2:
 354:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 306              	 .loc 4 354 0
 307 00c8 09E0     	 b .L23
 308              	.L19:
 355:../../../platform/common/services/clock/sam4l/osc.h **** 
 356:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC80M:
 357:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_rc80m();
 309              	 .loc 4 357 0
 310 00ca 0A4B     	 ldr r3,.L25+12
 311 00cc 9847     	 blx r3
 312              	.LVL3:
 358:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 313              	 .loc 4 358 0
 314 00ce 06E0     	 b .L23
 315              	.L20:
 359:../../../platform/common/services/clock/sam4l/osc.h **** 
 360:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCFAST:
 361:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_rcfast();
 316              	 .loc 4 361 0
 317 00d0 094B     	 ldr r3,.L25+16
 318 00d2 9847     	 blx r3
 319              	.LVL4:
 362:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 320              	 .loc 4 362 0
 321 00d4 03E0     	 b .L23
 322              	.L21:
 363:../../../platform/common/services/clock/sam4l/osc.h **** 
 364:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC1M:
 365:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_enable_rc1m();
 323              	 .loc 4 365 0
 324 00d6 094B     	 ldr r3,.L25+20
 325 00d8 9847     	 blx r3
 326              	.LVL5:
 366:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 327              	 .loc 4 366 0
 328 00da 00E0     	 b .L23
 329              	.L24:
 367:../../../platform/common/services/clock/sam4l/osc.h **** 
 368:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCSYS:
 369:../../../platform/common/services/clock/sam4l/osc.h **** 		/* RCSYS is always running */
 370:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 371:../../../platform/common/services/clock/sam4l/osc.h **** 
 372:../../../platform/common/services/clock/sam4l/osc.h **** 	default:
 373:../../../platform/common/services/clock/sam4l/osc.h **** 		/* unhandled_case(id); */
 374:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 330              	 .loc 4 374 0
 331 00dc 00BF     	 nop
 332              	.L23:
 375:../../../platform/common/services/clock/sam4l/osc.h **** 	}
 376:../../../platform/common/services/clock/sam4l/osc.h **** }
 333              	 .loc 4 376 0
 334 00de 00BF     	 nop
 335 00e0 0837     	 adds r7,r7,#8
 336              	.LCFI20:
 337              	 .cfi_def_cfa_offset 8
 338 00e2 BD46     	 mov sp,r7
 339              	.LCFI21:
 340              	 .cfi_def_cfa_register 13
 341              	 
 342 00e4 80BD     	 pop {r7,pc}
 343              	.L26:
 344 00e6 00BF     	 .align 2
 345              	.L25:
 346 00e8 00000000 	 .word osc_priv_enable_osc0
 347 00ec 00000000 	 .word osc_priv_enable_osc32
 348 00f0 00000000 	 .word osc_priv_enable_rc32k
 349 00f4 00000000 	 .word osc_priv_enable_rc80m
 350 00f8 00000000 	 .word osc_priv_enable_rcfast
 351 00fc 00000000 	 .word osc_priv_enable_rc1m
 352              	 .cfi_endproc
 353              	.LFE126:
 355              	 .align 1
 356              	 .syntax unified
 357              	 .thumb
 358              	 .thumb_func
 359              	 .fpu softvfp
 361              	osc_is_ready:
 362              	.LFB128:
 377:../../../platform/common/services/clock/sam4l/osc.h **** 
 378:../../../platform/common/services/clock/sam4l/osc.h **** static inline void osc_disable(uint8_t id)
 379:../../../platform/common/services/clock/sam4l/osc.h **** {
 380:../../../platform/common/services/clock/sam4l/osc.h **** 	switch (id) {
 381:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC0_HZ
 382:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC0:
 383:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_osc0();
 384:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 385:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 386:../../../platform/common/services/clock/sam4l/osc.h **** 
 387:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC32_HZ
 388:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC32:
 389:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_osc32();
 390:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 391:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 392:../../../platform/common/services/clock/sam4l/osc.h **** 
 393:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC32K:
 394:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_rc32k();
 395:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 396:../../../platform/common/services/clock/sam4l/osc.h **** 
 397:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC80M:
 398:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_rc80m();
 399:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 400:../../../platform/common/services/clock/sam4l/osc.h **** 
 401:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCFAST:
 402:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_rcfast();
 403:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 404:../../../platform/common/services/clock/sam4l/osc.h **** 
 405:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC1M:
 406:../../../platform/common/services/clock/sam4l/osc.h **** 		osc_priv_disable_rc1m();
 407:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 408:../../../platform/common/services/clock/sam4l/osc.h **** 
 409:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCSYS:
 410:../../../platform/common/services/clock/sam4l/osc.h **** 		/* RCSYS is always running */
 411:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 412:../../../platform/common/services/clock/sam4l/osc.h **** 
 413:../../../platform/common/services/clock/sam4l/osc.h **** 	default:
 414:../../../platform/common/services/clock/sam4l/osc.h **** 		/* unhandled_case(id); */
 415:../../../platform/common/services/clock/sam4l/osc.h **** 		break;
 416:../../../platform/common/services/clock/sam4l/osc.h **** 	}
 417:../../../platform/common/services/clock/sam4l/osc.h **** }
 418:../../../platform/common/services/clock/sam4l/osc.h **** 
 419:../../../platform/common/services/clock/sam4l/osc.h **** static inline bool osc_is_ready(uint8_t id)
 420:../../../platform/common/services/clock/sam4l/osc.h **** {
 363              	 .loc 4 420 0
 364              	 .cfi_startproc
 365              	 
 366              	 
 367              	 
 368 0100 80B4     	 push {r7}
 369              	.LCFI22:
 370              	 .cfi_def_cfa_offset 4
 371              	 .cfi_offset 7,-4
 372 0102 83B0     	 sub sp,sp,#12
 373              	.LCFI23:
 374              	 .cfi_def_cfa_offset 16
 375 0104 00AF     	 add r7,sp,#0
 376              	.LCFI24:
 377              	 .cfi_def_cfa_register 7
 378 0106 0346     	 mov r3,r0
 379 0108 FB71     	 strb r3,[r7,#7]
 421:../../../platform/common/services/clock/sam4l/osc.h **** 	switch (id) {
 380              	 .loc 4 421 0
 381 010a FB79     	 ldrb r3,[r7,#7]
 382 010c 062B     	 cmp r3,#6
 383 010e 4FD8     	 bhi .L28
 384 0110 01A2     	 adr r2,.L30
 385 0112 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 386 0116 00BF     	 .p2align 2
 387              	.L30:
 388 0118 35010000 	 .word .L29+1
 389 011c 49010000 	 .word .L31+1
 390 0120 5D010000 	 .word .L32+1
 391 0124 71010000 	 .word .L33+1
 392 0128 85010000 	 .word .L34+1
 393 012c 99010000 	 .word .L35+1
 394 0130 AD010000 	 .word .L36+1
 395              	 .p2align 1
 396              	.L29:
 422:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC0_HZ
 423:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC0:
 424:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(SCIF->SCIF_PCLKSR & SCIF_PCLKSR_OSC0RDY);
 397              	 .loc 4 424 0
 398 0134 214B     	 ldr r3,.L38
 399 0136 5B69     	 ldr r3,[r3,#20]
 400 0138 03F00103 	 and r3,r3,#1
 401 013c 002B     	 cmp r3,#0
 402 013e 14BF     	 ite ne
 403 0140 0123     	 movne r3,#1
 404 0142 0023     	 moveq r3,#0
 405 0144 DBB2     	 uxtb r3,r3
 406 0146 34E0     	 b .L37
 407              	.L31:
 425:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 426:../../../platform/common/services/clock/sam4l/osc.h **** 
 427:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC32_HZ
 428:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC32:
 429:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(BSCIF->BSCIF_PCLKSR & BSCIF_PCLKSR_OSC32RDY);
 408              	 .loc 4 429 0
 409 0148 1D4B     	 ldr r3,.L38+4
 410 014a 5B69     	 ldr r3,[r3,#20]
 411 014c 03F00103 	 and r3,r3,#1
 412 0150 002B     	 cmp r3,#0
 413 0152 14BF     	 ite ne
 414 0154 0123     	 movne r3,#1
 415 0156 0023     	 moveq r3,#0
 416 0158 DBB2     	 uxtb r3,r3
 417 015a 2AE0     	 b .L37
 418              	.L32:
 430:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 431:../../../platform/common/services/clock/sam4l/osc.h **** 
 432:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC32K:
 433:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(BSCIF->BSCIF_RC32KCR & (BSCIF_RC32KCR_EN));
 419              	 .loc 4 433 0
 420 015c 184B     	 ldr r3,.L38+4
 421 015e 5B6A     	 ldr r3,[r3,#36]
 422 0160 03F00103 	 and r3,r3,#1
 423 0164 002B     	 cmp r3,#0
 424 0166 14BF     	 ite ne
 425 0168 0123     	 movne r3,#1
 426 016a 0023     	 moveq r3,#0
 427 016c DBB2     	 uxtb r3,r3
 428 016e 20E0     	 b .L37
 429              	.L33:
 434:../../../platform/common/services/clock/sam4l/osc.h **** 
 435:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC80M:
 436:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(SCIF->SCIF_RC80MCR & (SCIF_RC80MCR_EN));
 430              	 .loc 4 436 0
 431 0170 124B     	 ldr r3,.L38
 432 0172 1B6D     	 ldr r3,[r3,#80]
 433 0174 03F00103 	 and r3,r3,#1
 434 0178 002B     	 cmp r3,#0
 435 017a 14BF     	 ite ne
 436 017c 0123     	 movne r3,#1
 437 017e 0023     	 moveq r3,#0
 438 0180 DBB2     	 uxtb r3,r3
 439 0182 16E0     	 b .L37
 440              	.L34:
 437:../../../platform/common/services/clock/sam4l/osc.h **** 
 438:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCFAST:
 439:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(SCIF->SCIF_RCFASTCFG & (SCIF_RCFASTCFG_EN));
 441              	 .loc 4 439 0
 442 0184 0D4B     	 ldr r3,.L38
 443 0186 9B6C     	 ldr r3,[r3,#72]
 444 0188 03F00103 	 and r3,r3,#1
 445 018c 002B     	 cmp r3,#0
 446 018e 14BF     	 ite ne
 447 0190 0123     	 movne r3,#1
 448 0192 0023     	 moveq r3,#0
 449 0194 DBB2     	 uxtb r3,r3
 450 0196 0CE0     	 b .L37
 451              	.L35:
 440:../../../platform/common/services/clock/sam4l/osc.h **** 
 441:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC1M:
 442:../../../platform/common/services/clock/sam4l/osc.h **** 		return !!(BSCIF->BSCIF_RC1MCR & (BSCIF_RC1MCR_CLKOE));
 452              	 .loc 4 442 0
 453 0198 094B     	 ldr r3,.L38+4
 454 019a 9B6D     	 ldr r3,[r3,#88]
 455 019c 03F00103 	 and r3,r3,#1
 456 01a0 002B     	 cmp r3,#0
 457 01a2 14BF     	 ite ne
 458 01a4 0123     	 movne r3,#1
 459 01a6 0023     	 moveq r3,#0
 460 01a8 DBB2     	 uxtb r3,r3
 461 01aa 02E0     	 b .L37
 462              	.L36:
 443:../../../platform/common/services/clock/sam4l/osc.h **** 
 444:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCSYS:
 445:../../../platform/common/services/clock/sam4l/osc.h **** 		/* RCSYS is always ready */
 446:../../../platform/common/services/clock/sam4l/osc.h **** 		return true;
 463              	 .loc 4 446 0
 464 01ac 0123     	 movs r3,#1
 465 01ae 00E0     	 b .L37
 466              	.L28:
 447:../../../platform/common/services/clock/sam4l/osc.h **** 
 448:../../../platform/common/services/clock/sam4l/osc.h **** 	default:
 449:../../../platform/common/services/clock/sam4l/osc.h **** 		/* unhandled_case(id); */
 450:../../../platform/common/services/clock/sam4l/osc.h **** 		return false;
 467              	 .loc 4 450 0
 468 01b0 0023     	 movs r3,#0
 469              	.L37:
 451:../../../platform/common/services/clock/sam4l/osc.h **** 	}
 452:../../../platform/common/services/clock/sam4l/osc.h **** }
 470              	 .loc 4 452 0
 471 01b2 1846     	 mov r0,r3
 472 01b4 0C37     	 adds r7,r7,#12
 473              	.LCFI25:
 474              	 .cfi_def_cfa_offset 4
 475 01b6 BD46     	 mov sp,r7
 476              	.LCFI26:
 477              	 .cfi_def_cfa_register 13
 478              	 
 479 01b8 80BC     	 pop {r7}
 480              	.LCFI27:
 481              	 .cfi_restore 7
 482              	 .cfi_def_cfa_offset 0
 483 01ba 7047     	 bx lr
 484              	.L39:
 485              	 .align 2
 486              	.L38:
 487 01bc 00080E40 	 .word 1074661376
 488 01c0 00040F40 	 .word 1074725888
 489              	 .cfi_endproc
 490              	.LFE128:
 492              	 .align 1
 493              	 .syntax unified
 494              	 .thumb
 495              	 .thumb_func
 496              	 .fpu softvfp
 498              	osc_get_rate:
 499              	.LFB129:
 453:../../../platform/common/services/clock/sam4l/osc.h **** 
 454:../../../platform/common/services/clock/sam4l/osc.h **** static inline uint32_t osc_get_rate(uint8_t id)
 455:../../../platform/common/services/clock/sam4l/osc.h **** {
 500              	 .loc 4 455 0
 501              	 .cfi_startproc
 502              	 
 503              	 
 504              	 
 505 01c4 80B4     	 push {r7}
 506              	.LCFI28:
 507              	 .cfi_def_cfa_offset 4
 508              	 .cfi_offset 7,-4
 509 01c6 83B0     	 sub sp,sp,#12
 510              	.LCFI29:
 511              	 .cfi_def_cfa_offset 16
 512 01c8 00AF     	 add r7,sp,#0
 513              	.LCFI30:
 514              	 .cfi_def_cfa_register 7
 515 01ca 0346     	 mov r3,r0
 516 01cc FB71     	 strb r3,[r7,#7]
 456:../../../platform/common/services/clock/sam4l/osc.h **** 	switch (id) {
 517              	 .loc 4 456 0
 518 01ce FB79     	 ldrb r3,[r7,#7]
 519 01d0 062B     	 cmp r3,#6
 520 01d2 21D8     	 bhi .L41
 521 01d4 01A2     	 adr r2,.L43
 522 01d6 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 523 01da 00BF     	 .p2align 2
 524              	.L43:
 525 01dc F9010000 	 .word .L42+1
 526 01e0 FD010000 	 .word .L44+1
 527 01e4 03020000 	 .word .L45+1
 528 01e8 09020000 	 .word .L46+1
 529 01ec 0D020000 	 .word .L47+1
 530 01f0 11020000 	 .word .L48+1
 531 01f4 15020000 	 .word .L49+1
 532              	 .p2align 1
 533              	.L42:
 457:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC0_HZ
 458:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC0:
 459:../../../platform/common/services/clock/sam4l/osc.h **** 		return BOARD_OSC0_HZ;
 534              	 .loc 4 459 0
 535 01f8 0A4B     	 ldr r3,.L51
 536 01fa 0EE0     	 b .L50
 537              	.L44:
 460:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 461:../../../platform/common/services/clock/sam4l/osc.h **** 
 462:../../../platform/common/services/clock/sam4l/osc.h **** #ifdef BOARD_OSC32_HZ
 463:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_OSC32:
 464:../../../platform/common/services/clock/sam4l/osc.h **** 		return BOARD_OSC32_HZ;
 538              	 .loc 4 464 0
 539 01fc 4FF40043 	 mov r3,#32768
 540 0200 0BE0     	 b .L50
 541              	.L45:
 465:../../../platform/common/services/clock/sam4l/osc.h **** #endif
 466:../../../platform/common/services/clock/sam4l/osc.h **** 
 467:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC32K:
 468:../../../platform/common/services/clock/sam4l/osc.h **** 		return OSC_RC32K_NOMINAL_HZ;
 542              	 .loc 4 468 0
 543 0202 4FF40043 	 mov r3,#32768
 544 0206 08E0     	 b .L50
 545              	.L46:
 469:../../../platform/common/services/clock/sam4l/osc.h **** 
 470:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC80M:
 471:../../../platform/common/services/clock/sam4l/osc.h **** 		return OSC_RC80M_NOMINAL_HZ;
 546              	 .loc 4 471 0
 547 0208 074B     	 ldr r3,.L51+4
 548 020a 06E0     	 b .L50
 549              	.L47:
 472:../../../platform/common/services/clock/sam4l/osc.h **** 
 473:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCFAST:
 474:../../../platform/common/services/clock/sam4l/osc.h **** 		if (CONFIG_RCFAST_FRANGE == 2) {
 475:../../../platform/common/services/clock/sam4l/osc.h **** 			return OSC_RCFAST12M_NOMINAL_HZ;
 476:../../../platform/common/services/clock/sam4l/osc.h **** 
 477:../../../platform/common/services/clock/sam4l/osc.h **** 		} else if (CONFIG_RCFAST_FRANGE == 1) {
 478:../../../platform/common/services/clock/sam4l/osc.h **** 			return OSC_RCFAST8M_NOMINAL_HZ;
 479:../../../platform/common/services/clock/sam4l/osc.h **** 
 480:../../../platform/common/services/clock/sam4l/osc.h **** 		} else {
 481:../../../platform/common/services/clock/sam4l/osc.h **** 			return OSC_RCFAST4M_NOMINAL_HZ;
 550              	 .loc 4 481 0
 551 020c 074B     	 ldr r3,.L51+8
 552 020e 04E0     	 b .L50
 553              	.L48:
 482:../../../platform/common/services/clock/sam4l/osc.h **** 		}
 483:../../../platform/common/services/clock/sam4l/osc.h **** 
 484:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RC1M:
 485:../../../platform/common/services/clock/sam4l/osc.h **** 		return OSC_RC1M_NOMINAL_HZ;
 554              	 .loc 4 485 0
 555 0210 074B     	 ldr r3,.L51+12
 556 0212 02E0     	 b .L50
 557              	.L49:
 486:../../../platform/common/services/clock/sam4l/osc.h **** 
 487:../../../platform/common/services/clock/sam4l/osc.h **** 	case OSC_ID_RCSYS:
 488:../../../platform/common/services/clock/sam4l/osc.h **** 		return OSC_RCSYS_NOMINAL_HZ;
 558              	 .loc 4 488 0
 559 0214 074B     	 ldr r3,.L51+16
 560 0216 00E0     	 b .L50
 561              	.L41:
 489:../../../platform/common/services/clock/sam4l/osc.h **** 
 490:../../../platform/common/services/clock/sam4l/osc.h **** 	default:
 491:../../../platform/common/services/clock/sam4l/osc.h **** 		/* unhandled_case(id); */
 492:../../../platform/common/services/clock/sam4l/osc.h **** 		return 0;
 562              	 .loc 4 492 0
 563 0218 0023     	 movs r3,#0
 564              	.L50:
 493:../../../platform/common/services/clock/sam4l/osc.h **** 	}
 494:../../../platform/common/services/clock/sam4l/osc.h **** }
 565              	 .loc 4 494 0
 566 021a 1846     	 mov r0,r3
 567 021c 0C37     	 adds r7,r7,#12
 568              	.LCFI31:
 569              	 .cfi_def_cfa_offset 4
 570 021e BD46     	 mov sp,r7
 571              	.LCFI32:
 572              	 .cfi_def_cfa_register 13
 573              	 
 574 0220 80BC     	 pop {r7}
 575              	.LCFI33:
 576              	 .cfi_restore 7
 577              	 .cfi_def_cfa_offset 0
 578 0222 7047     	 bx lr
 579              	.L52:
 580              	 .align 2
 581              	.L51:
 582 0224 001BB700 	 .word 12000000
 583 0228 00B4C404 	 .word 80000000
 584 022c 00093D00 	 .word 4000000
 585 0230 40420F00 	 .word 1000000
 586 0234 38C10100 	 .word 115000
 587              	 .cfi_endproc
 588              	.LFE129:
 590              	 .align 1
 591              	 .syntax unified
 592              	 .thumb
 593              	 .thumb_func
 594              	 .fpu softvfp
 596              	osc_wait_ready:
 597              	.LFB130:
 598              	 .file 5 "../../../platform/common/services/clock/osc.h"
   1:../../../platform/common/services/clock/osc.h **** /**
   2:../../../platform/common/services/clock/osc.h ****  * \file
   3:../../../platform/common/services/clock/osc.h ****  *
   4:../../../platform/common/services/clock/osc.h ****  * \brief Oscillator management
   5:../../../platform/common/services/clock/osc.h ****  *
   6:../../../platform/common/services/clock/osc.h ****  * Copyright (c) 2010-2014 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/osc.h ****  *
   8:../../../platform/common/services/clock/osc.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/osc.h ****  *
  10:../../../platform/common/services/clock/osc.h ****  * \page License
  11:../../../platform/common/services/clock/osc.h ****  *
  12:../../../platform/common/services/clock/osc.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/osc.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/osc.h ****  *
  15:../../../platform/common/services/clock/osc.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/osc.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/osc.h ****  *
  18:../../../platform/common/services/clock/osc.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/osc.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/osc.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/osc.h ****  *
  22:../../../platform/common/services/clock/osc.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/osc.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/osc.h ****  *
  25:../../../platform/common/services/clock/osc.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/osc.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/osc.h ****  *
  28:../../../platform/common/services/clock/osc.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/osc.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/osc.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/osc.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/osc.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/osc.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/osc.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/osc.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/osc.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/osc.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/osc.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/osc.h ****  *
  40:../../../platform/common/services/clock/osc.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/osc.h ****  *
  42:../../../platform/common/services/clock/osc.h ****  */
  43:../../../platform/common/services/clock/osc.h **** #ifndef OSC_H_INCLUDED
  44:../../../platform/common/services/clock/osc.h **** #define OSC_H_INCLUDED
  45:../../../platform/common/services/clock/osc.h **** 
  46:../../../platform/common/services/clock/osc.h **** #include "parts.h"
  47:../../../platform/common/services/clock/osc.h **** #include "conf_clock.h"
  48:../../../platform/common/services/clock/osc.h **** 
  49:../../../platform/common/services/clock/osc.h **** #if SAM3S
  50:../../../platform/common/services/clock/osc.h **** # include "sam3s/osc.h"
  51:../../../platform/common/services/clock/osc.h **** #elif SAM3XA
  52:../../../platform/common/services/clock/osc.h **** # include "sam3x/osc.h"
  53:../../../platform/common/services/clock/osc.h **** #elif SAM3U
  54:../../../platform/common/services/clock/osc.h **** # include "sam3u/osc.h"
  55:../../../platform/common/services/clock/osc.h **** #elif SAM3N
  56:../../../platform/common/services/clock/osc.h **** # include "sam3n/osc.h"
  57:../../../platform/common/services/clock/osc.h **** #elif SAM4S
  58:../../../platform/common/services/clock/osc.h **** # include "sam4s/osc.h"
  59:../../../platform/common/services/clock/osc.h **** #elif SAM4E
  60:../../../platform/common/services/clock/osc.h **** # include "sam4e/osc.h"
  61:../../../platform/common/services/clock/osc.h **** #elif SAM4C
  62:../../../platform/common/services/clock/osc.h **** # include "sam4c/osc.h"
  63:../../../platform/common/services/clock/osc.h **** #elif SAM4CM
  64:../../../platform/common/services/clock/osc.h **** # include "sam4cm/osc.h"
  65:../../../platform/common/services/clock/osc.h **** #elif SAM4CP
  66:../../../platform/common/services/clock/osc.h **** # include "sam4cp/osc.h"
  67:../../../platform/common/services/clock/osc.h **** #elif SAM4L
  68:../../../platform/common/services/clock/osc.h **** # include "sam4l/osc.h"
  69:../../../platform/common/services/clock/osc.h **** #elif SAM4N
  70:../../../platform/common/services/clock/osc.h **** # include "sam4n/osc.h"
  71:../../../platform/common/services/clock/osc.h **** #elif SAMG
  72:../../../platform/common/services/clock/osc.h **** # include "samg/osc.h"
  73:../../../platform/common/services/clock/osc.h **** #elif (UC3A0 || UC3A1)
  74:../../../platform/common/services/clock/osc.h **** # include "uc3a0_a1/osc.h"
  75:../../../platform/common/services/clock/osc.h **** #elif UC3A3
  76:../../../platform/common/services/clock/osc.h **** # include "uc3a3_a4/osc.h"
  77:../../../platform/common/services/clock/osc.h **** #elif UC3B
  78:../../../platform/common/services/clock/osc.h **** # include "uc3b0_b1/osc.h"
  79:../../../platform/common/services/clock/osc.h **** #elif UC3C
  80:../../../platform/common/services/clock/osc.h **** # include "uc3c/osc.h"
  81:../../../platform/common/services/clock/osc.h **** #elif UC3D
  82:../../../platform/common/services/clock/osc.h **** # include "uc3d/osc.h"
  83:../../../platform/common/services/clock/osc.h **** #elif UC3L
  84:../../../platform/common/services/clock/osc.h **** # include "uc3l/osc.h"
  85:../../../platform/common/services/clock/osc.h **** #elif XMEGA
  86:../../../platform/common/services/clock/osc.h **** # include "xmega/osc.h"
  87:../../../platform/common/services/clock/osc.h **** #else
  88:../../../platform/common/services/clock/osc.h **** # error Unsupported chip type
  89:../../../platform/common/services/clock/osc.h **** #endif
  90:../../../platform/common/services/clock/osc.h **** 
  91:../../../platform/common/services/clock/osc.h **** /**
  92:../../../platform/common/services/clock/osc.h ****  * \ingroup clk_group
  93:../../../platform/common/services/clock/osc.h ****  * \defgroup osc_group Oscillator Management
  94:../../../platform/common/services/clock/osc.h ****  *
  95:../../../platform/common/services/clock/osc.h ****  * This group contains functions and definitions related to configuring
  96:../../../platform/common/services/clock/osc.h ****  * and enabling/disabling on-chip oscillators. Internal RC-oscillators,
  97:../../../platform/common/services/clock/osc.h ****  * external crystal oscillators and external clock generators are
  98:../../../platform/common/services/clock/osc.h ****  * supported by this module. What all of these have in common is that
  99:../../../platform/common/services/clock/osc.h ****  * they swing at a fixed, nominal frequency which is normally not
 100:../../../platform/common/services/clock/osc.h ****  * adjustable.
 101:../../../platform/common/services/clock/osc.h ****  *
 102:../../../platform/common/services/clock/osc.h ****  * \par Example: Enabling an oscillator
 103:../../../platform/common/services/clock/osc.h ****  *
 104:../../../platform/common/services/clock/osc.h ****  * The following example demonstrates how to enable the external
 105:../../../platform/common/services/clock/osc.h ****  * oscillator on XMEGA A and wait for it to be ready to use. The
 106:../../../platform/common/services/clock/osc.h ****  * oscillator identifiers are platform-specific, so while the same
 107:../../../platform/common/services/clock/osc.h ****  * procedure is used on all platforms, the parameter to osc_enable()
 108:../../../platform/common/services/clock/osc.h ****  * will be different from device to device.
 109:../../../platform/common/services/clock/osc.h ****  * \code
 110:../../../platform/common/services/clock/osc.h **** 	osc_enable(OSC_ID_XOSC);
 111:../../../platform/common/services/clock/osc.h **** 	osc_wait_ready(OSC_ID_XOSC); \endcode
 112:../../../platform/common/services/clock/osc.h ****  *
 113:../../../platform/common/services/clock/osc.h ****  * \section osc_group_board Board-specific Definitions
 114:../../../platform/common/services/clock/osc.h ****  * If external oscillators are used, the board code must provide the
 115:../../../platform/common/services/clock/osc.h ****  * following definitions for each of those:
 116:../../../platform/common/services/clock/osc.h ****  *   - \b BOARD_<osc name>_HZ: The nominal frequency of the oscillator.
 117:../../../platform/common/services/clock/osc.h ****  *   - \b BOARD_<osc name>_STARTUP_US: The startup time of the
 118:../../../platform/common/services/clock/osc.h ****  *     oscillator in microseconds.
 119:../../../platform/common/services/clock/osc.h ****  *   - \b BOARD_<osc name>_TYPE: The type of oscillator connected, i.e.
 120:../../../platform/common/services/clock/osc.h ****  *     whether it's a crystal or external clock, and sometimes what kind
 121:../../../platform/common/services/clock/osc.h ****  *     of crystal it is. The meaning of this value is platform-specific.
 122:../../../platform/common/services/clock/osc.h ****  *
 123:../../../platform/common/services/clock/osc.h ****  * @{
 124:../../../platform/common/services/clock/osc.h ****  */
 125:../../../platform/common/services/clock/osc.h **** 
 126:../../../platform/common/services/clock/osc.h **** //! \name Oscillator Management
 127:../../../platform/common/services/clock/osc.h **** //@{
 128:../../../platform/common/services/clock/osc.h **** /**
 129:../../../platform/common/services/clock/osc.h ****  * \fn void osc_enable(uint8_t id)
 130:../../../platform/common/services/clock/osc.h ****  * \brief Enable oscillator \a id
 131:../../../platform/common/services/clock/osc.h ****  *
 132:../../../platform/common/services/clock/osc.h ****  * The startup time and mode value is automatically determined based on
 133:../../../platform/common/services/clock/osc.h ****  * definitions in the board code.
 134:../../../platform/common/services/clock/osc.h ****  */
 135:../../../platform/common/services/clock/osc.h **** /**
 136:../../../platform/common/services/clock/osc.h ****  * \fn void osc_disable(uint8_t id)
 137:../../../platform/common/services/clock/osc.h ****  * \brief Disable oscillator \a id
 138:../../../platform/common/services/clock/osc.h ****  */
 139:../../../platform/common/services/clock/osc.h **** /**
 140:../../../platform/common/services/clock/osc.h ****  * \fn osc_is_ready(uint8_t id)
 141:../../../platform/common/services/clock/osc.h ****  * \brief Determine whether oscillator \a id is ready.
 142:../../../platform/common/services/clock/osc.h ****  * \retval true Oscillator \a id is running and ready to use as a clock
 143:../../../platform/common/services/clock/osc.h ****  * source.
 144:../../../platform/common/services/clock/osc.h ****  * \retval false Oscillator \a id is not running.
 145:../../../platform/common/services/clock/osc.h ****  */
 146:../../../platform/common/services/clock/osc.h **** /**
 147:../../../platform/common/services/clock/osc.h ****  * \fn uint32_t osc_get_rate(uint8_t id)
 148:../../../platform/common/services/clock/osc.h ****  * \brief Return the frequency of oscillator \a id in Hz
 149:../../../platform/common/services/clock/osc.h ****  */
 150:../../../platform/common/services/clock/osc.h **** 
 151:../../../platform/common/services/clock/osc.h **** #ifndef __ASSEMBLY__
 152:../../../platform/common/services/clock/osc.h **** 
 153:../../../platform/common/services/clock/osc.h **** /**
 154:../../../platform/common/services/clock/osc.h ****  * \brief Wait until the oscillator identified by \a id is ready
 155:../../../platform/common/services/clock/osc.h ****  *
 156:../../../platform/common/services/clock/osc.h ****  * This function will busy-wait for the oscillator identified by \a id
 157:../../../platform/common/services/clock/osc.h ****  * to become stable and ready to use as a clock source.
 158:../../../platform/common/services/clock/osc.h ****  *
 159:../../../platform/common/services/clock/osc.h ****  * \param id A number identifying the oscillator to wait for.
 160:../../../platform/common/services/clock/osc.h ****  */
 161:../../../platform/common/services/clock/osc.h **** static inline void osc_wait_ready(uint8_t id)
 162:../../../platform/common/services/clock/osc.h **** {
 599              	 .loc 5 162 0
 600              	 .cfi_startproc
 601              	 
 602              	 
 603 0238 80B5     	 push {r7,lr}
 604              	.LCFI34:
 605              	 .cfi_def_cfa_offset 8
 606              	 .cfi_offset 7,-8
 607              	 .cfi_offset 14,-4
 608 023a 82B0     	 sub sp,sp,#8
 609              	.LCFI35:
 610              	 .cfi_def_cfa_offset 16
 611 023c 00AF     	 add r7,sp,#0
 612              	.LCFI36:
 613              	 .cfi_def_cfa_register 7
 614 023e 0346     	 mov r3,r0
 615 0240 FB71     	 strb r3,[r7,#7]
 163:../../../platform/common/services/clock/osc.h **** 	while (!osc_is_ready(id)) {
 616              	 .loc 5 163 0
 617 0242 00BF     	 nop
 618              	.L54:
 619              	 .loc 5 163 0 is_stmt 0 discriminator 1
 620 0244 FB79     	 ldrb r3,[r7,#7]
 621 0246 1846     	 mov r0,r3
 622 0248 FFF75AFF 	 bl osc_is_ready
 623 024c 0346     	 mov r3,r0
 624 024e 83F00103 	 eor r3,r3,#1
 625 0252 DBB2     	 uxtb r3,r3
 626 0254 002B     	 cmp r3,#0
 627 0256 F5D1     	 bne .L54
 164:../../../platform/common/services/clock/osc.h **** 		/* Do nothing */
 165:../../../platform/common/services/clock/osc.h **** 	}
 166:../../../platform/common/services/clock/osc.h **** }
 628              	 .loc 5 166 0 is_stmt 1
 629 0258 00BF     	 nop
 630 025a 0837     	 adds r7,r7,#8
 631              	.LCFI37:
 632              	 .cfi_def_cfa_offset 8
 633 025c BD46     	 mov sp,r7
 634              	.LCFI38:
 635              	 .cfi_def_cfa_register 13
 636              	 
 637 025e 80BD     	 pop {r7,pc}
 638              	 .cfi_endproc
 639              	.LFE130:
 641              	 .align 1
 642              	 .syntax unified
 643              	 .thumb
 644              	 .thumb_func
 645              	 .fpu softvfp
 647              	pll_config_set_option:
 648              	.LFB131:
 649              	 .file 6 "../../../platform/common/services/clock/sam4l/pll.h"
   1:../../../platform/common/services/clock/sam4l/pll.h **** /**
   2:../../../platform/common/services/clock/sam4l/pll.h ****  * \file
   3:../../../platform/common/services/clock/sam4l/pll.h ****  *
   4:../../../platform/common/services/clock/sam4l/pll.h ****  * \brief Chip-specific PLL definitions
   5:../../../platform/common/services/clock/sam4l/pll.h ****  *
   6:../../../platform/common/services/clock/sam4l/pll.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/sam4l/pll.h ****  *
   8:../../../platform/common/services/clock/sam4l/pll.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/sam4l/pll.h ****  *
  10:../../../platform/common/services/clock/sam4l/pll.h ****  * \page License
  11:../../../platform/common/services/clock/sam4l/pll.h ****  *
  12:../../../platform/common/services/clock/sam4l/pll.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/sam4l/pll.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/sam4l/pll.h ****  *
  15:../../../platform/common/services/clock/sam4l/pll.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/sam4l/pll.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/sam4l/pll.h ****  *
  18:../../../platform/common/services/clock/sam4l/pll.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/sam4l/pll.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/sam4l/pll.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/sam4l/pll.h ****  *
  22:../../../platform/common/services/clock/sam4l/pll.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/sam4l/pll.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/sam4l/pll.h ****  *
  25:../../../platform/common/services/clock/sam4l/pll.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/sam4l/pll.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/sam4l/pll.h ****  *
  28:../../../platform/common/services/clock/sam4l/pll.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/sam4l/pll.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/sam4l/pll.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/sam4l/pll.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/sam4l/pll.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/sam4l/pll.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/sam4l/pll.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/sam4l/pll.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/sam4l/pll.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/sam4l/pll.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/sam4l/pll.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/sam4l/pll.h ****  *
  40:../../../platform/common/services/clock/sam4l/pll.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/sam4l/pll.h ****  *
  42:../../../platform/common/services/clock/sam4l/pll.h ****  */
  43:../../../platform/common/services/clock/sam4l/pll.h **** #ifndef CHIP_PLL_H_INCLUDED
  44:../../../platform/common/services/clock/sam4l/pll.h **** #define CHIP_PLL_H_INCLUDED
  45:../../../platform/common/services/clock/sam4l/pll.h **** 
  46:../../../platform/common/services/clock/sam4l/pll.h **** #ifdef __cplusplus
  47:../../../platform/common/services/clock/sam4l/pll.h **** extern "C" {
  48:../../../platform/common/services/clock/sam4l/pll.h **** #endif
  49:../../../platform/common/services/clock/sam4l/pll.h **** 
  50:../../../platform/common/services/clock/sam4l/pll.h **** #define SCIF0_PLL_VCO_RANGE1_MAX_FREQ   240000000
  51:../../../platform/common/services/clock/sam4l/pll.h **** #define SCIF_PLL0_VCO_RANGE1_MIN_FREQ   160000000
  52:../../../platform/common/services/clock/sam4l/pll.h **** #define SCIF_PLL0_VCO_RANGE0_MAX_FREQ   180000000
  53:../../../platform/common/services/clock/sam4l/pll.h **** #define SCIF_PLL0_VCO_RANGE0_MIN_FREQ    80000000
  54:../../../platform/common/services/clock/sam4l/pll.h **** 
  55:../../../platform/common/services/clock/sam4l/pll.h **** /**
  56:../../../platform/common/services/clock/sam4l/pll.h ****  * \weakgroup pll_group
  57:../../../platform/common/services/clock/sam4l/pll.h ****  * @{
  58:../../../platform/common/services/clock/sam4l/pll.h ****  */
  59:../../../platform/common/services/clock/sam4l/pll.h **** 
  60:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_MAX_STARTUP_CYCLES    (SCIF_PLL_PLLCOUNT_Msk >> SCIF_PLL_PLLCOUNT_Pos)
  61:../../../platform/common/services/clock/sam4l/pll.h **** #define NR_PLLS                   1
  62:../../../platform/common/services/clock/sam4l/pll.h **** 
  63:../../../platform/common/services/clock/sam4l/pll.h **** /**
  64:../../../platform/common/services/clock/sam4l/pll.h ****  * \brief Number of milliseconds to wait for PLL lock
  65:../../../platform/common/services/clock/sam4l/pll.h ****  */
  66:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_TIMEOUT_MS \
  67:../../../platform/common/services/clock/sam4l/pll.h **** 	div_ceil(1000 * (PLL_MAX_STARTUP_CYCLES * 2), OSC_RCSYS_MIN_HZ)
  68:../../../platform/common/services/clock/sam4l/pll.h **** 
  69:../../../platform/common/services/clock/sam4l/pll.h **** /**
  70:../../../platform/common/services/clock/sam4l/pll.h ****  * \note The PLL must run at twice this frequency internally, but the
  71:../../../platform/common/services/clock/sam4l/pll.h ****  * output frequency may be divided by two by setting the PLLOPT[1] bit.
  72:../../../platform/common/services/clock/sam4l/pll.h ****  */
  73:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_MIN_HZ                40000000
  74:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_MAX_HZ                240000000
  75:../../../platform/common/services/clock/sam4l/pll.h **** 
  76:../../../platform/common/services/clock/sam4l/pll.h **** //! \name Chip-specific PLL options
  77:../../../platform/common/services/clock/sam4l/pll.h **** //@{
  78:../../../platform/common/services/clock/sam4l/pll.h **** //! VCO frequency range is 160-240 MHz (80-180 MHz if unset).
  79:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_OPT_VCO_RANGE_HIGH    0
  80:../../../platform/common/services/clock/sam4l/pll.h **** //! Divide output frequency by two
  81:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_OPT_OUTPUT_DIV        1
  82:../../../platform/common/services/clock/sam4l/pll.h **** //! Disable wide-bandwidth mode
  83:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_OPT_WBM_DISABLE       2
  84:../../../platform/common/services/clock/sam4l/pll.h **** //! Number of PLL options
  85:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_NR_OPTIONS            3
  86:../../../platform/common/services/clock/sam4l/pll.h **** //! The threshold above which to set the #PLL_OPT_VCO_RANGE_HIGH option
  87:../../../platform/common/services/clock/sam4l/pll.h **** #define PLL_VCO_LOW_THRESHOLD     ((SCIF_PLL0_VCO_RANGE1_MIN_FREQ \
  88:../../../platform/common/services/clock/sam4l/pll.h **** 	+ SCIF_PLL0_VCO_RANGE0_MAX_FREQ) / 2)
  89:../../../platform/common/services/clock/sam4l/pll.h **** //@}
  90:../../../platform/common/services/clock/sam4l/pll.h **** 
  91:../../../platform/common/services/clock/sam4l/pll.h **** #ifndef __ASSEMBLY__
  92:../../../platform/common/services/clock/sam4l/pll.h **** 
  93:../../../platform/common/services/clock/sam4l/pll.h **** #include <compiler.h>
  94:../../../platform/common/services/clock/sam4l/pll.h **** #include <osc.h>
  95:../../../platform/common/services/clock/sam4l/pll.h **** 
  96:../../../platform/common/services/clock/sam4l/pll.h **** enum pll_source {
  97:../../../platform/common/services/clock/sam4l/pll.h **** 	PLL_SRC_OSC0            = 0,    //!< Oscillator 0
  98:../../../platform/common/services/clock/sam4l/pll.h **** 	PLL_SRC_GCLK9           = 1,    //!< Generic Clock 9
  99:../../../platform/common/services/clock/sam4l/pll.h **** 	PLL_NR_SOURCES,                 //!< Number of PLL sources
 100:../../../platform/common/services/clock/sam4l/pll.h **** };
 101:../../../platform/common/services/clock/sam4l/pll.h **** 
 102:../../../platform/common/services/clock/sam4l/pll.h **** struct pll_config {
 103:../../../platform/common/services/clock/sam4l/pll.h **** 	uint32_t ctrl;
 104:../../../platform/common/services/clock/sam4l/pll.h **** };
 105:../../../platform/common/services/clock/sam4l/pll.h **** 
 106:../../../platform/common/services/clock/sam4l/pll.h **** #define pll_get_default_rate(pll_id)                \
 107:../../../platform/common/services/clock/sam4l/pll.h **** 	((osc_get_rate(CONFIG_PLL ## pll_id ## _SOURCE) \
 108:../../../platform/common/services/clock/sam4l/pll.h **** 	* CONFIG_PLL ## pll_id ## _MUL)                 \
 109:../../../platform/common/services/clock/sam4l/pll.h **** 	/ CONFIG_PLL ## pll_id ## _DIV)
 110:../../../platform/common/services/clock/sam4l/pll.h **** 
 111:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_config_set_option(struct pll_config *cfg,
 112:../../../platform/common/services/clock/sam4l/pll.h **** 		uint32_t option)
 113:../../../platform/common/services/clock/sam4l/pll.h **** {
 650              	 .loc 6 113 0
 651              	 .cfi_startproc
 652              	 
 653              	 
 654              	 
 655 0260 80B4     	 push {r7}
 656              	.LCFI39:
 657              	 .cfi_def_cfa_offset 4
 658              	 .cfi_offset 7,-4
 659 0262 83B0     	 sub sp,sp,#12
 660              	.LCFI40:
 661              	 .cfi_def_cfa_offset 16
 662 0264 00AF     	 add r7,sp,#0
 663              	.LCFI41:
 664              	 .cfi_def_cfa_register 7
 665 0266 7860     	 str r0,[r7,#4]
 666 0268 3960     	 str r1,[r7]
 114:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(option < PLL_NR_OPTIONS);
 115:../../../platform/common/services/clock/sam4l/pll.h **** 
 116:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl |= 1U << (SCIF_PLL_PLLOPT_Pos + option);
 667              	 .loc 6 116 0
 668 026a 7B68     	 ldr r3,[r7,#4]
 669 026c 1A68     	 ldr r2,[r3]
 670 026e 3B68     	 ldr r3,[r7]
 671 0270 0333     	 adds r3,r3,#3
 672 0272 0121     	 movs r1,#1
 673 0274 01FA03F3 	 lsl r3,r1,r3
 674 0278 1A43     	 orrs r2,r2,r3
 675 027a 7B68     	 ldr r3,[r7,#4]
 676 027c 1A60     	 str r2,[r3]
 117:../../../platform/common/services/clock/sam4l/pll.h **** }
 677              	 .loc 6 117 0
 678 027e 00BF     	 nop
 679 0280 0C37     	 adds r7,r7,#12
 680              	.LCFI42:
 681              	 .cfi_def_cfa_offset 4
 682 0282 BD46     	 mov sp,r7
 683              	.LCFI43:
 684              	 .cfi_def_cfa_register 13
 685              	 
 686 0284 80BC     	 pop {r7}
 687              	.LCFI44:
 688              	 .cfi_restore 7
 689              	 .cfi_def_cfa_offset 0
 690 0286 7047     	 bx lr
 691              	 .cfi_endproc
 692              	.LFE131:
 694              	 .align 1
 695              	 .syntax unified
 696              	 .thumb
 697              	 .thumb_func
 698              	 .fpu softvfp
 700              	pll_config_init:
 701              	.LFB133:
 118:../../../platform/common/services/clock/sam4l/pll.h **** 
 119:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_config_clear_option(struct pll_config *cfg,
 120:../../../platform/common/services/clock/sam4l/pll.h **** 		uint32_t option)
 121:../../../platform/common/services/clock/sam4l/pll.h **** {
 122:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(option < PLL_NR_OPTIONS);
 123:../../../platform/common/services/clock/sam4l/pll.h **** 
 124:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl &= ~(1U << (SCIF_PLL_PLLOPT_Pos + option));
 125:../../../platform/common/services/clock/sam4l/pll.h **** }
 126:../../../platform/common/services/clock/sam4l/pll.h **** 
 127:../../../platform/common/services/clock/sam4l/pll.h **** /**
 128:../../../platform/common/services/clock/sam4l/pll.h ****  * The PLL options #PLL_OPT_VCO_RANGE_HIGH and #PLL_OPT_OUTPUT_DIV will
 129:../../../platform/common/services/clock/sam4l/pll.h ****  * be set automatically based on the calculated target frequency.
 130:../../../platform/common/services/clock/sam4l/pll.h ****  */
 131:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_config_init(struct pll_config *cfg,
 132:../../../platform/common/services/clock/sam4l/pll.h **** 		enum pll_source src, uint32_t divide, uint32_t mul)
 133:../../../platform/common/services/clock/sam4l/pll.h **** {
 702              	 .loc 6 133 0
 703              	 .cfi_startproc
 704              	 
 705              	 
 706 0288 80B5     	 push {r7,lr}
 707              	.LCFI45:
 708              	 .cfi_def_cfa_offset 8
 709              	 .cfi_offset 7,-8
 710              	 .cfi_offset 14,-4
 711 028a 86B0     	 sub sp,sp,#24
 712              	.LCFI46:
 713              	 .cfi_def_cfa_offset 32
 714 028c 00AF     	 add r7,sp,#0
 715              	.LCFI47:
 716              	 .cfi_def_cfa_register 7
 717 028e F860     	 str r0,[r7,#12]
 718 0290 7A60     	 str r2,[r7,#4]
 719 0292 3B60     	 str r3,[r7]
 720 0294 0B46     	 mov r3,r1
 721 0296 FB72     	 strb r3,[r7,#11]
 134:../../../platform/common/services/clock/sam4l/pll.h **** #define MUL_MIN    2
 135:../../../platform/common/services/clock/sam4l/pll.h **** #define MUL_MAX    16
 136:../../../platform/common/services/clock/sam4l/pll.h **** #define DIV_MIN    0
 137:../../../platform/common/services/clock/sam4l/pll.h **** #define DIV_MAX    15
 138:../../../platform/common/services/clock/sam4l/pll.h **** 
 139:../../../platform/common/services/clock/sam4l/pll.h **** 	uint32_t vco_hz;
 140:../../../platform/common/services/clock/sam4l/pll.h **** 
 141:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(src < PLL_NR_SOURCES);
 142:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(divide != 0);
 143:../../../platform/common/services/clock/sam4l/pll.h **** 
 144:../../../platform/common/services/clock/sam4l/pll.h **** 	/* Calculate internal VCO frequency */
 145:../../../platform/common/services/clock/sam4l/pll.h **** 	vco_hz = osc_get_rate(src) * mul;
 722              	 .loc 6 145 0
 723 0298 FB7A     	 ldrb r3,[r7,#11]
 724 029a 1846     	 mov r0,r3
 725 029c FFF792FF 	 bl osc_get_rate
 726 02a0 0246     	 mov r2,r0
 727 02a2 3B68     	 ldr r3,[r7]
 728 02a4 03FB02F3 	 mul r3,r3,r2
 729 02a8 7B61     	 str r3,[r7,#20]
 146:../../../platform/common/services/clock/sam4l/pll.h **** 	vco_hz /= divide;
 730              	 .loc 6 146 0
 731 02aa 7A69     	 ldr r2,[r7,#20]
 732 02ac 7B68     	 ldr r3,[r7,#4]
 733 02ae B2FBF3F3 	 udiv r3,r2,r3
 734 02b2 7B61     	 str r3,[r7,#20]
 147:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(vco_hz >= PLL_MIN_HZ);
 148:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(vco_hz <= PLL_MAX_HZ);
 149:../../../platform/common/services/clock/sam4l/pll.h **** 
 150:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl = 0;
 735              	 .loc 6 150 0
 736 02b4 FB68     	 ldr r3,[r7,#12]
 737 02b6 0022     	 movs r2,#0
 738 02b8 1A60     	 str r2,[r3]
 151:../../../platform/common/services/clock/sam4l/pll.h **** 
 152:../../../platform/common/services/clock/sam4l/pll.h **** 	/* Bring the internal VCO frequency up to the minimum value */
 153:../../../platform/common/services/clock/sam4l/pll.h **** 	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
 739              	 .loc 6 153 0
 740 02ba 7B69     	 ldr r3,[r7,#20]
 741 02bc 154A     	 ldr r2,.L59
 742 02be 9342     	 cmp r3,r2
 743 02c0 0CD8     	 bhi .L57
 744              	 .loc 6 153 0 is_stmt 0 discriminator 1
 745 02c2 3B68     	 ldr r3,[r7]
 746 02c4 082B     	 cmp r3,#8
 747 02c6 09D8     	 bhi .L57
 154:../../../platform/common/services/clock/sam4l/pll.h **** 		mul *= 2;
 748              	 .loc 6 154 0 is_stmt 1
 749 02c8 3B68     	 ldr r3,[r7]
 750 02ca 5B00     	 lsls r3,r3,#1
 751 02cc 3B60     	 str r3,[r7]
 155:../../../platform/common/services/clock/sam4l/pll.h **** 		vco_hz *= 2;
 752              	 .loc 6 155 0
 753 02ce 7B69     	 ldr r3,[r7,#20]
 754 02d0 5B00     	 lsls r3,r3,#1
 755 02d2 7B61     	 str r3,[r7,#20]
 156:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_config_set_option(cfg, PLL_OPT_OUTPUT_DIV);
 756              	 .loc 6 156 0
 757 02d4 0121     	 movs r1,#1
 758 02d6 F868     	 ldr r0,[r7,#12]
 759 02d8 FFF7C2FF 	 bl pll_config_set_option
 760              	.L57:
 157:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 158:../../../platform/common/services/clock/sam4l/pll.h **** 
 159:../../../platform/common/services/clock/sam4l/pll.h **** 	/* Set VCO frequency range according to calculated value */
 160:../../../platform/common/services/clock/sam4l/pll.h **** 	if (vco_hz >= PLL_VCO_LOW_THRESHOLD) {
 761              	 .loc 6 160 0
 762 02dc 7B69     	 ldr r3,[r7,#20]
 763 02de 0E4A     	 ldr r2,.L59+4
 764 02e0 9342     	 cmp r3,r2
 765 02e2 03D9     	 bls .L58
 161:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_config_set_option(cfg, PLL_OPT_VCO_RANGE_HIGH);
 766              	 .loc 6 161 0
 767 02e4 0021     	 movs r1,#0
 768 02e6 F868     	 ldr r0,[r7,#12]
 769 02e8 FFF7BAFF 	 bl pll_config_set_option
 770              	.L58:
 162:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 163:../../../platform/common/services/clock/sam4l/pll.h **** 
 164:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(mul > MUL_MIN && mul <= MUL_MAX);
 165:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(divide > DIV_MIN && divide <= DIV_MAX);
 166:../../../platform/common/services/clock/sam4l/pll.h **** 
 167:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl |= ((mul - 1) << SCIF_PLL_PLLMUL_Pos)
 771              	 .loc 6 167 0
 772 02ec FB68     	 ldr r3,[r7,#12]
 773 02ee 1A68     	 ldr r2,[r3]
 774 02f0 3B68     	 ldr r3,[r7]
 775 02f2 013B     	 subs r3,r3,#1
 776 02f4 1904     	 lsls r1,r3,#16
 168:../../../platform/common/services/clock/sam4l/pll.h **** 			| (divide << SCIF_PLL_PLLDIV_Pos)
 777              	 .loc 6 168 0
 778 02f6 7B68     	 ldr r3,[r7,#4]
 779 02f8 1B02     	 lsls r3,r3,#8
 780 02fa 0B43     	 orrs r3,r3,r1
 169:../../../platform/common/services/clock/sam4l/pll.h **** 			| (PLL_MAX_STARTUP_CYCLES << SCIF_PLL_PLLCOUNT_Pos)
 170:../../../platform/common/services/clock/sam4l/pll.h **** 			| (src << SCIF_PLL_PLLOSC_Pos);
 781              	 .loc 6 170 0
 782 02fc F97A     	 ldrb r1,[r7,#11]
 783 02fe 4900     	 lsls r1,r1,#1
 784 0300 0B43     	 orrs r3,r3,r1
 167:../../../platform/common/services/clock/sam4l/pll.h **** 			| (divide << SCIF_PLL_PLLDIV_Pos)
 785              	 .loc 6 167 0
 786 0302 1343     	 orrs r3,r3,r2
 787 0304 43F07C52 	 orr r2,r3,#1056964608
 788 0308 FB68     	 ldr r3,[r7,#12]
 789 030a 1A60     	 str r2,[r3]
 171:../../../platform/common/services/clock/sam4l/pll.h **** }
 790              	 .loc 6 171 0
 791 030c 00BF     	 nop
 792 030e 1837     	 adds r7,r7,#24
 793              	.LCFI48:
 794              	 .cfi_def_cfa_offset 8
 795 0310 BD46     	 mov sp,r7
 796              	.LCFI49:
 797              	 .cfi_def_cfa_register 13
 798              	 
 799 0312 80BD     	 pop {r7,pc}
 800              	.L60:
 801              	 .align 2
 802              	.L59:
 803 0314 FFB3C404 	 .word 79999999
 804 0318 7FFE210A 	 .word 169999999
 805              	 .cfi_endproc
 806              	.LFE133:
 808              	 .align 1
 809              	 .syntax unified
 810              	 .thumb
 811              	 .thumb_func
 812              	 .fpu softvfp
 814              	pll_is_locked:
 815              	.LFB135:
 172:../../../platform/common/services/clock/sam4l/pll.h **** 
 173:../../../platform/common/services/clock/sam4l/pll.h **** #define pll_config_defaults(cfg, pll_id) \
 174:../../../platform/common/services/clock/sam4l/pll.h **** 	pll_config_init(cfg,                 \
 175:../../../platform/common/services/clock/sam4l/pll.h **** 		CONFIG_PLL ## pll_id ## _SOURCE, \
 176:../../../platform/common/services/clock/sam4l/pll.h **** 		CONFIG_PLL ## pll_id ## _DIV,    \
 177:../../../platform/common/services/clock/sam4l/pll.h **** 		CONFIG_PLL ## pll_id ## _MUL)
 178:../../../platform/common/services/clock/sam4l/pll.h **** 
 179:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_config_read(struct pll_config *cfg, uint32_t pll_id)
 180:../../../platform/common/services/clock/sam4l/pll.h **** {
 181:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(pll_id < NR_PLLS);
 182:../../../platform/common/services/clock/sam4l/pll.h **** 
 183:../../../platform/common/services/clock/sam4l/pll.h **** 	cfg->ctrl = SCIF->SCIF_PLL[pll_id].SCIF_PLL;
 184:../../../platform/common/services/clock/sam4l/pll.h **** }
 185:../../../platform/common/services/clock/sam4l/pll.h **** 
 186:../../../platform/common/services/clock/sam4l/pll.h **** extern void pll_config_write(const struct pll_config *cfg, uint32_t pll_id);
 187:../../../platform/common/services/clock/sam4l/pll.h **** extern void pll_enable(const struct pll_config *cfg, uint32_t pll_id);
 188:../../../platform/common/services/clock/sam4l/pll.h **** extern void pll_disable(uint32_t pll_id);
 189:../../../platform/common/services/clock/sam4l/pll.h **** 
 190:../../../platform/common/services/clock/sam4l/pll.h **** static inline bool pll_is_locked(uint32_t pll_id)
 191:../../../platform/common/services/clock/sam4l/pll.h **** {
 816              	 .loc 6 191 0
 817              	 .cfi_startproc
 818              	 
 819              	 
 820              	 
 821 031c 80B4     	 push {r7}
 822              	.LCFI50:
 823              	 .cfi_def_cfa_offset 4
 824              	 .cfi_offset 7,-4
 825 031e 83B0     	 sub sp,sp,#12
 826              	.LCFI51:
 827              	 .cfi_def_cfa_offset 16
 828 0320 00AF     	 add r7,sp,#0
 829              	.LCFI52:
 830              	 .cfi_def_cfa_register 7
 831 0322 7860     	 str r0,[r7,#4]
 192:../../../platform/common/services/clock/sam4l/pll.h **** 	Assert(pll_id < NR_PLLS);
 193:../../../platform/common/services/clock/sam4l/pll.h **** 	return !!(SCIF->SCIF_PCLKSR & (1U << (6 + pll_id)));
 832              	 .loc 6 193 0
 833 0324 084B     	 ldr r3,.L63
 834 0326 5A69     	 ldr r2,[r3,#20]
 835 0328 7B68     	 ldr r3,[r7,#4]
 836 032a 0633     	 adds r3,r3,#6
 837 032c 0121     	 movs r1,#1
 838 032e 01FA03F3 	 lsl r3,r1,r3
 839 0332 1340     	 ands r3,r3,r2
 840 0334 002B     	 cmp r3,#0
 841 0336 14BF     	 ite ne
 842 0338 0123     	 movne r3,#1
 843 033a 0023     	 moveq r3,#0
 844 033c DBB2     	 uxtb r3,r3
 194:../../../platform/common/services/clock/sam4l/pll.h **** }
 845              	 .loc 6 194 0
 846 033e 1846     	 mov r0,r3
 847 0340 0C37     	 adds r7,r7,#12
 848              	.LCFI53:
 849              	 .cfi_def_cfa_offset 4
 850 0342 BD46     	 mov sp,r7
 851              	.LCFI54:
 852              	 .cfi_def_cfa_register 13
 853              	 
 854 0344 80BC     	 pop {r7}
 855              	.LCFI55:
 856              	 .cfi_restore 7
 857              	 .cfi_def_cfa_offset 0
 858 0346 7047     	 bx lr
 859              	.L64:
 860              	 .align 2
 861              	.L63:
 862 0348 00080E40 	 .word 1074661376
 863              	 .cfi_endproc
 864              	.LFE135:
 866              	 .align 1
 867              	 .syntax unified
 868              	 .thumb
 869              	 .thumb_func
 870              	 .fpu softvfp
 872              	pll_enable_source:
 873              	.LFB136:
 195:../../../platform/common/services/clock/sam4l/pll.h **** 
 196:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_enable_source(enum pll_source src)
 197:../../../platform/common/services/clock/sam4l/pll.h **** {
 874              	 .loc 6 197 0
 875              	 .cfi_startproc
 876              	 
 877              	 
 878 034c 80B5     	 push {r7,lr}
 879              	.LCFI56:
 880              	 .cfi_def_cfa_offset 8
 881              	 .cfi_offset 7,-8
 882              	 .cfi_offset 14,-4
 883 034e 82B0     	 sub sp,sp,#8
 884              	.LCFI57:
 885              	 .cfi_def_cfa_offset 16
 886 0350 00AF     	 add r7,sp,#0
 887              	.LCFI58:
 888              	 .cfi_def_cfa_register 7
 889 0352 0346     	 mov r3,r0
 890 0354 FB71     	 strb r3,[r7,#7]
 198:../../../platform/common/services/clock/sam4l/pll.h **** 	switch (src) {
 891              	 .loc 6 198 0
 892 0356 FB79     	 ldrb r3,[r7,#7]
 893 0358 002B     	 cmp r3,#0
 894 035a 00D0     	 beq .L67
 199:../../../platform/common/services/clock/sam4l/pll.h **** 	case PLL_SRC_OSC0:
 200:../../../platform/common/services/clock/sam4l/pll.h **** 		if (!osc_is_ready(OSC_ID_OSC0)) {
 201:../../../platform/common/services/clock/sam4l/pll.h **** 			osc_enable(OSC_ID_OSC0);
 202:../../../platform/common/services/clock/sam4l/pll.h **** 			osc_wait_ready(OSC_ID_OSC0);
 203:../../../platform/common/services/clock/sam4l/pll.h **** 		}
 204:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 205:../../../platform/common/services/clock/sam4l/pll.h **** #ifdef CONFIG_GCLK9_SOURCE
 206:../../../platform/common/services/clock/sam4l/pll.h **** 	case PLL_SRC_GCLK9:
 207:../../../platform/common/services/clock/sam4l/pll.h **** 		SCIF->SCIF_GCCTRL[9].SCIF_GCCTRL =
 208:../../../platform/common/services/clock/sam4l/pll.h **** 			SCIF_GCCTRL_OSCSEL(CONFIG_GCLK9_SOURCE) |
 209:../../../platform/common/services/clock/sam4l/pll.h **** 			SCIF_GCCTRL_CEN;
 210:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 211:../../../platform/common/services/clock/sam4l/pll.h **** #endif
 212:../../../platform/common/services/clock/sam4l/pll.h **** 	default:
 213:../../../platform/common/services/clock/sam4l/pll.h **** 		Assert(false);
 214:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 895              	 .loc 6 214 0
 896 035c 0FE0     	 b .L69
 897              	.L67:
 200:../../../platform/common/services/clock/sam4l/pll.h **** 			osc_enable(OSC_ID_OSC0);
 898              	 .loc 6 200 0
 899 035e 0020     	 movs r0,#0
 900 0360 FFF7CEFE 	 bl osc_is_ready
 901 0364 0346     	 mov r3,r0
 902 0366 83F00103 	 eor r3,r3,#1
 903 036a DBB2     	 uxtb r3,r3
 904 036c 002B     	 cmp r3,#0
 905 036e 05D0     	 beq .L70
 201:../../../platform/common/services/clock/sam4l/pll.h **** 			osc_wait_ready(OSC_ID_OSC0);
 906              	 .loc 6 201 0
 907 0370 0020     	 movs r0,#0
 908 0372 FFF787FE 	 bl osc_enable
 202:../../../platform/common/services/clock/sam4l/pll.h **** 		}
 909              	 .loc 6 202 0
 910 0376 0020     	 movs r0,#0
 911 0378 FFF75EFF 	 bl osc_wait_ready
 912              	.L70:
 204:../../../platform/common/services/clock/sam4l/pll.h **** #ifdef CONFIG_GCLK9_SOURCE
 913              	 .loc 6 204 0
 914 037c 00BF     	 nop
 915              	.L69:
 215:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 216:../../../platform/common/services/clock/sam4l/pll.h **** }
 916              	 .loc 6 216 0
 917 037e 00BF     	 nop
 918 0380 0837     	 adds r7,r7,#8
 919              	.LCFI59:
 920              	 .cfi_def_cfa_offset 8
 921 0382 BD46     	 mov sp,r7
 922              	.LCFI60:
 923              	 .cfi_def_cfa_register 13
 924              	 
 925 0384 80BD     	 pop {r7,pc}
 926              	 .cfi_endproc
 927              	.LFE136:
 929              	 .align 1
 930              	 .syntax unified
 931              	 .thumb
 932              	 .thumb_func
 933              	 .fpu softvfp
 935              	pll_enable_config_defaults:
 936              	.LFB137:
 217:../../../platform/common/services/clock/sam4l/pll.h **** 
 218:../../../platform/common/services/clock/sam4l/pll.h **** static inline void pll_enable_config_defaults(uint32_t pll_id)
 219:../../../platform/common/services/clock/sam4l/pll.h **** {
 937              	 .loc 6 219 0
 938              	 .cfi_startproc
 939              	 
 940              	 
 941 0386 80B5     	 push {r7,lr}
 942              	.LCFI61:
 943              	 .cfi_def_cfa_offset 8
 944              	 .cfi_offset 7,-8
 945              	 .cfi_offset 14,-4
 946 0388 84B0     	 sub sp,sp,#16
 947              	.LCFI62:
 948              	 .cfi_def_cfa_offset 24
 949 038a 00AF     	 add r7,sp,#0
 950              	.LCFI63:
 951              	 .cfi_def_cfa_register 7
 952 038c 7860     	 str r0,[r7,#4]
 220:../../../platform/common/services/clock/sam4l/pll.h **** 	struct pll_config pllcfg;
 221:../../../platform/common/services/clock/sam4l/pll.h **** 
 222:../../../platform/common/services/clock/sam4l/pll.h **** 	if (pll_is_locked(pll_id)) {
 953              	 .loc 6 222 0
 954 038e 7868     	 ldr r0,[r7,#4]
 955 0390 FFF7C4FF 	 bl pll_is_locked
 956 0394 0346     	 mov r3,r0
 957 0396 002B     	 cmp r3,#0
 958 0398 1FD1     	 bne .L78
 223:../../../platform/common/services/clock/sam4l/pll.h **** 		return; // Pll already running
 224:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 225:../../../platform/common/services/clock/sam4l/pll.h **** 
 226:../../../platform/common/services/clock/sam4l/pll.h **** 	switch (pll_id) {
 959              	 .loc 6 226 0
 960 039a 7B68     	 ldr r3,[r7,#4]
 961 039c 002B     	 cmp r3,#0
 962 039e 00D0     	 beq .L75
 227:../../../platform/common/services/clock/sam4l/pll.h **** #ifdef CONFIG_PLL0_SOURCE
 228:../../../platform/common/services/clock/sam4l/pll.h **** 	case 0:
 229:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_enable_source(CONFIG_PLL0_SOURCE);
 230:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_config_init(&pllcfg,
 231:../../../platform/common/services/clock/sam4l/pll.h **** 				CONFIG_PLL0_SOURCE,
 232:../../../platform/common/services/clock/sam4l/pll.h **** 				CONFIG_PLL0_DIV,
 233:../../../platform/common/services/clock/sam4l/pll.h **** 				CONFIG_PLL0_MUL);
 234:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 235:../../../platform/common/services/clock/sam4l/pll.h **** 
 236:../../../platform/common/services/clock/sam4l/pll.h **** #endif
 237:../../../platform/common/services/clock/sam4l/pll.h **** 	default:
 238:../../../platform/common/services/clock/sam4l/pll.h **** 		Assert(false);
 239:../../../platform/common/services/clock/sam4l/pll.h **** 		break;
 963              	 .loc 6 239 0
 964 03a0 0AE0     	 b .L76
 965              	.L75:
 229:../../../platform/common/services/clock/sam4l/pll.h **** 		pll_config_init(&pllcfg,
 966              	 .loc 6 229 0
 967 03a2 0020     	 movs r0,#0
 968 03a4 FFF7D2FF 	 bl pll_enable_source
 230:../../../platform/common/services/clock/sam4l/pll.h **** 				CONFIG_PLL0_SOURCE,
 969              	 .loc 6 230 0
 970 03a8 07F10C00 	 add r0,r7,#12
 971 03ac 1023     	 movs r3,#16
 972 03ae 0422     	 movs r2,#4
 973 03b0 0021     	 movs r1,#0
 974 03b2 FFF769FF 	 bl pll_config_init
 234:../../../platform/common/services/clock/sam4l/pll.h **** 
 975              	 .loc 6 234 0
 976 03b6 00BF     	 nop
 977              	.L76:
 240:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 241:../../../platform/common/services/clock/sam4l/pll.h **** 	pll_enable(&pllcfg, pll_id);
 978              	 .loc 6 241 0
 979 03b8 07F10C03 	 add r3,r7,#12
 980 03bc 7968     	 ldr r1,[r7,#4]
 981 03be 1846     	 mov r0,r3
 982 03c0 084B     	 ldr r3,.L79
 983 03c2 9847     	 blx r3
 984              	.LVL6:
 242:../../../platform/common/services/clock/sam4l/pll.h **** 	while (!pll_is_locked(pll_id));
 985              	 .loc 6 242 0
 986 03c4 00BF     	 nop
 987              	.L77:
 988              	 .loc 6 242 0 is_stmt 0 discriminator 1
 989 03c6 7868     	 ldr r0,[r7,#4]
 990 03c8 FFF7A8FF 	 bl pll_is_locked
 991 03cc 0346     	 mov r3,r0
 992 03ce 83F00103 	 eor r3,r3,#1
 993 03d2 DBB2     	 uxtb r3,r3
 994 03d4 002B     	 cmp r3,#0
 995 03d6 F6D1     	 bne .L77
 996 03d8 00E0     	 b .L71
 997              	.L78:
 223:../../../platform/common/services/clock/sam4l/pll.h **** 	}
 998              	 .loc 6 223 0 is_stmt 1
 999 03da 00BF     	 nop
 1000              	.L71:
 243:../../../platform/common/services/clock/sam4l/pll.h **** }
 1001              	 .loc 6 243 0
 1002 03dc 1037     	 adds r7,r7,#16
 1003              	.LCFI64:
 1004              	 .cfi_def_cfa_offset 8
 1005 03de BD46     	 mov sp,r7
 1006              	.LCFI65:
 1007              	 .cfi_def_cfa_register 13
 1008              	 
 1009 03e0 80BD     	 pop {r7,pc}
 1010              	.L80:
 1011 03e2 00BF     	 .align 2
 1012              	.L79:
 1013 03e4 00000000 	 .word pll_enable
 1014              	 .cfi_endproc
 1015              	.LFE137:
 1017              	 .align 1
 1018              	 .syntax unified
 1019              	 .thumb
 1020              	 .thumb_func
 1021              	 .fpu softvfp
 1023              	genclk_config_defaults:
 1024              	.LFB139:
 1025              	 .file 7 "../../../platform/common/services/clock/sam4l/genclk.h"
   1:../../../platform/common/services/clock/sam4l/genclk.h **** /**
   2:../../../platform/common/services/clock/sam4l/genclk.h ****  * \file
   3:../../../platform/common/services/clock/sam4l/genclk.h ****  *
   4:../../../platform/common/services/clock/sam4l/genclk.h ****  * \brief Chip-specific generic clock management
   5:../../../platform/common/services/clock/sam4l/genclk.h ****  *
   6:../../../platform/common/services/clock/sam4l/genclk.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/sam4l/genclk.h ****  *
   8:../../../platform/common/services/clock/sam4l/genclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  10:../../../platform/common/services/clock/sam4l/genclk.h ****  * \page License
  11:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  12:../../../platform/common/services/clock/sam4l/genclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/sam4l/genclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  15:../../../platform/common/services/clock/sam4l/genclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/sam4l/genclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  18:../../../platform/common/services/clock/sam4l/genclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/sam4l/genclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/sam4l/genclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  22:../../../platform/common/services/clock/sam4l/genclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/sam4l/genclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  25:../../../platform/common/services/clock/sam4l/genclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/sam4l/genclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  28:../../../platform/common/services/clock/sam4l/genclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/sam4l/genclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/sam4l/genclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/sam4l/genclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/sam4l/genclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/sam4l/genclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/sam4l/genclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/sam4l/genclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/sam4l/genclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/sam4l/genclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/sam4l/genclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  40:../../../platform/common/services/clock/sam4l/genclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/sam4l/genclk.h ****  *
  42:../../../platform/common/services/clock/sam4l/genclk.h ****  */
  43:../../../platform/common/services/clock/sam4l/genclk.h **** #ifndef CHIP_GENCLK_H_INCLUDED
  44:../../../platform/common/services/clock/sam4l/genclk.h **** #define CHIP_GENCLK_H_INCLUDED
  45:../../../platform/common/services/clock/sam4l/genclk.h **** 
  46:../../../platform/common/services/clock/sam4l/genclk.h **** #ifdef __cplusplus
  47:../../../platform/common/services/clock/sam4l/genclk.h **** extern "C" {
  48:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
  49:../../../platform/common/services/clock/sam4l/genclk.h **** 
  50:../../../platform/common/services/clock/sam4l/genclk.h **** // dfll.h is not included to avoid a circular dependency.
  51:../../../platform/common/services/clock/sam4l/genclk.h **** extern void dfll_enable_config_defaults(uint32_t dfll_id);
  52:../../../platform/common/services/clock/sam4l/genclk.h **** 
  53:../../../platform/common/services/clock/sam4l/genclk.h **** /**
  54:../../../platform/common/services/clock/sam4l/genclk.h ****  * \weakgroup genclk_group
  55:../../../platform/common/services/clock/sam4l/genclk.h ****  * @{
  56:../../../platform/common/services/clock/sam4l/genclk.h ****  */
  57:../../../platform/common/services/clock/sam4l/genclk.h **** 
  58:../../../platform/common/services/clock/sam4l/genclk.h **** //! \name Chip-specific generic clock definitions
  59:../../../platform/common/services/clock/sam4l/genclk.h **** //@{
  60:../../../platform/common/services/clock/sam4l/genclk.h **** 
  61:../../../platform/common/services/clock/sam4l/genclk.h **** #define GENCLK_DIV_MAX          256
  62:../../../platform/common/services/clock/sam4l/genclk.h **** 
  63:../../../platform/common/services/clock/sam4l/genclk.h **** #ifndef __ASSEMBLY__
  64:../../../platform/common/services/clock/sam4l/genclk.h **** 
  65:../../../platform/common/services/clock/sam4l/genclk.h **** #include <compiler.h>
  66:../../../platform/common/services/clock/sam4l/genclk.h **** #include <osc.h>
  67:../../../platform/common/services/clock/sam4l/genclk.h **** #include <pll.h>
  68:../../../platform/common/services/clock/sam4l/genclk.h **** 
  69:../../../platform/common/services/clock/sam4l/genclk.h **** enum genclk_source {
  70:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RCSYS        = 0,    //!< System RC oscillator
  71:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_OSC32K       = 1,    //!< 32 kHz oscillator
  72:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_DFLL         = 2,    //!< DFLL
  73:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_OSC0         = 3,    //!< Oscillator 0
  74:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RC80M        = 4,    //!< 80 MHz RC oscillator
  75:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RCFAST       = 5,    //!< 4-8-12 MHz RC oscillator
  76:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RC1M         = 6,    //!< 1 MHz RC oscillator
  77:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_CPU      = 7,    //!< CPU clock
  78:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_HSB      = 8,    //!< High Speed Bus clock
  79:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_PBA      = 9,    //!< Peripheral Bus A clock
  80:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_PBB      = 10,   //!< Peripheral Bus B clock
  81:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_PBC      = 11,   //!< Peripheral Bus C clock
  82:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_PBD      = 12,   //!< Peripheral Bus D clock
  83:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_RC32K        = 13,   //!< 32 kHz RC oscillator
  84:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_CLK_1K       = 15,   //!< 1 kHz output from OSC32K
  85:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_PLL0         = 16,   //!< PLL0
  86:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_HRPCLK       = 17,   //!< High resolution prescaler
  87:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_FPCLK        = 18,   //!< Fractional prescaler
  88:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_GCLKIN0      = 19,   //!< GCLKIN0
  89:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_GCLKIN1      = 20,   //!< GCLKIN1
  90:../../../platform/common/services/clock/sam4l/genclk.h **** 	GENCLK_SRC_GCLK11       = 21,   //!< GCLK11
  91:../../../platform/common/services/clock/sam4l/genclk.h **** };
  92:../../../platform/common/services/clock/sam4l/genclk.h **** 
  93:../../../platform/common/services/clock/sam4l/genclk.h **** //@}
  94:../../../platform/common/services/clock/sam4l/genclk.h **** 
  95:../../../platform/common/services/clock/sam4l/genclk.h **** struct genclk_config {
  96:../../../platform/common/services/clock/sam4l/genclk.h **** 	uint32_t ctrl;
  97:../../../platform/common/services/clock/sam4l/genclk.h **** };
  98:../../../platform/common/services/clock/sam4l/genclk.h **** 
  99:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_defaults(struct genclk_config *cfg,
 100:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t id)
 101:../../../platform/common/services/clock/sam4l/genclk.h **** {
 1026              	 .loc 7 101 0
 1027              	 .cfi_startproc
 1028              	 
 1029              	 
 1030              	 
 1031 03e8 80B4     	 push {r7}
 1032              	.LCFI66:
 1033              	 .cfi_def_cfa_offset 4
 1034              	 .cfi_offset 7,-4
 1035 03ea 83B0     	 sub sp,sp,#12
 1036              	.LCFI67:
 1037              	 .cfi_def_cfa_offset 16
 1038 03ec 00AF     	 add r7,sp,#0
 1039              	.LCFI68:
 1040              	 .cfi_def_cfa_register 7
 1041 03ee 7860     	 str r0,[r7,#4]
 1042 03f0 3960     	 str r1,[r7]
 102:../../../platform/common/services/clock/sam4l/genclk.h **** 	UNUSED(id);
 103:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl = 0;
 1043              	 .loc 7 103 0
 1044 03f2 7B68     	 ldr r3,[r7,#4]
 1045 03f4 0022     	 movs r2,#0
 1046 03f6 1A60     	 str r2,[r3]
 104:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1047              	 .loc 7 104 0
 1048 03f8 00BF     	 nop
 1049 03fa 0C37     	 adds r7,r7,#12
 1050              	.LCFI69:
 1051              	 .cfi_def_cfa_offset 4
 1052 03fc BD46     	 mov sp,r7
 1053              	.LCFI70:
 1054              	 .cfi_def_cfa_register 13
 1055              	 
 1056 03fe 80BC     	 pop {r7}
 1057              	.LCFI71:
 1058              	 .cfi_restore 7
 1059              	 .cfi_def_cfa_offset 0
 1060 0400 7047     	 bx lr
 1061              	 .cfi_endproc
 1062              	.LFE139:
 1064              	 .align 1
 1065              	 .syntax unified
 1066              	 .thumb
 1067              	 .thumb_func
 1068              	 .fpu softvfp
 1070              	genclk_config_set_source:
 1071              	.LFB142:
 105:../../../platform/common/services/clock/sam4l/genclk.h **** 
 106:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_read(struct genclk_config *cfg,
 107:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t id)
 108:../../../platform/common/services/clock/sam4l/genclk.h **** {
 109:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl = SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL;
 110:../../../platform/common/services/clock/sam4l/genclk.h **** }
 111:../../../platform/common/services/clock/sam4l/genclk.h **** 
 112:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_write(const struct genclk_config *cfg,
 113:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t id)
 114:../../../platform/common/services/clock/sam4l/genclk.h **** {
 115:../../../platform/common/services/clock/sam4l/genclk.h **** 	SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL = cfg->ctrl;
 116:../../../platform/common/services/clock/sam4l/genclk.h **** }
 117:../../../platform/common/services/clock/sam4l/genclk.h **** 
 118:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_set_source(struct genclk_config *cfg,
 119:../../../platform/common/services/clock/sam4l/genclk.h **** 		enum genclk_source src)
 120:../../../platform/common/services/clock/sam4l/genclk.h **** {
 1072              	 .loc 7 120 0
 1073              	 .cfi_startproc
 1074              	 
 1075              	 
 1076              	 
 1077 0402 80B4     	 push {r7}
 1078              	.LCFI72:
 1079              	 .cfi_def_cfa_offset 4
 1080              	 .cfi_offset 7,-4
 1081 0404 83B0     	 sub sp,sp,#12
 1082              	.LCFI73:
 1083              	 .cfi_def_cfa_offset 16
 1084 0406 00AF     	 add r7,sp,#0
 1085              	.LCFI74:
 1086              	 .cfi_def_cfa_register 7
 1087 0408 7860     	 str r0,[r7,#4]
 1088 040a 0B46     	 mov r3,r1
 1089 040c FB70     	 strb r3,[r7,#3]
 121:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl = (cfg->ctrl & ~SCIF_GCCTRL_OSCSEL_Msk)
 1090              	 .loc 7 121 0
 1091 040e 7B68     	 ldr r3,[r7,#4]
 1092 0410 1B68     	 ldr r3,[r3]
 1093 0412 23F4F852 	 bic r2,r3,#7936
 122:../../../platform/common/services/clock/sam4l/genclk.h **** 			| SCIF_GCCTRL_OSCSEL(src);
 1094              	 .loc 7 122 0
 1095 0416 FB78     	 ldrb r3,[r7,#3]
 1096 0418 1B02     	 lsls r3,r3,#8
 1097 041a 03F4F853 	 and r3,r3,#7936
 1098 041e 1A43     	 orrs r2,r2,r3
 121:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl = (cfg->ctrl & ~SCIF_GCCTRL_OSCSEL_Msk)
 1099              	 .loc 7 121 0
 1100 0420 7B68     	 ldr r3,[r7,#4]
 1101 0422 1A60     	 str r2,[r3]
 123:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1102              	 .loc 7 123 0
 1103 0424 00BF     	 nop
 1104 0426 0C37     	 adds r7,r7,#12
 1105              	.LCFI75:
 1106              	 .cfi_def_cfa_offset 4
 1107 0428 BD46     	 mov sp,r7
 1108              	.LCFI76:
 1109              	 .cfi_def_cfa_register 13
 1110              	 
 1111 042a 80BC     	 pop {r7}
 1112              	.LCFI77:
 1113              	 .cfi_restore 7
 1114              	 .cfi_def_cfa_offset 0
 1115 042c 7047     	 bx lr
 1116              	 .cfi_endproc
 1117              	.LFE142:
 1119              	 .align 1
 1120              	 .syntax unified
 1121              	 .thumb
 1122              	 .thumb_func
 1123              	 .fpu softvfp
 1125              	genclk_config_set_divider:
 1126              	.LFB143:
 124:../../../platform/common/services/clock/sam4l/genclk.h **** 
 125:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_config_set_divider(struct genclk_config *cfg,
 126:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t divider)
 127:../../../platform/common/services/clock/sam4l/genclk.h **** {
 1127              	 .loc 7 127 0
 1128              	 .cfi_startproc
 1129              	 
 1130              	 
 1131              	 
 1132 042e 80B4     	 push {r7}
 1133              	.LCFI78:
 1134              	 .cfi_def_cfa_offset 4
 1135              	 .cfi_offset 7,-4
 1136 0430 83B0     	 sub sp,sp,#12
 1137              	.LCFI79:
 1138              	 .cfi_def_cfa_offset 16
 1139 0432 00AF     	 add r7,sp,#0
 1140              	.LCFI80:
 1141              	 .cfi_def_cfa_register 7
 1142 0434 7860     	 str r0,[r7,#4]
 1143 0436 3960     	 str r1,[r7]
 128:../../../platform/common/services/clock/sam4l/genclk.h **** 	Assert(divider > 0 && divider <= GENCLK_DIV_MAX);
 129:../../../platform/common/services/clock/sam4l/genclk.h **** 
 130:../../../platform/common/services/clock/sam4l/genclk.h **** 	/* Clear all the bits we're about to modify */
 131:../../../platform/common/services/clock/sam4l/genclk.h **** 	cfg->ctrl &= ~(SCIF_GCCTRL_DIVEN
 1144              	 .loc 7 131 0
 1145 0438 7B68     	 ldr r3,[r7,#4]
 1146 043a 1A68     	 ldr r2,[r3]
 1147 043c 4FF6FD73 	 movw r3,#65533
 1148 0440 1340     	 ands r3,r3,r2
 1149 0442 7A68     	 ldr r2,[r7,#4]
 1150 0444 1360     	 str r3,[r2]
 132:../../../platform/common/services/clock/sam4l/genclk.h **** 			| SCIF_GCCTRL_DIV_Msk);
 133:../../../platform/common/services/clock/sam4l/genclk.h **** 
 134:../../../platform/common/services/clock/sam4l/genclk.h **** 	if (divider > 1) {
 1151              	 .loc 7 134 0
 1152 0446 3B68     	 ldr r3,[r7]
 1153 0448 012B     	 cmp r3,#1
 1154 044a 0FD9     	 bls .L85
 135:../../../platform/common/services/clock/sam4l/genclk.h **** 		cfg->ctrl |= SCIF_GCCTRL_DIVEN;
 1155              	 .loc 7 135 0
 1156 044c 7B68     	 ldr r3,[r7,#4]
 1157 044e 1B68     	 ldr r3,[r3]
 1158 0450 43F00202 	 orr r2,r3,#2
 1159 0454 7B68     	 ldr r3,[r7,#4]
 1160 0456 1A60     	 str r2,[r3]
 136:../../../platform/common/services/clock/sam4l/genclk.h **** 		cfg->ctrl |= SCIF_GCCTRL_DIV(((divider + 1) / 2) - 1);
 1161              	 .loc 7 136 0
 1162 0458 7B68     	 ldr r3,[r7,#4]
 1163 045a 1A68     	 ldr r2,[r3]
 1164 045c 3B68     	 ldr r3,[r7]
 1165 045e 0133     	 adds r3,r3,#1
 1166 0460 5B08     	 lsrs r3,r3,#1
 1167 0462 013B     	 subs r3,r3,#1
 1168 0464 1B04     	 lsls r3,r3,#16
 1169 0466 1A43     	 orrs r2,r2,r3
 1170 0468 7B68     	 ldr r3,[r7,#4]
 1171 046a 1A60     	 str r2,[r3]
 1172              	.L85:
 137:../../../platform/common/services/clock/sam4l/genclk.h **** 	}
 138:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1173              	 .loc 7 138 0
 1174 046c 00BF     	 nop
 1175 046e 0C37     	 adds r7,r7,#12
 1176              	.LCFI81:
 1177              	 .cfi_def_cfa_offset 4
 1178 0470 BD46     	 mov sp,r7
 1179              	.LCFI82:
 1180              	 .cfi_def_cfa_register 13
 1181              	 
 1182 0472 80BC     	 pop {r7}
 1183              	.LCFI83:
 1184              	 .cfi_restore 7
 1185              	 .cfi_def_cfa_offset 0
 1186 0474 7047     	 bx lr
 1187              	 .cfi_endproc
 1188              	.LFE143:
 1190              	 .align 1
 1191              	 .syntax unified
 1192              	 .thumb
 1193              	 .thumb_func
 1194              	 .fpu softvfp
 1196              	genclk_enable:
 1197              	.LFB144:
 139:../../../platform/common/services/clock/sam4l/genclk.h **** 
 140:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_enable(const struct genclk_config *cfg,
 141:../../../platform/common/services/clock/sam4l/genclk.h **** 		uint32_t id)
 142:../../../platform/common/services/clock/sam4l/genclk.h **** {
 1198              	 .loc 7 142 0
 1199              	 .cfi_startproc
 1200              	 
 1201              	 
 1202              	 
 1203 0476 80B4     	 push {r7}
 1204              	.LCFI84:
 1205              	 .cfi_def_cfa_offset 4
 1206              	 .cfi_offset 7,-4
 1207 0478 83B0     	 sub sp,sp,#12
 1208              	.LCFI85:
 1209              	 .cfi_def_cfa_offset 16
 1210 047a 00AF     	 add r7,sp,#0
 1211              	.LCFI86:
 1212              	 .cfi_def_cfa_register 7
 1213 047c 7860     	 str r0,[r7,#4]
 1214 047e 3960     	 str r1,[r7]
 143:../../../platform/common/services/clock/sam4l/genclk.h **** 	 SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL = cfg->ctrl | SCIF_GCCTRL_CEN;
 1215              	 .loc 7 143 0
 1216 0480 0749     	 ldr r1,.L87
 1217 0482 7B68     	 ldr r3,[r7,#4]
 1218 0484 1B68     	 ldr r3,[r3]
 1219 0486 43F00102 	 orr r2,r3,#1
 1220 048a 3B68     	 ldr r3,[r7]
 1221 048c 1C33     	 adds r3,r3,#28
 1222 048e 9B00     	 lsls r3,r3,#2
 1223 0490 0B44     	 add r3,r3,r1
 1224 0492 5A60     	 str r2,[r3,#4]
 144:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1225              	 .loc 7 144 0
 1226 0494 00BF     	 nop
 1227 0496 0C37     	 adds r7,r7,#12
 1228              	.LCFI87:
 1229              	 .cfi_def_cfa_offset 4
 1230 0498 BD46     	 mov sp,r7
 1231              	.LCFI88:
 1232              	 .cfi_def_cfa_register 13
 1233              	 
 1234 049a 80BC     	 pop {r7}
 1235              	.LCFI89:
 1236              	 .cfi_restore 7
 1237              	 .cfi_def_cfa_offset 0
 1238 049c 7047     	 bx lr
 1239              	.L88:
 1240 049e 00BF     	 .align 2
 1241              	.L87:
 1242 04a0 00080E40 	 .word 1074661376
 1243              	 .cfi_endproc
 1244              	.LFE144:
 1246              	 .align 1
 1247              	 .syntax unified
 1248              	 .thumb
 1249              	 .thumb_func
 1250              	 .fpu softvfp
 1252              	genclk_disable:
 1253              	.LFB145:
 145:../../../platform/common/services/clock/sam4l/genclk.h **** 
 146:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_disable(uint32_t id)
 147:../../../platform/common/services/clock/sam4l/genclk.h **** {
 1254              	 .loc 7 147 0
 1255              	 .cfi_startproc
 1256              	 
 1257              	 
 1258              	 
 1259 04a4 80B4     	 push {r7}
 1260              	.LCFI90:
 1261              	 .cfi_def_cfa_offset 4
 1262              	 .cfi_offset 7,-4
 1263 04a6 83B0     	 sub sp,sp,#12
 1264              	.LCFI91:
 1265              	 .cfi_def_cfa_offset 16
 1266 04a8 00AF     	 add r7,sp,#0
 1267              	.LCFI92:
 1268              	 .cfi_def_cfa_register 7
 1269 04aa 7860     	 str r0,[r7,#4]
 148:../../../platform/common/services/clock/sam4l/genclk.h **** 	SCIF->SCIF_GCCTRL[id].SCIF_GCCTRL = 0;
 1270              	 .loc 7 148 0
 1271 04ac 054A     	 ldr r2,.L90
 1272 04ae 7B68     	 ldr r3,[r7,#4]
 1273 04b0 1C33     	 adds r3,r3,#28
 1274 04b2 9B00     	 lsls r3,r3,#2
 1275 04b4 1344     	 add r3,r3,r2
 1276 04b6 0022     	 movs r2,#0
 1277 04b8 5A60     	 str r2,[r3,#4]
 149:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1278              	 .loc 7 149 0
 1279 04ba 00BF     	 nop
 1280 04bc 0C37     	 adds r7,r7,#12
 1281              	.LCFI93:
 1282              	 .cfi_def_cfa_offset 4
 1283 04be BD46     	 mov sp,r7
 1284              	.LCFI94:
 1285              	 .cfi_def_cfa_register 13
 1286              	 
 1287 04c0 80BC     	 pop {r7}
 1288              	.LCFI95:
 1289              	 .cfi_restore 7
 1290              	 .cfi_def_cfa_offset 0
 1291 04c2 7047     	 bx lr
 1292              	.L91:
 1293              	 .align 2
 1294              	.L90:
 1295 04c4 00080E40 	 .word 1074661376
 1296              	 .cfi_endproc
 1297              	.LFE145:
 1299              	 .align 1
 1300              	 .syntax unified
 1301              	 .thumb
 1302              	 .thumb_func
 1303              	 .fpu softvfp
 1305              	genclk_enable_source:
 1306              	.LFB146:
 150:../../../platform/common/services/clock/sam4l/genclk.h **** 
 151:../../../platform/common/services/clock/sam4l/genclk.h **** static inline void genclk_enable_source(enum genclk_source src)
 152:../../../platform/common/services/clock/sam4l/genclk.h **** {
 1307              	 .loc 7 152 0
 1308              	 .cfi_startproc
 1309              	 
 1310              	 
 1311 04c8 80B5     	 push {r7,lr}
 1312              	.LCFI96:
 1313              	 .cfi_def_cfa_offset 8
 1314              	 .cfi_offset 7,-8
 1315              	 .cfi_offset 14,-4
 1316 04ca 82B0     	 sub sp,sp,#8
 1317              	.LCFI97:
 1318              	 .cfi_def_cfa_offset 16
 1319 04cc 00AF     	 add r7,sp,#0
 1320              	.LCFI98:
 1321              	 .cfi_def_cfa_register 7
 1322 04ce 0346     	 mov r3,r0
 1323 04d0 FB71     	 strb r3,[r7,#7]
 153:../../../platform/common/services/clock/sam4l/genclk.h **** 	switch (src) {
 1324              	 .loc 7 153 0
 1325 04d2 FB79     	 ldrb r3,[r7,#7]
 1326 04d4 102B     	 cmp r3,#16
 1327 04d6 00F28D80 	 bhi .L111
 1328 04da 01A2     	 adr r2,.L95
 1329 04dc 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 1330              	 .p2align 2
 1331              	.L95:
 1332 04e0 F5050000 	 .word .L111+1
 1333 04e4 25050000 	 .word .L96+1
 1334 04e8 C5050000 	 .word .L97+1
 1335 04ec CD050000 	 .word .L98+1
 1336 04f0 45050000 	 .word .L99+1
 1337 04f4 65050000 	 .word .L100+1
 1338 04f8 85050000 	 .word .L101+1
 1339 04fc F5050000 	 .word .L111+1
 1340 0500 F5050000 	 .word .L111+1
 1341 0504 F5050000 	 .word .L111+1
 1342 0508 F5050000 	 .word .L111+1
 1343 050c F5050000 	 .word .L111+1
 1344 0510 F5050000 	 .word .L111+1
 1345 0514 A5050000 	 .word .L102+1
 1346 0518 F5050000 	 .word .L111+1
 1347 051c 25050000 	 .word .L96+1
 1348 0520 ED050000 	 .word .L103+1
 1349              	 .p2align 1
 1350              	.L96:
 154:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RCSYS:
 155:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_CPU:
 156:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_HSB:
 157:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_PBA:
 158:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_PBB:
 159:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_PBC:
 160:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_PBD:
 161:../../../platform/common/services/clock/sam4l/genclk.h **** 		// Nothing to do
 162:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 163:../../../platform/common/services/clock/sam4l/genclk.h **** 
 164:../../../platform/common/services/clock/sam4l/genclk.h **** #ifdef BOARD_OSC32_HZ
 165:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_OSC32K:
 166:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_CLK_1K: // The 1K linked on OSC32K
 167:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_OSC32)) {
 1351              	 .loc 7 167 0
 1352 0524 0120     	 movs r0,#1
 1353 0526 FFF7EBFD 	 bl osc_is_ready
 1354 052a 0346     	 mov r3,r0
 1355 052c 83F00103 	 eor r3,r3,#1
 1356 0530 DBB2     	 uxtb r3,r3
 1357 0532 002B     	 cmp r3,#0
 1358 0534 60D0     	 beq .L112
 168:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_OSC32);
 1359              	 .loc 7 168 0
 1360 0536 0120     	 movs r0,#1
 1361 0538 FFF7A4FD 	 bl osc_enable
 169:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_OSC32);
 1362              	 .loc 7 169 0
 1363 053c 0120     	 movs r0,#1
 1364 053e FFF77BFE 	 bl osc_wait_ready
 170:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 171:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1365              	 .loc 7 171 0
 1366 0542 59E0     	 b .L112
 1367              	.L99:
 172:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 173:../../../platform/common/services/clock/sam4l/genclk.h **** 
 174:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RC80M:
 175:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_RC80M)) {
 1368              	 .loc 7 175 0
 1369 0544 0320     	 movs r0,#3
 1370 0546 FFF7DBFD 	 bl osc_is_ready
 1371 054a 0346     	 mov r3,r0
 1372 054c 83F00103 	 eor r3,r3,#1
 1373 0550 DBB2     	 uxtb r3,r3
 1374 0552 002B     	 cmp r3,#0
 1375 0554 52D0     	 beq .L113
 176:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_RC80M);
 1376              	 .loc 7 176 0
 1377 0556 0320     	 movs r0,#3
 1378 0558 FFF794FD 	 bl osc_enable
 177:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_RC80M);
 1379              	 .loc 7 177 0
 1380 055c 0320     	 movs r0,#3
 1381 055e FFF76BFE 	 bl osc_wait_ready
 178:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 179:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1382              	 .loc 7 179 0
 1383 0562 4BE0     	 b .L113
 1384              	.L100:
 180:../../../platform/common/services/clock/sam4l/genclk.h **** 
 181:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RCFAST:
 182:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_RCFAST)) {
 1385              	 .loc 7 182 0
 1386 0564 0420     	 movs r0,#4
 1387 0566 FFF7CBFD 	 bl osc_is_ready
 1388 056a 0346     	 mov r3,r0
 1389 056c 83F00103 	 eor r3,r3,#1
 1390 0570 DBB2     	 uxtb r3,r3
 1391 0572 002B     	 cmp r3,#0
 1392 0574 44D0     	 beq .L114
 183:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_RCFAST);
 1393              	 .loc 7 183 0
 1394 0576 0420     	 movs r0,#4
 1395 0578 FFF784FD 	 bl osc_enable
 184:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_RCFAST);
 1396              	 .loc 7 184 0
 1397 057c 0420     	 movs r0,#4
 1398 057e FFF75BFE 	 bl osc_wait_ready
 185:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 186:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1399              	 .loc 7 186 0
 1400 0582 3DE0     	 b .L114
 1401              	.L101:
 187:../../../platform/common/services/clock/sam4l/genclk.h **** 
 188:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RC1M:
 189:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_RC1M)) {
 1402              	 .loc 7 189 0
 1403 0584 0520     	 movs r0,#5
 1404 0586 FFF7BBFD 	 bl osc_is_ready
 1405 058a 0346     	 mov r3,r0
 1406 058c 83F00103 	 eor r3,r3,#1
 1407 0590 DBB2     	 uxtb r3,r3
 1408 0592 002B     	 cmp r3,#0
 1409 0594 36D0     	 beq .L115
 190:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_RC1M);
 1410              	 .loc 7 190 0
 1411 0596 0520     	 movs r0,#5
 1412 0598 FFF774FD 	 bl osc_enable
 191:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_RC1M);
 1413              	 .loc 7 191 0
 1414 059c 0520     	 movs r0,#5
 1415 059e FFF74BFE 	 bl osc_wait_ready
 192:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 193:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1416              	 .loc 7 193 0
 1417 05a2 2FE0     	 b .L115
 1418              	.L102:
 194:../../../platform/common/services/clock/sam4l/genclk.h **** 
 195:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_RC32K:
 196:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_RC32K)) {
 1419              	 .loc 7 196 0
 1420 05a4 0220     	 movs r0,#2
 1421 05a6 FFF7ABFD 	 bl osc_is_ready
 1422 05aa 0346     	 mov r3,r0
 1423 05ac 83F00103 	 eor r3,r3,#1
 1424 05b0 DBB2     	 uxtb r3,r3
 1425 05b2 002B     	 cmp r3,#0
 1426 05b4 28D0     	 beq .L116
 197:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_RC32K);
 1427              	 .loc 7 197 0
 1428 05b6 0220     	 movs r0,#2
 1429 05b8 FFF764FD 	 bl osc_enable
 198:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_RC32K);
 1430              	 .loc 7 198 0
 1431 05bc 0220     	 movs r0,#2
 1432 05be FFF73BFE 	 bl osc_wait_ready
 199:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 200:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1433              	 .loc 7 200 0
 1434 05c2 21E0     	 b .L116
 1435              	.L97:
 201:../../../platform/common/services/clock/sam4l/genclk.h **** 
 202:../../../platform/common/services/clock/sam4l/genclk.h **** #ifdef CONFIG_DFLL0_SOURCE
 203:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_DFLL:
 204:../../../platform/common/services/clock/sam4l/genclk.h **** 		dfll_enable_config_defaults(0);
 1436              	 .loc 7 204 0
 1437 05c4 0020     	 movs r0,#0
 1438 05c6 144B     	 ldr r3,.L118
 1439 05c8 9847     	 blx r3
 1440              	.LVL7:
 205:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1441              	 .loc 7 205 0
 1442 05ca 20E0     	 b .L104
 1443              	.L98:
 206:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 207:../../../platform/common/services/clock/sam4l/genclk.h **** 
 208:../../../platform/common/services/clock/sam4l/genclk.h **** #ifdef BOARD_OSC0_HZ
 209:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_OSC0:
 210:../../../platform/common/services/clock/sam4l/genclk.h **** 		if (!osc_is_ready(OSC_ID_OSC0)) {
 1444              	 .loc 7 210 0
 1445 05cc 0020     	 movs r0,#0
 1446 05ce FFF797FD 	 bl osc_is_ready
 1447 05d2 0346     	 mov r3,r0
 1448 05d4 83F00103 	 eor r3,r3,#1
 1449 05d8 DBB2     	 uxtb r3,r3
 1450 05da 002B     	 cmp r3,#0
 1451 05dc 16D0     	 beq .L117
 211:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_enable(OSC_ID_OSC0);
 1452              	 .loc 7 211 0
 1453 05de 0020     	 movs r0,#0
 1454 05e0 FFF750FD 	 bl osc_enable
 212:../../../platform/common/services/clock/sam4l/genclk.h **** 			osc_wait_ready(OSC_ID_OSC0);
 1455              	 .loc 7 212 0
 1456 05e4 0020     	 movs r0,#0
 1457 05e6 FFF727FE 	 bl osc_wait_ready
 213:../../../platform/common/services/clock/sam4l/genclk.h **** 		}
 214:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1458              	 .loc 7 214 0
 1459 05ea 0FE0     	 b .L117
 1460              	.L103:
 215:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 216:../../../platform/common/services/clock/sam4l/genclk.h **** 
 217:../../../platform/common/services/clock/sam4l/genclk.h **** # ifdef CONFIG_PLL0_SOURCE
 218:../../../platform/common/services/clock/sam4l/genclk.h **** 	case GENCLK_SRC_PLL0: {
 219:../../../platform/common/services/clock/sam4l/genclk.h **** 		pll_enable_config_defaults(0);
 1461              	 .loc 7 219 0
 1462 05ec 0020     	 movs r0,#0
 1463 05ee FFF7CAFE 	 bl pll_enable_config_defaults
 220:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1464              	 .loc 7 220 0
 1465 05f2 0CE0     	 b .L104
 1466              	.L111:
 221:../../../platform/common/services/clock/sam4l/genclk.h **** 	}
 222:../../../platform/common/services/clock/sam4l/genclk.h **** # endif
 223:../../../platform/common/services/clock/sam4l/genclk.h **** 
 224:../../../platform/common/services/clock/sam4l/genclk.h **** 	default:
 225:../../../platform/common/services/clock/sam4l/genclk.h **** 		Assert(false);
 226:../../../platform/common/services/clock/sam4l/genclk.h **** 		break;
 1467              	 .loc 7 226 0
 1468 05f4 00BF     	 nop
 1469 05f6 0AE0     	 b .L104
 1470              	.L112:
 171:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 1471              	 .loc 7 171 0
 1472 05f8 00BF     	 nop
 1473 05fa 08E0     	 b .L104
 1474              	.L113:
 179:../../../platform/common/services/clock/sam4l/genclk.h **** 
 1475              	 .loc 7 179 0
 1476 05fc 00BF     	 nop
 1477 05fe 06E0     	 b .L104
 1478              	.L114:
 186:../../../platform/common/services/clock/sam4l/genclk.h **** 
 1479              	 .loc 7 186 0
 1480 0600 00BF     	 nop
 1481 0602 04E0     	 b .L104
 1482              	.L115:
 193:../../../platform/common/services/clock/sam4l/genclk.h **** 
 1483              	 .loc 7 193 0
 1484 0604 00BF     	 nop
 1485 0606 02E0     	 b .L104
 1486              	.L116:
 200:../../../platform/common/services/clock/sam4l/genclk.h **** 
 1487              	 .loc 7 200 0
 1488 0608 00BF     	 nop
 1489 060a 00E0     	 b .L104
 1490              	.L117:
 214:../../../platform/common/services/clock/sam4l/genclk.h **** #endif
 1491              	 .loc 7 214 0
 1492 060c 00BF     	 nop
 1493              	.L104:
 227:../../../platform/common/services/clock/sam4l/genclk.h **** 	}
 228:../../../platform/common/services/clock/sam4l/genclk.h **** }
 1494              	 .loc 7 228 0
 1495 060e 00BF     	 nop
 1496 0610 0837     	 adds r7,r7,#8
 1497              	.LCFI99:
 1498              	 .cfi_def_cfa_offset 8
 1499 0612 BD46     	 mov sp,r7
 1500              	.LCFI100:
 1501              	 .cfi_def_cfa_register 13
 1502              	 
 1503 0614 80BD     	 pop {r7,pc}
 1504              	.L119:
 1505 0616 00BF     	 .align 2
 1506              	.L118:
 1507 0618 00000000 	 .word dfll_enable_config_defaults
 1508              	 .cfi_endproc
 1509              	.LFE146:
 1511              	 .align 1
 1512              	 .syntax unified
 1513              	 .thumb
 1514              	 .thumb_func
 1515              	 .fpu softvfp
 1517              	genclk_enable_config:
 1518              	.LFB147:
 1519              	 .file 8 "../../../platform/common/services/clock/genclk.h"
   1:../../../platform/common/services/clock/genclk.h **** /**
   2:../../../platform/common/services/clock/genclk.h ****  * \file
   3:../../../platform/common/services/clock/genclk.h ****  *
   4:../../../platform/common/services/clock/genclk.h ****  * \brief Generic clock management
   5:../../../platform/common/services/clock/genclk.h ****  *
   6:../../../platform/common/services/clock/genclk.h ****  * Copyright (c) 2010-2014 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/genclk.h ****  *
   8:../../../platform/common/services/clock/genclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/genclk.h ****  *
  10:../../../platform/common/services/clock/genclk.h ****  * \page License
  11:../../../platform/common/services/clock/genclk.h ****  *
  12:../../../platform/common/services/clock/genclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/genclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/genclk.h ****  *
  15:../../../platform/common/services/clock/genclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/genclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/genclk.h ****  *
  18:../../../platform/common/services/clock/genclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/genclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/genclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/genclk.h ****  *
  22:../../../platform/common/services/clock/genclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/genclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/genclk.h ****  *
  25:../../../platform/common/services/clock/genclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/genclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/genclk.h ****  *
  28:../../../platform/common/services/clock/genclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/genclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/genclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/genclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/genclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/genclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/genclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/genclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/genclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/genclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/genclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/genclk.h ****  *
  40:../../../platform/common/services/clock/genclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/genclk.h ****  *
  42:../../../platform/common/services/clock/genclk.h ****  */
  43:../../../platform/common/services/clock/genclk.h **** #ifndef CLK_GENCLK_H_INCLUDED
  44:../../../platform/common/services/clock/genclk.h **** #define CLK_GENCLK_H_INCLUDED
  45:../../../platform/common/services/clock/genclk.h **** 
  46:../../../platform/common/services/clock/genclk.h **** #include "parts.h"
  47:../../../platform/common/services/clock/genclk.h **** 
  48:../../../platform/common/services/clock/genclk.h **** #if SAM3S
  49:../../../platform/common/services/clock/genclk.h **** # include "sam3s/genclk.h"
  50:../../../platform/common/services/clock/genclk.h **** #elif SAM3U
  51:../../../platform/common/services/clock/genclk.h **** # include "sam3u/genclk.h"
  52:../../../platform/common/services/clock/genclk.h **** #elif SAM3N
  53:../../../platform/common/services/clock/genclk.h **** # include "sam3n/genclk.h"
  54:../../../platform/common/services/clock/genclk.h **** #elif SAM3XA
  55:../../../platform/common/services/clock/genclk.h **** # include "sam3x/genclk.h"
  56:../../../platform/common/services/clock/genclk.h **** #elif SAM4S
  57:../../../platform/common/services/clock/genclk.h **** # include "sam4s/genclk.h"
  58:../../../platform/common/services/clock/genclk.h **** #elif SAM4L
  59:../../../platform/common/services/clock/genclk.h **** # include "sam4l/genclk.h"
  60:../../../platform/common/services/clock/genclk.h **** #elif SAM4E
  61:../../../platform/common/services/clock/genclk.h **** # include "sam4e/genclk.h"
  62:../../../platform/common/services/clock/genclk.h **** #elif SAM4N
  63:../../../platform/common/services/clock/genclk.h **** # include "sam4n/genclk.h"
  64:../../../platform/common/services/clock/genclk.h **** #elif SAM4C
  65:../../../platform/common/services/clock/genclk.h **** # include "sam4c/genclk.h"
  66:../../../platform/common/services/clock/genclk.h **** #elif SAM4CM
  67:../../../platform/common/services/clock/genclk.h **** # include "sam4cm/genclk.h"
  68:../../../platform/common/services/clock/genclk.h **** #elif SAM4CP
  69:../../../platform/common/services/clock/genclk.h **** # include "sam4cp/genclk.h"
  70:../../../platform/common/services/clock/genclk.h **** #elif SAMG
  71:../../../platform/common/services/clock/genclk.h **** # include "samg/genclk.h"
  72:../../../platform/common/services/clock/genclk.h **** #elif (UC3A0 || UC3A1)
  73:../../../platform/common/services/clock/genclk.h **** # include "uc3a0_a1/genclk.h"
  74:../../../platform/common/services/clock/genclk.h **** #elif UC3A3
  75:../../../platform/common/services/clock/genclk.h **** # include "uc3a3_a4/genclk.h"
  76:../../../platform/common/services/clock/genclk.h **** #elif UC3B
  77:../../../platform/common/services/clock/genclk.h **** # include "uc3b0_b1/genclk.h"
  78:../../../platform/common/services/clock/genclk.h **** #elif UC3C
  79:../../../platform/common/services/clock/genclk.h **** # include "uc3c/genclk.h"
  80:../../../platform/common/services/clock/genclk.h **** #elif UC3D
  81:../../../platform/common/services/clock/genclk.h **** # include "uc3d/genclk.h"
  82:../../../platform/common/services/clock/genclk.h **** #elif UC3L
  83:../../../platform/common/services/clock/genclk.h **** # include "uc3l/genclk.h"
  84:../../../platform/common/services/clock/genclk.h **** #else
  85:../../../platform/common/services/clock/genclk.h **** # error Unsupported chip type
  86:../../../platform/common/services/clock/genclk.h **** #endif
  87:../../../platform/common/services/clock/genclk.h **** 
  88:../../../platform/common/services/clock/genclk.h **** /**
  89:../../../platform/common/services/clock/genclk.h ****  * \ingroup clk_group
  90:../../../platform/common/services/clock/genclk.h ****  * \defgroup genclk_group Generic Clock Management
  91:../../../platform/common/services/clock/genclk.h ****  *
  92:../../../platform/common/services/clock/genclk.h ****  * Generic clocks are configurable clocks which run outside the system
  93:../../../platform/common/services/clock/genclk.h ****  * clock domain. They are often connected to peripherals which have an
  94:../../../platform/common/services/clock/genclk.h ****  * asynchronous component running independently of the bus clock, e.g.
  95:../../../platform/common/services/clock/genclk.h ****  * USB controllers, low-power timers and RTCs, etc.
  96:../../../platform/common/services/clock/genclk.h ****  *
  97:../../../platform/common/services/clock/genclk.h ****  * Note that not all platforms have support for generic clocks; on such
  98:../../../platform/common/services/clock/genclk.h ****  * platforms, this API will not be available.
  99:../../../platform/common/services/clock/genclk.h ****  *
 100:../../../platform/common/services/clock/genclk.h ****  * @{
 101:../../../platform/common/services/clock/genclk.h ****  */
 102:../../../platform/common/services/clock/genclk.h **** 
 103:../../../platform/common/services/clock/genclk.h **** /**
 104:../../../platform/common/services/clock/genclk.h ****  * \def GENCLK_DIV_MAX
 105:../../../platform/common/services/clock/genclk.h ****  * \brief Maximum divider supported by the generic clock implementation
 106:../../../platform/common/services/clock/genclk.h ****  */
 107:../../../platform/common/services/clock/genclk.h **** /**
 108:../../../platform/common/services/clock/genclk.h ****  * \enum genclk_source
 109:../../../platform/common/services/clock/genclk.h ****  * \brief Generic clock source ID
 110:../../../platform/common/services/clock/genclk.h ****  *
 111:../../../platform/common/services/clock/genclk.h ****  * Each generic clock may be generated from a different clock source.
 112:../../../platform/common/services/clock/genclk.h ****  * These are the available alternatives provided by the chip.
 113:../../../platform/common/services/clock/genclk.h ****  */
 114:../../../platform/common/services/clock/genclk.h **** 
 115:../../../platform/common/services/clock/genclk.h **** //! \name Generic clock configuration
 116:../../../platform/common/services/clock/genclk.h **** //@{
 117:../../../platform/common/services/clock/genclk.h **** /**
 118:../../../platform/common/services/clock/genclk.h ****  * \struct genclk_config
 119:../../../platform/common/services/clock/genclk.h ****  * \brief Hardware representation of a set of generic clock parameters
 120:../../../platform/common/services/clock/genclk.h ****  */
 121:../../../platform/common/services/clock/genclk.h **** /**
 122:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_defaults(struct genclk_config *cfg,
 123:../../../platform/common/services/clock/genclk.h ****  *              unsigned int id)
 124:../../../platform/common/services/clock/genclk.h ****  * \brief Initialize \a cfg to the default configuration for the clock
 125:../../../platform/common/services/clock/genclk.h ****  * identified by \a id.
 126:../../../platform/common/services/clock/genclk.h ****  */
 127:../../../platform/common/services/clock/genclk.h **** /**
 128:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_read(struct genclk_config *cfg, unsigned int id)
 129:../../../platform/common/services/clock/genclk.h ****  * \brief Read the currently active configuration of the clock
 130:../../../platform/common/services/clock/genclk.h ****  * identified by \a id into \a cfg.
 131:../../../platform/common/services/clock/genclk.h ****  */
 132:../../../platform/common/services/clock/genclk.h **** /**
 133:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_write(const struct genclk_config *cfg,
 134:../../../platform/common/services/clock/genclk.h ****  *              unsigned int id)
 135:../../../platform/common/services/clock/genclk.h ****  * \brief Activate the configuration \a cfg on the clock identified by
 136:../../../platform/common/services/clock/genclk.h ****  * \a id.
 137:../../../platform/common/services/clock/genclk.h ****  */
 138:../../../platform/common/services/clock/genclk.h **** /**
 139:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_set_source(struct genclk_config *cfg,
 140:../../../platform/common/services/clock/genclk.h ****  *              enum genclk_source src)
 141:../../../platform/common/services/clock/genclk.h ****  * \brief Select a new source clock \a src in configuration \a cfg.
 142:../../../platform/common/services/clock/genclk.h ****  */
 143:../../../platform/common/services/clock/genclk.h **** /**
 144:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_config_set_divider(struct genclk_config *cfg,
 145:../../../platform/common/services/clock/genclk.h ****  *              unsigned int divider)
 146:../../../platform/common/services/clock/genclk.h ****  * \brief Set a new \a divider in configuration \a cfg.
 147:../../../platform/common/services/clock/genclk.h ****  */
 148:../../../platform/common/services/clock/genclk.h **** /**
 149:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_enable_source(enum genclk_source src)
 150:../../../platform/common/services/clock/genclk.h ****  * \brief Enable the source clock \a src used by a generic clock.
 151:../../../platform/common/services/clock/genclk.h ****  */
 152:../../../platform/common/services/clock/genclk.h ****  //@}
 153:../../../platform/common/services/clock/genclk.h **** 
 154:../../../platform/common/services/clock/genclk.h **** //! \name Enabling and disabling Generic Clocks
 155:../../../platform/common/services/clock/genclk.h **** //@{
 156:../../../platform/common/services/clock/genclk.h **** /**
 157:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_enable(const struct genclk_config *cfg, unsigned int id)
 158:../../../platform/common/services/clock/genclk.h ****  * \brief Activate the configuration \a cfg on the clock identified by
 159:../../../platform/common/services/clock/genclk.h ****  * \a id and enable it.
 160:../../../platform/common/services/clock/genclk.h ****  */
 161:../../../platform/common/services/clock/genclk.h **** /**
 162:../../../platform/common/services/clock/genclk.h ****  * \fn void genclk_disable(unsigned int id)
 163:../../../platform/common/services/clock/genclk.h ****  * \brief Disable the generic clock identified by \a id.
 164:../../../platform/common/services/clock/genclk.h ****  */
 165:../../../platform/common/services/clock/genclk.h **** //@}
 166:../../../platform/common/services/clock/genclk.h **** 
 167:../../../platform/common/services/clock/genclk.h **** /**
 168:../../../platform/common/services/clock/genclk.h ****  * \brief Enable the configuration defined by \a src and \a divider
 169:../../../platform/common/services/clock/genclk.h ****  * for the generic clock identified by \a id.
 170:../../../platform/common/services/clock/genclk.h ****  *
 171:../../../platform/common/services/clock/genclk.h ****  * \param id      The ID of the generic clock.
 172:../../../platform/common/services/clock/genclk.h ****  * \param src     The source clock of the generic clock.
 173:../../../platform/common/services/clock/genclk.h ****  * \param divider The divider used to generate the generic clock.
 174:../../../platform/common/services/clock/genclk.h ****  */
 175:../../../platform/common/services/clock/genclk.h **** static inline void genclk_enable_config(unsigned int id, enum genclk_source src, unsigned int divid
 176:../../../platform/common/services/clock/genclk.h **** {
 1520              	 .loc 8 176 0
 1521              	 .cfi_startproc
 1522              	 
 1523              	 
 1524 061c 80B5     	 push {r7,lr}
 1525              	.LCFI101:
 1526              	 .cfi_def_cfa_offset 8
 1527              	 .cfi_offset 7,-8
 1528              	 .cfi_offset 14,-4
 1529 061e 86B0     	 sub sp,sp,#24
 1530              	.LCFI102:
 1531              	 .cfi_def_cfa_offset 32
 1532 0620 00AF     	 add r7,sp,#0
 1533              	.LCFI103:
 1534              	 .cfi_def_cfa_register 7
 1535 0622 F860     	 str r0,[r7,#12]
 1536 0624 0B46     	 mov r3,r1
 1537 0626 7A60     	 str r2,[r7,#4]
 1538 0628 FB72     	 strb r3,[r7,#11]
 177:../../../platform/common/services/clock/genclk.h **** 	struct genclk_config gcfg;
 178:../../../platform/common/services/clock/genclk.h **** 
 179:../../../platform/common/services/clock/genclk.h **** 	genclk_config_defaults(&gcfg, id);
 1539              	 .loc 8 179 0
 1540 062a 07F11403 	 add r3,r7,#20
 1541 062e F968     	 ldr r1,[r7,#12]
 1542 0630 1846     	 mov r0,r3
 1543 0632 FFF7D9FE 	 bl genclk_config_defaults
 180:../../../platform/common/services/clock/genclk.h **** 	genclk_enable_source(src);
 1544              	 .loc 8 180 0
 1545 0636 FB7A     	 ldrb r3,[r7,#11]
 1546 0638 1846     	 mov r0,r3
 1547 063a FFF745FF 	 bl genclk_enable_source
 181:../../../platform/common/services/clock/genclk.h **** 	genclk_config_set_source(&gcfg, src);
 1548              	 .loc 8 181 0
 1549 063e FA7A     	 ldrb r2,[r7,#11]
 1550 0640 07F11403 	 add r3,r7,#20
 1551 0644 1146     	 mov r1,r2
 1552 0646 1846     	 mov r0,r3
 1553 0648 FFF7DBFE 	 bl genclk_config_set_source
 182:../../../platform/common/services/clock/genclk.h **** 	genclk_config_set_divider(&gcfg, divider);
 1554              	 .loc 8 182 0
 1555 064c 07F11403 	 add r3,r7,#20
 1556 0650 7968     	 ldr r1,[r7,#4]
 1557 0652 1846     	 mov r0,r3
 1558 0654 FFF7EBFE 	 bl genclk_config_set_divider
 183:../../../platform/common/services/clock/genclk.h **** 	genclk_enable(&gcfg, id);
 1559              	 .loc 8 183 0
 1560 0658 07F11403 	 add r3,r7,#20
 1561 065c F968     	 ldr r1,[r7,#12]
 1562 065e 1846     	 mov r0,r3
 1563 0660 FFF709FF 	 bl genclk_enable
 184:../../../platform/common/services/clock/genclk.h **** }
 1564              	 .loc 8 184 0
 1565 0664 00BF     	 nop
 1566 0666 1837     	 adds r7,r7,#24
 1567              	.LCFI104:
 1568              	 .cfi_def_cfa_offset 8
 1569 0668 BD46     	 mov sp,r7
 1570              	.LCFI105:
 1571              	 .cfi_def_cfa_register 13
 1572              	 
 1573 066a 80BD     	 pop {r7,pc}
 1574              	 .cfi_endproc
 1575              	.LFE147:
 1577              	 .align 1
 1578              	 .syntax unified
 1579              	 .thumb
 1580              	 .thumb_func
 1581              	 .fpu softvfp
 1583              	sysclk_get_main_hz:
 1584              	.LFB164:
 1585              	 .file 9 "../../../platform/common/services/clock/sam4l/sysclk.h"
   1:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
   2:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \file
   3:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
   4:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Chip-specific system clock management functions
   5:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
   6:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Copyright (c) 2012-2014 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
   8:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  10:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \page License
  11:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  12:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/sam4l/sysclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  15:../../../platform/common/services/clock/sam4l/sysclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/sam4l/sysclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  18:../../../platform/common/services/clock/sam4l/sysclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/sam4l/sysclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/sam4l/sysclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  22:../../../platform/common/services/clock/sam4l/sysclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/sam4l/sysclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  25:../../../platform/common/services/clock/sam4l/sysclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/sam4l/sysclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  28:../../../platform/common/services/clock/sam4l/sysclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/sam4l/sysclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/sam4l/sysclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/sam4l/sysclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/sam4l/sysclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/sam4l/sysclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/sam4l/sysclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/sam4l/sysclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/sam4l/sysclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/sam4l/sysclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/sam4l/sysclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  40:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  42:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
  43:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef CHIP_SYSCLK_H_INCLUDED
  44:../../../platform/common/services/clock/sam4l/sysclk.h **** #define CHIP_SYSCLK_H_INCLUDED
  45:../../../platform/common/services/clock/sam4l/sysclk.h **** 
  46:../../../platform/common/services/clock/sam4l/sysclk.h **** #include <board.h>
  47:../../../platform/common/services/clock/sam4l/sysclk.h **** 
  48:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __cplusplus
  49:../../../platform/common/services/clock/sam4l/sysclk.h **** extern "C" {
  50:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
  51:../../../platform/common/services/clock/sam4l/sysclk.h **** 
  52:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
  53:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \page sysclk_quickstart Quick Start Guide for the System Clock Management service (SAM4L)
  54:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  55:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This is the quick start guide for the \ref sysclk_group "System Clock Management"
  56:../../../platform/common/services/clock/sam4l/sysclk.h ****  * service, with step-by-step instructions on how to configure and use the service for
  57:../../../platform/common/services/clock/sam4l/sysclk.h ****  * specific use cases.
  58:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  59:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \section sysclk_quickstart_usecases System Clock Management use cases
  60:../../../platform/common/services/clock/sam4l/sysclk.h ****  * - \ref sysclk_quickstart_basic
  61:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  62:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \section sysclk_quickstart_basic Basic usage of the System Clock Management service
  63:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This section will present a basic use case for the System Clock Management service.
  64:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This use case will configure the main system clock to 48MHz, using an internal DFLL
  65:../../../platform/common/services/clock/sam4l/sysclk.h ****  * module to multiply the frequency of a crystal attached to the microcontroller. The
  66:../../../platform/common/services/clock/sam4l/sysclk.h ****  * peripheral bus clocks are scaled down from the speed of the main system clock.
  67:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  68:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_prereq Prerequisites
  69:../../../platform/common/services/clock/sam4l/sysclk.h ****  *  - None
  70:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  71:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_setup_steps Initialization code
  72:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Add to the application initialization code:
  73:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \code
  74:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_init();
  75:../../../platform/common/services/clock/sam4l/sysclk.h **** \endcode
  76:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  77:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_setup_steps_workflow Workflow
  78:../../../platform/common/services/clock/sam4l/sysclk.h ****  * -# Configure the system clocks according to the settings in conf_clock.h:
  79:../../../platform/common/services/clock/sam4l/sysclk.h ****  *    \code sysclk_init(); \endcode
  80:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
  81:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_example_code Example code
  82:../../../platform/common/services/clock/sam4l/sysclk.h ****  *   Add or uncomment the following in your conf_clock.h header file, commenting out all other
  83:../../../platform/common/services/clock/sam4l/sysclk.h ****  *   definitions of the same symbol(s):
  84:../../../platform/common/services/clock/sam4l/sysclk.h ****  *   \code
  85:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_SYSCLK_SOURCE        SYSCLK_SRC_DFLL0
  86:../../../platform/common/services/clock/sam4l/sysclk.h **** 
  87:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   // Fdfll = (Fclk * DFLL_mul) / DFLL_div
  88:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_DFLL0_SOURCE         GENCLK_SRC_OSC32K
  89:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_DFLL0_FREQ           48000000UL
  90:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_DFLL0_MUL            (CONFIG_DFLL0_FREQ / BOARD_OSC32_HZ)
  91:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_DFLL0_DIV            1
  92:../../../platform/common/services/clock/sam4l/sysclk.h **** 
  93:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   // Fbus = Fsys / (2 ^ BUS_div)
  94:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_SYSCLK_CPU_DIV       0
  95:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_SYSCLK_PBA_DIV       1
  96:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_SYSCLK_PBB_DIV       1
  97:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_SYSCLK_PBC_DIV       1
  98:../../../platform/common/services/clock/sam4l/sysclk.h **** 	   #define CONFIG_SYSCLK_PBD_DIV       1
  99:../../../platform/common/services/clock/sam4l/sysclk.h **** \endcode
 100:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 101:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \subsection sysclk_quickstart_use_case_1_example_workflow Workflow
 102:../../../platform/common/services/clock/sam4l/sysclk.h ****  *  -# Configure the main system clock to use the output of the DFLL0 module as its source:
 103:../../../platform/common/services/clock/sam4l/sysclk.h ****  *   \code #define CONFIG_SYSCLK_SOURCE      SYSCLK_SRC_DFLL0 \endcode
 104:../../../platform/common/services/clock/sam4l/sysclk.h ****  *  -# Configure the DFLL0 module to use external crystal oscillator OSC0 as its source:
 105:../../../platform/common/services/clock/sam4l/sysclk.h ****  *   \code #define CONFIG_DFLL0_SOURCE       GENCLK_SRC_OSC32K \endcode
 106:../../../platform/common/services/clock/sam4l/sysclk.h ****  *  -# Configure the DFLL0 module to multiply the external oscillator OSC0 frequency up to 48MHz:
 107:../../../platform/common/services/clock/sam4l/sysclk.h ****  *   \code
 108:../../../platform/common/services/clock/sam4l/sysclk.h **** 	#define CONFIG_DFLL0_FREQ           48000000UL
 109:../../../platform/common/services/clock/sam4l/sysclk.h **** 	#define CONFIG_DFLL0_MUL            (CONFIG_DFLL0_FREQ / BOARD_OSC32_HZ)
 110:../../../platform/common/services/clock/sam4l/sysclk.h **** 	#define CONFIG_DFLL0_DIV            1
 111:../../../platform/common/services/clock/sam4l/sysclk.h **** \endcode
 112:../../../platform/common/services/clock/sam4l/sysclk.h ****  *   \note For user boards, \c BOARD_OSC0_HZ should be defined in the board \c conf_board.h configu
 113:../../../platform/common/services/clock/sam4l/sysclk.h ****  *         file as the frequency of the crystal attached to OSC0.
 114:../../../platform/common/services/clock/sam4l/sysclk.h ****  *  -# Configure the main clock to run at the full 48MHz, scale the peripheral busses to run at one
 115:../../../platform/common/services/clock/sam4l/sysclk.h ****  *     half (2 to the power of 1) of the system clock speed:
 116:../../../platform/common/services/clock/sam4l/sysclk.h ****  *    \code
 117:../../../platform/common/services/clock/sam4l/sysclk.h **** 	#define CONFIG_SYSCLK_CPU_DIV       0
 118:../../../platform/common/services/clock/sam4l/sysclk.h **** 	#define CONFIG_SYSCLK_PBA_DIV       1
 119:../../../platform/common/services/clock/sam4l/sysclk.h **** 	#define CONFIG_SYSCLK_PBB_DIV       1
 120:../../../platform/common/services/clock/sam4l/sysclk.h **** 	#define CONFIG_SYSCLK_PBC_DIV       1
 121:../../../platform/common/services/clock/sam4l/sysclk.h **** 	#define CONFIG_SYSCLK_PBD_DIV       1
 122:../../../platform/common/services/clock/sam4l/sysclk.h **** \endcode
 123:../../../platform/common/services/clock/sam4l/sysclk.h ****  *    \note Some dividers are powers of two, while others are integer division factors. Refer to th
 124:../../../platform/common/services/clock/sam4l/sysclk.h ****  *          formulas in the conf_clock.h template commented above each division define.
 125:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 126:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 127:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 128:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 129:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \weakgroup sysclk_group
 130:../../../platform/common/services/clock/sam4l/sysclk.h ****  * @{
 131:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 132:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 133:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name System clock source
 134:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 135:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SRC_RCSYS        0     //!< System RC oscillator
 136:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SRC_OSC0         1     //!< Oscillator 0
 137:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SRC_PLL0         2     //!< Phase Locked Loop 0
 138:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SRC_DFLL         3     //!< Digital Frequency Locked Loop
 139:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SRC_RC80M        4     //!< 80 MHz RC oscillator
 140:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SRC_RCFAST       5     //!< 4-8-12 MHz RC oscillator
 141:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SRC_RC1M         6     //!< 1 MHz RC oscillator
 142:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 143:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 144:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name USB Clock Sources
 145:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 146:../../../platform/common/services/clock/sam4l/sysclk.h **** #define USBCLK_SRC_OSC0         GENCLK_SRC_OSC0     //!< Use OSC0
 147:../../../platform/common/services/clock/sam4l/sysclk.h **** #define USBCLK_SRC_PLL0         GENCLK_SRC_PLL0     //!< Use PLL0
 148:../../../platform/common/services/clock/sam4l/sysclk.h **** #define USBCLK_SRC_DFLL         GENCLK_SRC_DFLL     //!< Use DFLL
 149:../../../platform/common/services/clock/sam4l/sysclk.h **** #define USBCLK_SRC_GCLKIN0      GENCLK_SRC_GCLKIN0  //!< Use GCLKIN0
 150:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 151:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 152:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Bus index of maskable module clocks
 153:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 154:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PM_CLK_GRP_CPU               0
 155:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PM_CLK_GRP_HSB               1
 156:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PM_CLK_GRP_PBA               2
 157:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PM_CLK_GRP_PBB               3
 158:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PM_CLK_GRP_PBC               4
 159:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PM_CLK_GRP_PBD               5
 160:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 161:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 162:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Clocks derived from the CPU clock
 163:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 164:../../../platform/common/services/clock/sam4l/sysclk.h **** //! On-Chip Debug system
 165:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_OCD              0
 166:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 167:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 168:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Clocks derived from the HSB clock
 169:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 170:../../../platform/common/services/clock/sam4l/sysclk.h **** //! PDCA memory interface
 171:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PDCA_HSB         0
 172:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Flash data interface
 173:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_HFLASHC_DATA     1
 174:../../../platform/common/services/clock/sam4l/sysclk.h **** //! HRAMC data interface
 175:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_HRAMC1_DATA      2
 176:../../../platform/common/services/clock/sam4l/sysclk.h **** //! USBC DMA and FIFO interface
 177:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_USBC_DATA        3
 178:../../../platform/common/services/clock/sam4l/sysclk.h **** //! CRCCU data interface
 179:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_CRCCU_DATA       4
 180:../../../platform/common/services/clock/sam4l/sysclk.h **** //! HSB<->PBA bridge
 181:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PBA_BRIDGE       5
 182:../../../platform/common/services/clock/sam4l/sysclk.h **** //! HSB<->PBB bridge
 183:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PBB_BRIDGE       6
 184:../../../platform/common/services/clock/sam4l/sysclk.h **** //! HSB<->PBC bridge
 185:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PBC_BRIDGE       7
 186:../../../platform/common/services/clock/sam4l/sysclk.h **** //! HSB<->PBD bridge
 187:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PBD_BRIDGE       8
 188:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Advanced Encryption Standard
 189:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_AESA_HSB         9
 190:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 191:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 192:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Clocks derived from the PBA clock
 193:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 194:../../../platform/common/services/clock/sam4l/sysclk.h **** //! IISC Controller
 195:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_IISC             0
 196:../../../platform/common/services/clock/sam4l/sysclk.h **** //! SPI Controller
 197:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SPI              1
 198:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Timer/Counter 0
 199:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TC0              2
 200:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Timer/Counter 1
 201:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TC1              3
 202:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TWI Master 0
 203:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TWIM0            4
 204:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TWI Slave 0
 205:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TWIS0            5
 206:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TWI Master 1
 207:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TWIM1            6
 208:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TWI Slave 1
 209:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TWIS1            7
 210:../../../platform/common/services/clock/sam4l/sysclk.h **** //! USART 0
 211:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_USART0           8
 212:../../../platform/common/services/clock/sam4l/sysclk.h **** //! USART 1
 213:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_USART1           9
 214:../../../platform/common/services/clock/sam4l/sysclk.h **** //! USART 2
 215:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_USART2           10
 216:../../../platform/common/services/clock/sam4l/sysclk.h **** //! USART 3
 217:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_USART3           11
 218:../../../platform/common/services/clock/sam4l/sysclk.h **** //! A/D Converter
 219:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_ADCIFE           12
 220:../../../platform/common/services/clock/sam4l/sysclk.h **** //! D/A Converter
 221:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_DACC             13
 222:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Analog Comparator
 223:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_ACIFC            14
 224:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Glue Logic Controller
 225:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_GLOC             15
 226:../../../platform/common/services/clock/sam4l/sysclk.h **** //! ABDACB Controller
 227:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_ABDACB           16
 228:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TRNG Controller
 229:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TRNG             17
 230:../../../platform/common/services/clock/sam4l/sysclk.h **** //! PARC Controller
 231:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PARC             18
 232:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Capacitive Touch
 233:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_CATB             19
 234:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TWI Master 2
 235:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TWIM2            21
 236:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TWI Master 3
 237:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_TWIM3            22
 238:../../../platform/common/services/clock/sam4l/sysclk.h **** //! LCD Controller
 239:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_LCDCA            23
 240:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 241:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 242:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 243:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Clocks derived from the PBB clock
 244:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 245:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Flash Controller registers
 246:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_HFLASHC_REGS     0
 247:../../../platform/common/services/clock/sam4l/sysclk.h **** //! HRAMC Controller registers
 248:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_HRAMC1_REGS      1
 249:../../../platform/common/services/clock/sam4l/sysclk.h **** //! HSB Matrix configuration
 250:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_HMATRIX          2
 251:../../../platform/common/services/clock/sam4l/sysclk.h **** //! PDCA peripheral bus interface
 252:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PDCA_PB          3
 253:../../../platform/common/services/clock/sam4l/sysclk.h **** //! CRCCU registers
 254:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_CRCCU_REGS       4
 255:../../../platform/common/services/clock/sam4l/sysclk.h **** //! USBC registers
 256:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_USBC_REGS        5
 257:../../../platform/common/services/clock/sam4l/sysclk.h **** //! PEVC Controller
 258:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PEVC             6
 259:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 260:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 261:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Clocks derived from the PBC clock
 262:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 263:../../../platform/common/services/clock/sam4l/sysclk.h **** //! PM configuration
 264:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PM               0
 265:../../../platform/common/services/clock/sam4l/sysclk.h **** //! CHIPID Controller
 266:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_CHIPID           1
 267:../../../platform/common/services/clock/sam4l/sysclk.h **** //! System Control Interface
 268:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_SCIF             2
 269:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Frequency Meter
 270:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_FREQM            3
 271:../../../platform/common/services/clock/sam4l/sysclk.h **** //! General-Purpose I/O
 272:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_GPIO             4
 273:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 274:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 275:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Clocks derived from the PBD clock
 276:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 277:../../../platform/common/services/clock/sam4l/sysclk.h **** //! BPM configuration
 278:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_BPM              0
 279:../../../platform/common/services/clock/sam4l/sysclk.h **** //! BSCIF configuration
 280:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_BSCIF            1
 281:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Asynchronous Timer
 282:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_AST              2
 283:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Watchdog Timer
 284:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_WDT              3
 285:../../../platform/common/services/clock/sam4l/sysclk.h **** //! External Interrupt Controller
 286:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_EIC              4
 287:../../../platform/common/services/clock/sam4l/sysclk.h **** //! PICOUART
 288:../../../platform/common/services/clock/sam4l/sysclk.h **** #define SYSCLK_PICOUART         5
 289:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 290:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 291:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Divided clock mask derived from the PBA clock
 292:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 293:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TIMER_CLOCK2 mask
 294:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PBA_DIVMASK_TIMER_CLOCK2     (1u << 0)
 295:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TIMER_CLOCK3 mask
 296:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PBA_DIVMASK_TIMER_CLOCK3     (1u << 2)
 297:../../../platform/common/services/clock/sam4l/sysclk.h **** //! CLK_USART/DIV mask
 298:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PBA_DIVMASK_CLK_USART        (1u << 2)
 299:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TIMER_CLOCK4 mask
 300:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PBA_DIVMASK_TIMER_CLOCK4     (1u << 4)
 301:../../../platform/common/services/clock/sam4l/sysclk.h **** //! TIMER_CLOCK5 mask
 302:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PBA_DIVMASK_TIMER_CLOCK5     (1u << 6)
 303:../../../platform/common/services/clock/sam4l/sysclk.h **** //! Bitfield mask
 304:../../../platform/common/services/clock/sam4l/sysclk.h **** #define PBA_DIVMASK_Msk              (0x7Fu << 0)
 305:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 306:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 307:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef __ASSEMBLY__
 308:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 309:../../../platform/common/services/clock/sam4l/sysclk.h **** #include <compiler.h>
 310:../../../platform/common/services/clock/sam4l/sysclk.h **** #include <dfll.h>
 311:../../../platform/common/services/clock/sam4l/sysclk.h **** #include <osc.h>
 312:../../../platform/common/services/clock/sam4l/sysclk.h **** #include <pll.h>
 313:../../../platform/common/services/clock/sam4l/sysclk.h **** #include <genclk.h>
 314:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 315:../../../platform/common/services/clock/sam4l/sysclk.h **** // Use the slow clock (RCOSC) with no prescaling if config was empty.
 316:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef CONFIG_SYSCLK_SOURCE
 317:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_SOURCE    SYSCLK_SRC_RCSYS
 318:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif /* CONFIG_SYSCLK_SOURCE */
 319:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 320:../../../platform/common/services/clock/sam4l/sysclk.h **** /*
 321:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Enable PicoCache for flash access by default.
 322:../../../platform/common/services/clock/sam4l/sysclk.h ****  * 0: disable PicoCache, 1: enable PicoCache.
 323:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 324:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef CONFIG_HCACHE_ENABLE
 325:../../../platform/common/services/clock/sam4l/sysclk.h **** #define CONFIG_HCACHE_ENABLE          1
 326:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 327:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 328:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 329:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_CPU_DIV
 330:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for dividing the CPU clock frequency by
 331:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \f$2^{CONFIG\_SYSCLK\_CPU\_DIV}\f$
 332:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 333:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, the CPU clock frequency is not divided.
 334:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 335:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 336:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 337:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef CONFIG_SYSCLK_CPU_DIV
 338:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_CPU_DIV   0
 339:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif /* CONFIG_SYSCLK_CPU_DIV */
 340:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 341:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 342:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_INIT_HSBMASK
 343:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for the HSB clocks enabled at power-on after the
 344:../../../platform/common/services/clock/sam4l/sysclk.h ****  * sysclock module has been initialized. By default, all HSB clocks are left
 345:../../../platform/common/services/clock/sam4l/sysclk.h ****  * enabled, however to save power these can be automatically disabled by defining
 346:../../../platform/common/services/clock/sam4l/sysclk.h ****  * this value to a mask of \c SYSCLOCK_xxx settings.
 347:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 348:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, then all HSB clocks are left enabled.
 349:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 350:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 351:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 352:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __DOXYGEN__
 353:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_INIT_HSBMASK
 354:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 355:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 356:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 357:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_PBA_DIV
 358:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for dividing the PBA clock frequency by
 359:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \f$2^{CONFIG\_SYSCLK\_PBA\_DIV}\f$
 360:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 361:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, the PBA clock frequency is not divided.
 362:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 363:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 364:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 365:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef CONFIG_SYSCLK_PBA_DIV
 366:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_PBA_DIV   0
 367:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif /* CONFIG_SYSCLK_PBA_DIV */
 368:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 369:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 370:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_PBB_DIV
 371:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for dividing the PBB clock frequency by
 372:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \f$2^{CONFIG\_SYSCLK\_PBB\_DIV}\f$
 373:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 374:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, the PBB clock frequency is not divided.
 375:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 376:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 377:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 378:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef CONFIG_SYSCLK_PBB_DIV
 379:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_PBB_DIV   0
 380:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif /* CONFIG_SYSCLK_PBB_DIV */
 381:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 382:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 383:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_PBC_DIV
 384:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for dividing the PBC clock frequency by
 385:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \f$2^{CONFIG\_SYSCLK\_PBC\_DIV}\f$
 386:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 387:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, the PBC clock frequency is not divided.
 388:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 389:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 390:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 391:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef CONFIG_SYSCLK_PBC_DIV
 392:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_PBC_DIV   0
 393:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif /* CONFIG_SYSCLK_PBC_DIV */
 394:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 395:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 396:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_PBD_DIV
 397:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for dividing the PBD clock frequency by
 398:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \f$2^{CONFIG\_SYSCLK\_PBD\_DIV}\f$
 399:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 400:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, the PBD clock frequency is not divided.
 401:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 402:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 403:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 404:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifndef CONFIG_SYSCLK_PBD_DIV
 405:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_PBD_DIV   0
 406:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif /* CONFIG_SYSCLK_PBD_DIV */
 407:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 408:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 409:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_INIT_CPUMASK
 410:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for the CPU clocks enabled at power-on after the
 411:../../../platform/common/services/clock/sam4l/sysclk.h ****  * sysclock module has been initialized. By default, all CPU clocks are left
 412:../../../platform/common/services/clock/sam4l/sysclk.h ****  * enabled, however to save power these can be automatically disabled by defining
 413:../../../platform/common/services/clock/sam4l/sysclk.h ****  * this value to a mask of \c SYSCLOCK_xxx settings.
 414:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 415:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, then all CPU clocks are left enabled.
 416:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 417:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 418:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 419:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __DOXYGEN__
 420:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_INIT_CPUMASK
 421:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 422:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 423:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 424:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_INIT_PBAMASK
 425:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for the PBA clocks enabled at power-on after the
 426:../../../platform/common/services/clock/sam4l/sysclk.h ****  * sysclock module has been initialized. By default, all PBA clocks are left
 427:../../../platform/common/services/clock/sam4l/sysclk.h ****  * enabled, however to save power these can be automatically disabled by defining
 428:../../../platform/common/services/clock/sam4l/sysclk.h ****  * this value to a mask of \c SYSCLOCK_xxx settings.
 429:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 430:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, then all PBA clocks are left enabled.
 431:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 432:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 433:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 434:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __DOXYGEN__
 435:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_INIT_PBAMASK
 436:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 437:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 438:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 439:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_INIT_PBBMASK
 440:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for the PBB clocks enabled at power-on after the
 441:../../../platform/common/services/clock/sam4l/sysclk.h ****  * sysclock module has been initialized. By default, all PBB clocks are left
 442:../../../platform/common/services/clock/sam4l/sysclk.h ****  * enabled, however to save power these can be automatically disabled by defining
 443:../../../platform/common/services/clock/sam4l/sysclk.h ****  * this value to a mask of \c SYSCLOCK_xxx settings.
 444:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 445:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, then all PBB clocks are left enabled.
 446:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 447:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 448:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 449:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __DOXYGEN__
 450:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_INIT_PBBMASK
 451:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 452:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 453:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 454:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_INIT_PBCMASK
 455:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for the PBC clocks enabled at power-on after the
 456:../../../platform/common/services/clock/sam4l/sysclk.h ****  * sysclock module has been initialized. By default, all PBC clocks are left
 457:../../../platform/common/services/clock/sam4l/sysclk.h ****  * enabled, however to save power these can be automatically disabled by defining
 458:../../../platform/common/services/clock/sam4l/sysclk.h ****  * this value to a mask of \c SYSCLOCK_xxx settings.
 459:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 460:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, then all PBC clocks are left enabled.
 461:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 462:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 463:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 464:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __DOXYGEN__
 465:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_INIT_PBCMASK
 466:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 467:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 468:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 469:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_SYSCLK_INIT_PBDMASK
 470:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for the PBD clocks enabled at power-on after the
 471:../../../platform/common/services/clock/sam4l/sysclk.h ****  * sysclock module has been initialized. By default, all PBD clocks are left
 472:../../../platform/common/services/clock/sam4l/sysclk.h ****  * enabled, however to save power these can be automatically disabled by defining
 473:../../../platform/common/services/clock/sam4l/sysclk.h ****  * this value to a mask of \c SYSCLOCK_xxx settings.
 474:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 475:../../../platform/common/services/clock/sam4l/sysclk.h ****  * If this symbol is not defined, then all PBD clocks are left enabled.
 476:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 477:../../../platform/common/services/clock/sam4l/sysclk.h ****  * This symbol may be defined in \ref conf_clock.h.
 478:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 479:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __DOXYGEN__
 480:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_SYSCLK_INIT_PBDMASK
 481:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 482:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 483:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 484:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_USBCLK_SOURCE
 485:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for the USB generic clock source
 486:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 487:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Sets the clock source to use for the USB. The source must also be properly
 488:../../../platform/common/services/clock/sam4l/sysclk.h ****  * configured.
 489:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 490:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Define this to one of the \c USBCLK_SRC_xxx settings. Leave it undefined if
 491:../../../platform/common/services/clock/sam4l/sysclk.h ****  * USB is not required.
 492:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 493:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __DOXYGEN__
 494:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_USBCLK_SOURCE
 495:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 496:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 497:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 498:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \def CONFIG_USBCLK_DIV
 499:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Configuration symbol for the USB generic clock divider setting
 500:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 501:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Sets the clock division for the USB generic clock. If a USB clock source is
 502:../../../platform/common/services/clock/sam4l/sysclk.h ****  * selected with CONFIG_USBCLK_SOURCE, this configuration symbol must also be
 503:../../../platform/common/services/clock/sam4l/sysclk.h ****  * defined.
 504:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 505:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Define this as any value that does not exceed \c GENCLK_DIV_MAX, and which
 506:../../../platform/common/services/clock/sam4l/sysclk.h ****  * will give a 48 MHz clock frequency from the selected source.
 507:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 508:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef __DOXYGEN__
 509:../../../platform/common/services/clock/sam4l/sysclk.h **** # define CONFIG_USBCLK_DIV
 510:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 511:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 512:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 513:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \name Querying the system clock and its derived clocks
 514:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 515:../../../platform/common/services/clock/sam4l/sysclk.h ****  * The following functions may be used to query the current frequency of
 516:../../../platform/common/services/clock/sam4l/sysclk.h ****  * the system clock and the CPU and bus clocks derived from it.
 517:../../../platform/common/services/clock/sam4l/sysclk.h ****  * sysclk_get_main_hz() and sysclk_get_cpu_hz() can be assumed to be
 518:../../../platform/common/services/clock/sam4l/sysclk.h ****  * available on all platforms, although some platforms may define
 519:../../../platform/common/services/clock/sam4l/sysclk.h ****  * additional accessors for various chip-internal bus clocks. These are
 520:../../../platform/common/services/clock/sam4l/sysclk.h ****  * usually not intended to be queried directly by generic code.
 521:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 522:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 523:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 524:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 525:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Return the current rate in Hz of the main system clock
 526:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 527:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \todo This function assumes that the main clock source never changes
 528:../../../platform/common/services/clock/sam4l/sysclk.h ****  * once it's been set up, and that PLL0 always runs at the compile-time
 529:../../../platform/common/services/clock/sam4l/sysclk.h ****  * configured default rate. While this is probably the most common
 530:../../../platform/common/services/clock/sam4l/sysclk.h ****  * configuration, which we want to support as a special case for
 531:../../../platform/common/services/clock/sam4l/sysclk.h ****  * performance reasons, we will at some point need to support more
 532:../../../platform/common/services/clock/sam4l/sysclk.h ****  * dynamic setups as well.
 533:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 534:../../../platform/common/services/clock/sam4l/sysclk.h **** #if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
 535:../../../platform/common/services/clock/sam4l/sysclk.h **** extern bool sysclk_initialized;
 536:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 537:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline uint32_t sysclk_get_main_hz(void)
 538:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1586              	 .loc 9 538 0
 1587              	 .cfi_startproc
 1588              	 
 1589              	 
 1590              	 
 1591 066c 80B4     	 push {r7}
 1592              	.LCFI106:
 1593              	 .cfi_def_cfa_offset 4
 1594              	 .cfi_offset 7,-4
 1595 066e 00AF     	 add r7,sp,#0
 1596              	.LCFI107:
 1597              	 .cfi_def_cfa_register 7
 539:../../../platform/common/services/clock/sam4l/sysclk.h **** #if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
 540:../../../platform/common/services/clock/sam4l/sysclk.h **** 	if (!sysclk_initialized ) {
 541:../../../platform/common/services/clock/sam4l/sysclk.h **** 		return OSC_RCSYS_NOMINAL_HZ;
 542:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 543:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 544:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 545:../../../platform/common/services/clock/sam4l/sysclk.h **** 	if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RCSYS) {
 546:../../../platform/common/services/clock/sam4l/sysclk.h **** 		return OSC_RCSYS_NOMINAL_HZ;
 547:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 548:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 549:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef BOARD_OSC0_HZ
 550:../../../platform/common/services/clock/sam4l/sysclk.h **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_OSC0) {
 551:../../../platform/common/services/clock/sam4l/sysclk.h **** 		return BOARD_OSC0_HZ;
 1598              	 .loc 9 551 0
 1599 0670 024B     	 ldr r3,.L123
 552:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 553:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 554:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 555:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef CONFIG_PLL0_SOURCE
 556:../../../platform/common/services/clock/sam4l/sysclk.h **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLL0) {
 557:../../../platform/common/services/clock/sam4l/sysclk.h **** 		return pll_get_default_rate(0);
 558:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 559:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 560:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 561:../../../platform/common/services/clock/sam4l/sysclk.h **** #ifdef CONFIG_DFLL0_SOURCE
 562:../../../platform/common/services/clock/sam4l/sysclk.h **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_DFLL) {
 563:../../../platform/common/services/clock/sam4l/sysclk.h **** 		return dfll_get_default_rate(0);
 564:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 565:../../../platform/common/services/clock/sam4l/sysclk.h **** #endif
 566:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 567:../../../platform/common/services/clock/sam4l/sysclk.h **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RC80M) {
 568:../../../platform/common/services/clock/sam4l/sysclk.h **** 		return OSC_RC80M_NOMINAL_HZ;
 569:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 570:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 571:../../../platform/common/services/clock/sam4l/sysclk.h **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RCFAST) {
 572:../../../platform/common/services/clock/sam4l/sysclk.h **** 		if (CONFIG_RCFAST_FRANGE == 2) {
 573:../../../platform/common/services/clock/sam4l/sysclk.h **** 			return OSC_RCFAST12M_NOMINAL_HZ;
 574:../../../platform/common/services/clock/sam4l/sysclk.h **** 		} else if (CONFIG_RCFAST_FRANGE == 1) {
 575:../../../platform/common/services/clock/sam4l/sysclk.h **** 			return OSC_RCFAST8M_NOMINAL_HZ;
 576:../../../platform/common/services/clock/sam4l/sysclk.h **** 		} else {
 577:../../../platform/common/services/clock/sam4l/sysclk.h **** 			return OSC_RCFAST4M_NOMINAL_HZ;
 578:../../../platform/common/services/clock/sam4l/sysclk.h **** 		}
 579:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 580:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 581:../../../platform/common/services/clock/sam4l/sysclk.h **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RC1M) {
 582:../../../platform/common/services/clock/sam4l/sysclk.h **** 		return OSC_RC1M_NOMINAL_HZ;
 583:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 584:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 585:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 586:../../../platform/common/services/clock/sam4l/sysclk.h **** 	else {
 587:../../../platform/common/services/clock/sam4l/sysclk.h **** 		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
 588:../../../platform/common/services/clock/sam4l/sysclk.h **** 		return 0;
 589:../../../platform/common/services/clock/sam4l/sysclk.h **** 	}
 590:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1600              	 .loc 9 590 0
 1601 0672 1846     	 mov r0,r3
 1602 0674 BD46     	 mov sp,r7
 1603              	.LCFI108:
 1604              	 .cfi_def_cfa_register 13
 1605              	 
 1606 0676 80BC     	 pop {r7}
 1607              	.LCFI109:
 1608              	 .cfi_restore 7
 1609              	 .cfi_def_cfa_offset 0
 1610 0678 7047     	 bx lr
 1611              	.L124:
 1612 067a 00BF     	 .align 2
 1613              	.L123:
 1614 067c 001BB700 	 .word 12000000
 1615              	 .cfi_endproc
 1616              	.LFE164:
 1618              	 .align 1
 1619              	 .syntax unified
 1620              	 .thumb
 1621              	 .thumb_func
 1622              	 .fpu softvfp
 1624              	sysclk_get_cpu_hz:
 1625              	.LFB165:
 591:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 592:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 593:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Return the current rate in Hz of the CPU clock
 594:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 595:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \todo This function assumes that the CPU always runs at the system
 596:../../../platform/common/services/clock/sam4l/sysclk.h ****  * clock frequency. We want to support at least two more scenarios:
 597:../../../platform/common/services/clock/sam4l/sysclk.h ****  * Fixed CPU/bus clock dividers (config symbols) and dynamic CPU/bus
 598:../../../platform/common/services/clock/sam4l/sysclk.h ****  * clock dividers (which may change at run time). Ditto for all the bus
 599:../../../platform/common/services/clock/sam4l/sysclk.h ****  * clocks.
 600:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 601:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \return Frequency of the CPU clock, in Hz.
 602:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 603:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline uint32_t sysclk_get_cpu_hz(void)
 604:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1626              	 .loc 9 604 0
 1627              	 .cfi_startproc
 1628              	 
 1629              	 
 1630 0680 80B5     	 push {r7,lr}
 1631              	.LCFI110:
 1632              	 .cfi_def_cfa_offset 8
 1633              	 .cfi_offset 7,-8
 1634              	 .cfi_offset 14,-4
 1635 0682 00AF     	 add r7,sp,#0
 1636              	.LCFI111:
 1637              	 .cfi_def_cfa_register 7
 605:../../../platform/common/services/clock/sam4l/sysclk.h **** 	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
 1638              	 .loc 9 605 0
 1639 0684 FFF7F2FF 	 bl sysclk_get_main_hz
 1640 0688 0346     	 mov r3,r0
 606:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1641              	 .loc 9 606 0
 1642 068a 1846     	 mov r0,r3
 1643 068c 80BD     	 pop {r7,pc}
 1644              	 .cfi_endproc
 1645              	.LFE165:
 1647              	 .align 1
 1648              	 .syntax unified
 1649              	 .thumb
 1650              	 .thumb_func
 1651              	 .fpu softvfp
 1653              	sysclk_get_pba_hz:
 1654              	.LFB167:
 607:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 608:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 609:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Return the current rate in Hz of the High-Speed Bus clock
 610:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 611:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \return Frequency of the High Speed Peripheral Bus clock, in Hz.
 612:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 613:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline uint32_t sysclk_get_hsb_hz(void)
 614:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 615:../../../platform/common/services/clock/sam4l/sysclk.h **** 	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
 616:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 617:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 618:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 619:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Return the current rate in Hz of the Peripheral Bus A clock
 620:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 621:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \return Frequency of the Peripheral Bus A clock, in Hz.
 622:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 623:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline uint32_t sysclk_get_pba_hz(void)
 624:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1655              	 .loc 9 624 0
 1656              	 .cfi_startproc
 1657              	 
 1658              	 
 1659 068e 80B5     	 push {r7,lr}
 1660              	.LCFI112:
 1661              	 .cfi_def_cfa_offset 8
 1662              	 .cfi_offset 7,-8
 1663              	 .cfi_offset 14,-4
 1664 0690 00AF     	 add r7,sp,#0
 1665              	.LCFI113:
 1666              	 .cfi_def_cfa_register 7
 625:../../../platform/common/services/clock/sam4l/sysclk.h **** 	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
 1667              	 .loc 9 625 0
 1668 0692 FFF7EBFF 	 bl sysclk_get_main_hz
 1669 0696 0346     	 mov r3,r0
 626:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1670              	 .loc 9 626 0
 1671 0698 1846     	 mov r0,r3
 1672 069a 80BD     	 pop {r7,pc}
 1673              	 .cfi_endproc
 1674              	.LFE167:
 1676              	 .align 1
 1677              	 .syntax unified
 1678              	 .thumb
 1679              	 .thumb_func
 1680              	 .fpu softvfp
 1682              	sysclk_get_pbb_hz:
 1683              	.LFB168:
 627:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 628:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 629:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Return the current rate in Hz of the Peripheral Bus B clock
 630:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 631:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \return Frequency of the Peripheral Bus B clock, in Hz.
 632:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 633:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline uint32_t sysclk_get_pbb_hz(void)
 634:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1684              	 .loc 9 634 0
 1685              	 .cfi_startproc
 1686              	 
 1687              	 
 1688 069c 80B5     	 push {r7,lr}
 1689              	.LCFI114:
 1690              	 .cfi_def_cfa_offset 8
 1691              	 .cfi_offset 7,-8
 1692              	 .cfi_offset 14,-4
 1693 069e 00AF     	 add r7,sp,#0
 1694              	.LCFI115:
 1695              	 .cfi_def_cfa_register 7
 635:../../../platform/common/services/clock/sam4l/sysclk.h **** 	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBB_DIV;
 1696              	 .loc 9 635 0
 1697 06a0 FFF7E4FF 	 bl sysclk_get_main_hz
 1698 06a4 0346     	 mov r3,r0
 636:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1699              	 .loc 9 636 0
 1700 06a6 1846     	 mov r0,r3
 1701 06a8 80BD     	 pop {r7,pc}
 1702              	 .cfi_endproc
 1703              	.LFE168:
 1705              	 .align 1
 1706              	 .syntax unified
 1707              	 .thumb
 1708              	 .thumb_func
 1709              	 .fpu softvfp
 1711              	sysclk_get_pbc_hz:
 1712              	.LFB169:
 637:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 638:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 639:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Return the current rate in Hz of the Peripheral Bus C clock
 640:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 641:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \return Frequency of the Peripheral Bus C clock, in Hz.
 642:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 643:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline uint32_t sysclk_get_pbc_hz(void)
 644:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1713              	 .loc 9 644 0
 1714              	 .cfi_startproc
 1715              	 
 1716              	 
 1717 06aa 80B5     	 push {r7,lr}
 1718              	.LCFI116:
 1719              	 .cfi_def_cfa_offset 8
 1720              	 .cfi_offset 7,-8
 1721              	 .cfi_offset 14,-4
 1722 06ac 00AF     	 add r7,sp,#0
 1723              	.LCFI117:
 1724              	 .cfi_def_cfa_register 7
 645:../../../platform/common/services/clock/sam4l/sysclk.h **** 	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBC_DIV;
 1725              	 .loc 9 645 0
 1726 06ae FFF7DDFF 	 bl sysclk_get_main_hz
 1727 06b2 0346     	 mov r3,r0
 646:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1728              	 .loc 9 646 0
 1729 06b4 1846     	 mov r0,r3
 1730 06b6 80BD     	 pop {r7,pc}
 1731              	 .cfi_endproc
 1732              	.LFE169:
 1734              	 .align 1
 1735              	 .syntax unified
 1736              	 .thumb
 1737              	 .thumb_func
 1738              	 .fpu softvfp
 1740              	sysclk_get_pbd_hz:
 1741              	.LFB170:
 647:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 648:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 649:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Return the current rate in Hz of the Peripheral Bus D clock
 650:../../../platform/common/services/clock/sam4l/sysclk.h ****  *
 651:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \return Frequency of the Peripheral Bus D clock, in Hz.
 652:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 653:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline uint32_t sysclk_get_pbd_hz(void)
 654:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1742              	 .loc 9 654 0
 1743              	 .cfi_startproc
 1744              	 
 1745              	 
 1746 06b8 80B5     	 push {r7,lr}
 1747              	.LCFI118:
 1748              	 .cfi_def_cfa_offset 8
 1749              	 .cfi_offset 7,-8
 1750              	 .cfi_offset 14,-4
 1751 06ba 00AF     	 add r7,sp,#0
 1752              	.LCFI119:
 1753              	 .cfi_def_cfa_register 7
 655:../../../platform/common/services/clock/sam4l/sysclk.h **** 	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBD_DIV;
 1754              	 .loc 9 655 0
 1755 06bc FFF7D6FF 	 bl sysclk_get_main_hz
 1756 06c0 0346     	 mov r3,r0
 656:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1757              	 .loc 9 656 0
 1758 06c2 1846     	 mov r0,r3
 1759 06c4 80BD     	 pop {r7,pc}
 1760              	 .cfi_endproc
 1761              	.LFE170:
 1763              	 .align 1
 1764              	 .syntax unified
 1765              	 .thumb
 1766              	 .thumb_func
 1767              	 .fpu softvfp
 1769              	sysclk_enable_hsb_module:
 1770              	.LFB173:
 657:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 658:../../../platform/common/services/clock/sam4l/sysclk.h **** extern uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module);
 659:../../../platform/common/services/clock/sam4l/sysclk.h **** //@}
 660:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 661:../../../platform/common/services/clock/sam4l/sysclk.h **** extern void sysclk_priv_enable_module(uint32_t bus_id, uint32_t module_index);
 662:../../../platform/common/services/clock/sam4l/sysclk.h **** extern void sysclk_priv_disable_module(uint32_t bus_id, uint32_t module_index);
 663:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 664:../../../platform/common/services/clock/sam4l/sysclk.h **** //! \name Enabling and disabling synchronous clocks
 665:../../../platform/common/services/clock/sam4l/sysclk.h **** //@{
 666:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 667:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 668:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Enable a module clock derived from the CPU clock
 669:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param module_index Index of the module clock in the CPUMASK register
 670:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 671:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_enable_cpu_module(uint32_t module_index)
 672:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 673:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_priv_enable_module(PM_CLK_GRP_CPU, module_index);
 674:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 675:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 676:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 677:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Disable a module clock derived from the CPU clock
 678:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param module_index Index of the module clock in the CPUMASK register
 679:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 680:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_disable_cpu_module(uint32_t module_index)
 681:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 682:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_priv_disable_module(PM_CLK_GRP_CPU, module_index);
 683:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 684:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 685:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 686:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Enable a module clock derived from the HSB clock
 687:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param module_index Index of the module clock in the HSBMASK register
 688:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 689:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_enable_hsb_module(uint32_t module_index)
 690:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1771              	 .loc 9 690 0
 1772              	 .cfi_startproc
 1773              	 
 1774              	 
 1775 06c6 80B5     	 push {r7,lr}
 1776              	.LCFI120:
 1777              	 .cfi_def_cfa_offset 8
 1778              	 .cfi_offset 7,-8
 1779              	 .cfi_offset 14,-4
 1780 06c8 82B0     	 sub sp,sp,#8
 1781              	.LCFI121:
 1782              	 .cfi_def_cfa_offset 16
 1783 06ca 00AF     	 add r7,sp,#0
 1784              	.LCFI122:
 1785              	 .cfi_def_cfa_register 7
 1786 06cc 7860     	 str r0,[r7,#4]
 691:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_priv_enable_module(PM_CLK_GRP_HSB, module_index);
 1787              	 .loc 9 691 0
 1788 06ce 7968     	 ldr r1,[r7,#4]
 1789 06d0 0120     	 movs r0,#1
 1790 06d2 FFF7FEFF 	 bl sysclk_priv_enable_module
 692:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1791              	 .loc 9 692 0
 1792 06d6 00BF     	 nop
 1793 06d8 0837     	 adds r7,r7,#8
 1794              	.LCFI123:
 1795              	 .cfi_def_cfa_offset 8
 1796 06da BD46     	 mov sp,r7
 1797              	.LCFI124:
 1798              	 .cfi_def_cfa_register 13
 1799              	 
 1800 06dc 80BD     	 pop {r7,pc}
 1801              	 .cfi_endproc
 1802              	.LFE173:
 1804              	 .align 1
 1805              	 .syntax unified
 1806              	 .thumb
 1807              	 .thumb_func
 1808              	 .fpu softvfp
 1810              	sysclk_disable_hsb_module:
 1811              	.LFB174:
 693:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 694:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 695:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Disable a module clock derived from the HSB clock
 696:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param module_index Index of the module clock in the HSBMASK register
 697:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 698:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_disable_hsb_module(uint32_t module_index)
 699:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1812              	 .loc 9 699 0
 1813              	 .cfi_startproc
 1814              	 
 1815              	 
 1816 06de 80B5     	 push {r7,lr}
 1817              	.LCFI125:
 1818              	 .cfi_def_cfa_offset 8
 1819              	 .cfi_offset 7,-8
 1820              	 .cfi_offset 14,-4
 1821 06e0 82B0     	 sub sp,sp,#8
 1822              	.LCFI126:
 1823              	 .cfi_def_cfa_offset 16
 1824 06e2 00AF     	 add r7,sp,#0
 1825              	.LCFI127:
 1826              	 .cfi_def_cfa_register 7
 1827 06e4 7860     	 str r0,[r7,#4]
 700:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_priv_disable_module(PM_CLK_GRP_HSB, module_index);
 1828              	 .loc 9 700 0
 1829 06e6 7968     	 ldr r1,[r7,#4]
 1830 06e8 0120     	 movs r0,#1
 1831 06ea FFF7FEFF 	 bl sysclk_priv_disable_module
 701:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1832              	 .loc 9 701 0
 1833 06ee 00BF     	 nop
 1834 06f0 0837     	 adds r7,r7,#8
 1835              	.LCFI128:
 1836              	 .cfi_def_cfa_offset 8
 1837 06f2 BD46     	 mov sp,r7
 1838              	.LCFI129:
 1839              	 .cfi_def_cfa_register 13
 1840              	 
 1841 06f4 80BD     	 pop {r7,pc}
 1842              	 .cfi_endproc
 1843              	.LFE174:
 1845              	 .align 1
 1846              	 .syntax unified
 1847              	 .thumb
 1848              	 .thumb_func
 1849              	 .fpu softvfp
 1851              	sysclk_enable_pbc_module:
 1852              	.LFB175:
 702:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 703:../../../platform/common/services/clock/sam4l/sysclk.h **** extern void sysclk_enable_pba_module(uint32_t module_index);
 704:../../../platform/common/services/clock/sam4l/sysclk.h **** extern void sysclk_disable_pba_module(uint32_t module_index);
 705:../../../platform/common/services/clock/sam4l/sysclk.h **** extern void sysclk_enable_pbb_module(uint32_t module_index);
 706:../../../platform/common/services/clock/sam4l/sysclk.h **** extern void sysclk_disable_pbb_module(uint32_t module_index);
 707:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 708:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 709:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Enable a module clock derived from the PBC clock
 710:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param module_index Index of the module clock in the PBAMASK register
 711:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 712:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_enable_pbc_module(uint32_t module_index)
 713:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1853              	 .loc 9 713 0
 1854              	 .cfi_startproc
 1855              	 
 1856              	 
 1857 06f6 80B5     	 push {r7,lr}
 1858              	.LCFI130:
 1859              	 .cfi_def_cfa_offset 8
 1860              	 .cfi_offset 7,-8
 1861              	 .cfi_offset 14,-4
 1862 06f8 82B0     	 sub sp,sp,#8
 1863              	.LCFI131:
 1864              	 .cfi_def_cfa_offset 16
 1865 06fa 00AF     	 add r7,sp,#0
 1866              	.LCFI132:
 1867              	 .cfi_def_cfa_register 7
 1868 06fc 7860     	 str r0,[r7,#4]
 714:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_priv_enable_module(PM_CLK_GRP_PBC, module_index);
 1869              	 .loc 9 714 0
 1870 06fe 7968     	 ldr r1,[r7,#4]
 1871 0700 0420     	 movs r0,#4
 1872 0702 FFF7FEFF 	 bl sysclk_priv_enable_module
 715:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1873              	 .loc 9 715 0
 1874 0706 00BF     	 nop
 1875 0708 0837     	 adds r7,r7,#8
 1876              	.LCFI133:
 1877              	 .cfi_def_cfa_offset 8
 1878 070a BD46     	 mov sp,r7
 1879              	.LCFI134:
 1880              	 .cfi_def_cfa_register 13
 1881              	 
 1882 070c 80BD     	 pop {r7,pc}
 1883              	 .cfi_endproc
 1884              	.LFE175:
 1886              	 .align 1
 1887              	 .syntax unified
 1888              	 .thumb
 1889              	 .thumb_func
 1890              	 .fpu softvfp
 1892              	sysclk_disable_pbc_module:
 1893              	.LFB176:
 716:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 717:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 718:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Disable a module clock derived from the PBC clock
 719:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param module_index Index of the module clock in the PBAMASK register
 720:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 721:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_disable_pbc_module(uint32_t module_index)
 722:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1894              	 .loc 9 722 0
 1895              	 .cfi_startproc
 1896              	 
 1897              	 
 1898 070e 80B5     	 push {r7,lr}
 1899              	.LCFI135:
 1900              	 .cfi_def_cfa_offset 8
 1901              	 .cfi_offset 7,-8
 1902              	 .cfi_offset 14,-4
 1903 0710 82B0     	 sub sp,sp,#8
 1904              	.LCFI136:
 1905              	 .cfi_def_cfa_offset 16
 1906 0712 00AF     	 add r7,sp,#0
 1907              	.LCFI137:
 1908              	 .cfi_def_cfa_register 7
 1909 0714 7860     	 str r0,[r7,#4]
 723:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_priv_disable_module(PM_CLK_GRP_PBC, module_index);
 1910              	 .loc 9 723 0
 1911 0716 7968     	 ldr r1,[r7,#4]
 1912 0718 0420     	 movs r0,#4
 1913 071a FFF7FEFF 	 bl sysclk_priv_disable_module
 724:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1914              	 .loc 9 724 0
 1915 071e 00BF     	 nop
 1916 0720 0837     	 adds r7,r7,#8
 1917              	.LCFI138:
 1918              	 .cfi_def_cfa_offset 8
 1919 0722 BD46     	 mov sp,r7
 1920              	.LCFI139:
 1921              	 .cfi_def_cfa_register 13
 1922              	 
 1923 0724 80BD     	 pop {r7,pc}
 1924              	 .cfi_endproc
 1925              	.LFE176:
 1927              	 .align 1
 1928              	 .syntax unified
 1929              	 .thumb
 1930              	 .thumb_func
 1931              	 .fpu softvfp
 1933              	sysclk_enable_pbd_module:
 1934              	.LFB177:
 725:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 726:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 727:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Enable a module clock derived from the PBD clock
 728:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param module_index Index of the module clock in the PBAMASK register
 729:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 730:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_enable_pbd_module(uint32_t module_index)
 731:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1935              	 .loc 9 731 0
 1936              	 .cfi_startproc
 1937              	 
 1938              	 
 1939 0726 80B5     	 push {r7,lr}
 1940              	.LCFI140:
 1941              	 .cfi_def_cfa_offset 8
 1942              	 .cfi_offset 7,-8
 1943              	 .cfi_offset 14,-4
 1944 0728 82B0     	 sub sp,sp,#8
 1945              	.LCFI141:
 1946              	 .cfi_def_cfa_offset 16
 1947 072a 00AF     	 add r7,sp,#0
 1948              	.LCFI142:
 1949              	 .cfi_def_cfa_register 7
 1950 072c 7860     	 str r0,[r7,#4]
 732:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_priv_enable_module(PM_CLK_GRP_PBD, module_index);
 1951              	 .loc 9 732 0
 1952 072e 7968     	 ldr r1,[r7,#4]
 1953 0730 0520     	 movs r0,#5
 1954 0732 FFF7FEFF 	 bl sysclk_priv_enable_module
 733:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1955              	 .loc 9 733 0
 1956 0736 00BF     	 nop
 1957 0738 0837     	 adds r7,r7,#8
 1958              	.LCFI143:
 1959              	 .cfi_def_cfa_offset 8
 1960 073a BD46     	 mov sp,r7
 1961              	.LCFI144:
 1962              	 .cfi_def_cfa_register 13
 1963              	 
 1964 073c 80BD     	 pop {r7,pc}
 1965              	 .cfi_endproc
 1966              	.LFE177:
 1968              	 .align 1
 1969              	 .syntax unified
 1970              	 .thumb
 1971              	 .thumb_func
 1972              	 .fpu softvfp
 1974              	sysclk_disable_pbd_module:
 1975              	.LFB178:
 734:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 735:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 736:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Disable a module clock derived from the PBD clock
 737:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param module_index Index of the module clock in the PBAMASK register
 738:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 739:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_disable_pbd_module(uint32_t module_index)
 740:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 1976              	 .loc 9 740 0
 1977              	 .cfi_startproc
 1978              	 
 1979              	 
 1980 073e 80B5     	 push {r7,lr}
 1981              	.LCFI145:
 1982              	 .cfi_def_cfa_offset 8
 1983              	 .cfi_offset 7,-8
 1984              	 .cfi_offset 14,-4
 1985 0740 82B0     	 sub sp,sp,#8
 1986              	.LCFI146:
 1987              	 .cfi_def_cfa_offset 16
 1988 0742 00AF     	 add r7,sp,#0
 1989              	.LCFI147:
 1990              	 .cfi_def_cfa_register 7
 1991 0744 7860     	 str r0,[r7,#4]
 741:../../../platform/common/services/clock/sam4l/sysclk.h **** 	sysclk_priv_disable_module(PM_CLK_GRP_PBD, module_index);
 1992              	 .loc 9 741 0
 1993 0746 7968     	 ldr r1,[r7,#4]
 1994 0748 0520     	 movs r0,#5
 1995 074a FFF7FEFF 	 bl sysclk_priv_disable_module
 742:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 1996              	 .loc 9 742 0
 1997 074e 00BF     	 nop
 1998 0750 0837     	 adds r7,r7,#8
 1999              	.LCFI148:
 2000              	 .cfi_def_cfa_offset 8
 2001 0752 BD46     	 mov sp,r7
 2002              	.LCFI149:
 2003              	 .cfi_def_cfa_register 13
 2004              	 
 2005 0754 80BD     	 pop {r7,pc}
 2006              	 .cfi_endproc
 2007              	.LFE178:
 2009              	 .align 1
 2010              	 .syntax unified
 2011              	 .thumb
 2012              	 .thumb_func
 2013              	 .fpu softvfp
 2015              	sysclk_enable_pba_divmask:
 2016              	.LFB179:
 743:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 744:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 745:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Enable divided clock mask derived from the PBA clock
 746:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param mask mask of the divided clock in the PBADIVMASK register
 747:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 748:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_enable_pba_divmask(uint32_t mask)
 749:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 2017              	 .loc 9 749 0
 2018              	 .cfi_startproc
 2019              	 
 2020              	 
 2021              	 
 2022 0756 80B4     	 push {r7}
 2023              	.LCFI150:
 2024              	 .cfi_def_cfa_offset 4
 2025              	 .cfi_offset 7,-4
 2026 0758 85B0     	 sub sp,sp,#20
 2027              	.LCFI151:
 2028              	 .cfi_def_cfa_offset 24
 2029 075a 00AF     	 add r7,sp,#0
 2030              	.LCFI152:
 2031              	 .cfi_def_cfa_register 7
 2032 075c 7860     	 str r0,[r7,#4]
 750:../../../platform/common/services/clock/sam4l/sysclk.h **** 	uint32_t temp_mask;
 751:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 752:../../../platform/common/services/clock/sam4l/sysclk.h **** 	temp_mask = PM->PM_PBADIVMASK;
 2033              	 .loc 9 752 0
 2034 075e 094B     	 ldr r3,.L142
 2035 0760 1B6C     	 ldr r3,[r3,#64]
 2036 0762 FB60     	 str r3,[r7,#12]
 753:../../../platform/common/services/clock/sam4l/sysclk.h **** 	temp_mask |= mask;
 2037              	 .loc 9 753 0
 2038 0764 FA68     	 ldr r2,[r7,#12]
 2039 0766 7B68     	 ldr r3,[r7,#4]
 2040 0768 1343     	 orrs r3,r3,r2
 2041 076a FB60     	 str r3,[r7,#12]
 754:../../../platform/common/services/clock/sam4l/sysclk.h **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 2042              	 .loc 9 754 0
 2043 076c 054B     	 ldr r3,.L142
 2044 076e 064A     	 ldr r2,.L142+4
 2045 0770 9A65     	 str r2,[r3,#88]
 755:../../../platform/common/services/clock/sam4l/sysclk.h **** 			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
 756:../../../platform/common/services/clock/sam4l/sysclk.h **** 	PM->PM_PBADIVMASK = temp_mask;
 2046              	 .loc 9 756 0
 2047 0772 044A     	 ldr r2,.L142
 2048 0774 FB68     	 ldr r3,[r7,#12]
 2049 0776 1364     	 str r3,[r2,#64]
 757:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 2050              	 .loc 9 757 0
 2051 0778 00BF     	 nop
 2052 077a 1437     	 adds r7,r7,#20
 2053              	.LCFI153:
 2054              	 .cfi_def_cfa_offset 4
 2055 077c BD46     	 mov sp,r7
 2056              	.LCFI154:
 2057              	 .cfi_def_cfa_register 13
 2058              	 
 2059 077e 80BC     	 pop {r7}
 2060              	.LCFI155:
 2061              	 .cfi_restore 7
 2062              	 .cfi_def_cfa_offset 0
 2063 0780 7047     	 bx lr
 2064              	.L143:
 2065 0782 00BF     	 .align 2
 2066              	.L142:
 2067 0784 00000E40 	 .word 1074659328
 2068 0788 400000AA 	 .word -1442840512
 2069              	 .cfi_endproc
 2070              	.LFE179:
 2072              	 .align 1
 2073              	 .syntax unified
 2074              	 .thumb
 2075              	 .thumb_func
 2076              	 .fpu softvfp
 2078              	sysclk_disable_pba_divmask:
 2079              	.LFB180:
 758:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 759:../../../platform/common/services/clock/sam4l/sysclk.h **** /**
 760:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \brief Disable divided clock mask derived from the PBA clock
 761:../../../platform/common/services/clock/sam4l/sysclk.h ****  * \param mask mask of the divided clock in the PBADIVMASK register
 762:../../../platform/common/services/clock/sam4l/sysclk.h ****  */
 763:../../../platform/common/services/clock/sam4l/sysclk.h **** static inline void sysclk_disable_pba_divmask(uint32_t mask)
 764:../../../platform/common/services/clock/sam4l/sysclk.h **** {
 2080              	 .loc 9 764 0
 2081              	 .cfi_startproc
 2082              	 
 2083              	 
 2084              	 
 2085 078c 80B4     	 push {r7}
 2086              	.LCFI156:
 2087              	 .cfi_def_cfa_offset 4
 2088              	 .cfi_offset 7,-4
 2089 078e 85B0     	 sub sp,sp,#20
 2090              	.LCFI157:
 2091              	 .cfi_def_cfa_offset 24
 2092 0790 00AF     	 add r7,sp,#0
 2093              	.LCFI158:
 2094              	 .cfi_def_cfa_register 7
 2095 0792 7860     	 str r0,[r7,#4]
 765:../../../platform/common/services/clock/sam4l/sysclk.h **** 	uint32_t temp_mask;
 766:../../../platform/common/services/clock/sam4l/sysclk.h **** 
 767:../../../platform/common/services/clock/sam4l/sysclk.h **** 	temp_mask = PM->PM_PBADIVMASK;
 2096              	 .loc 9 767 0
 2097 0794 094B     	 ldr r3,.L145
 2098 0796 1B6C     	 ldr r3,[r3,#64]
 2099 0798 FB60     	 str r3,[r7,#12]
 768:../../../platform/common/services/clock/sam4l/sysclk.h **** 	temp_mask &= ~mask;
 2100              	 .loc 9 768 0
 2101 079a 7B68     	 ldr r3,[r7,#4]
 2102 079c DB43     	 mvns r3,r3
 2103 079e FA68     	 ldr r2,[r7,#12]
 2104 07a0 1340     	 ands r3,r3,r2
 2105 07a2 FB60     	 str r3,[r7,#12]
 769:../../../platform/common/services/clock/sam4l/sysclk.h **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 2106              	 .loc 9 769 0
 2107 07a4 054B     	 ldr r3,.L145
 2108 07a6 064A     	 ldr r2,.L145+4
 2109 07a8 9A65     	 str r2,[r3,#88]
 770:../../../platform/common/services/clock/sam4l/sysclk.h **** 			| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBADIVMASK - (uint32_t)PM);
 771:../../../platform/common/services/clock/sam4l/sysclk.h **** 	PM->PM_PBADIVMASK = temp_mask;
 2110              	 .loc 9 771 0
 2111 07aa 044A     	 ldr r2,.L145
 2112 07ac FB68     	 ldr r3,[r7,#12]
 2113 07ae 1364     	 str r3,[r2,#64]
 772:../../../platform/common/services/clock/sam4l/sysclk.h **** }
 2114              	 .loc 9 772 0
 2115 07b0 00BF     	 nop
 2116 07b2 1437     	 adds r7,r7,#20
 2117              	.LCFI159:
 2118              	 .cfi_def_cfa_offset 4
 2119 07b4 BD46     	 mov sp,r7
 2120              	.LCFI160:
 2121              	 .cfi_def_cfa_register 13
 2122              	 
 2123 07b6 80BC     	 pop {r7}
 2124              	.LCFI161:
 2125              	 .cfi_restore 7
 2126              	 .cfi_def_cfa_offset 0
 2127 07b8 7047     	 bx lr
 2128              	.L146:
 2129 07ba 00BF     	 .align 2
 2130              	.L145:
 2131 07bc 00000E40 	 .word 1074659328
 2132 07c0 400000AA 	 .word -1442840512
 2133              	 .cfi_endproc
 2134              	.LFE180:
 2136              	 .align 1
 2137              	 .global sysclk_priv_enable_module
 2138              	 .syntax unified
 2139              	 .thumb
 2140              	 .thumb_func
 2141              	 .fpu softvfp
 2143              	sysclk_priv_enable_module:
 2144              	.LFB182:
 2145              	 .file 10 "../../../platform/common/services/clock/sam4l/sysclk.c"
   1:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
   2:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \file
   3:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
   4:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Chip-specific system clock management functions
   5:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
   6:../../../platform/common/services/clock/sam4l/sysclk.c ****  * Copyright (c) 2012-2014 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
   8:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \asf_license_start
   9:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  10:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \page License
  11:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  12:../../../platform/common/services/clock/sam4l/sysclk.c ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/sam4l/sysclk.c ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  15:../../../platform/common/services/clock/sam4l/sysclk.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/sam4l/sysclk.c ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  18:../../../platform/common/services/clock/sam4l/sysclk.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/sam4l/sysclk.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/sam4l/sysclk.c ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  22:../../../platform/common/services/clock/sam4l/sysclk.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/sam4l/sysclk.c ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  25:../../../platform/common/services/clock/sam4l/sysclk.c ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/sam4l/sysclk.c ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  28:../../../platform/common/services/clock/sam4l/sysclk.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/sam4l/sysclk.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/sam4l/sysclk.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/sam4l/sysclk.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/sam4l/sysclk.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/sam4l/sysclk.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/sam4l/sysclk.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/sam4l/sysclk.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/sam4l/sysclk.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/sam4l/sysclk.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/sam4l/sysclk.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  40:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \asf_license_stop
  41:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  42:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
  43:../../../platform/common/services/clock/sam4l/sysclk.c **** 
  44:../../../platform/common/services/clock/sam4l/sysclk.c **** #include <compiler.h>
  45:../../../platform/common/services/clock/sam4l/sysclk.c **** #include <stdbool.h>
  46:../../../platform/common/services/clock/sam4l/sysclk.c **** #include <sysclk.h>
  47:../../../platform/common/services/clock/sam4l/sysclk.c **** #include <flashcalw.h>
  48:../../../platform/common/services/clock/sam4l/sysclk.c **** #include <bpm.h>
  49:../../../platform/common/services/clock/sam4l/sysclk.c **** #include <osc.h>
  50:../../../platform/common/services/clock/sam4l/sysclk.c **** 
  51:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
  52:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \weakgroup sysclk_group
  53:../../../platform/common/services/clock/sam4l/sysclk.c ****  * @{
  54:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
  55:../../../platform/common/services/clock/sam4l/sysclk.c **** 
  56:../../../platform/common/services/clock/sam4l/sysclk.c **** #if ((CONFIG_SYSCLK_CPU_DIV > CONFIG_SYSCLK_PBA_DIV) || \
  57:../../../platform/common/services/clock/sam4l/sysclk.c ****      (CONFIG_SYSCLK_CPU_DIV > CONFIG_SYSCLK_PBB_DIV) || \
  58:../../../platform/common/services/clock/sam4l/sysclk.c ****      (CONFIG_SYSCLK_CPU_DIV > CONFIG_SYSCLK_PBC_DIV) || \
  59:../../../platform/common/services/clock/sam4l/sysclk.c ****      (CONFIG_SYSCLK_CPU_DIV > CONFIG_SYSCLK_PBD_DIV))
  60:../../../platform/common/services/clock/sam4l/sysclk.c **** # error CONFIG_SYSCLK_PBx_DIV must be equal to or more than CONFIG_SYSCLK_CPU_DIV.
  61:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
  62:../../../platform/common/services/clock/sam4l/sysclk.c **** 
  63:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
  64:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \internal
  65:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \defgroup sysclk_internals_group System Clock internals
  66:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  67:../../../platform/common/services/clock/sam4l/sysclk.c ****  * System clock management is fairly straightforward apart from one
  68:../../../platform/common/services/clock/sam4l/sysclk.c ****  * thing: Enabling and disabling bus bridges. When all peripherals on a
  69:../../../platform/common/services/clock/sam4l/sysclk.c ****  * given bus are disabled, the bridge to the bus may be disabled. Only
  70:../../../platform/common/services/clock/sam4l/sysclk.c ****  * the PBA and PBB busses support this, and it is not practical to
  71:../../../platform/common/services/clock/sam4l/sysclk.c ****  * disable the PBA bridge as it includes the PM and SCIF modules, so turning
  72:../../../platform/common/services/clock/sam4l/sysclk.c ****  * it off would make it impossible to turn anything back on again.
  73:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  74:../../../platform/common/services/clock/sam4l/sysclk.c ****  * The system clock implementation keeps track of a reference count for
  75:../../../platform/common/services/clock/sam4l/sysclk.c ****  * PBB. When the reference count is zero, the bus bridge is disabled, otherwise
  76:../../../platform/common/services/clock/sam4l/sysclk.c ****  * it is enabled.
  77:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  78:../../../platform/common/services/clock/sam4l/sysclk.c ****  * @{
  79:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
  80:../../../platform/common/services/clock/sam4l/sysclk.c **** 
  81:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
  82:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \internal
  83:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \name Initial module clock masks
  84:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
  85:../../../platform/common/services/clock/sam4l/sysclk.c ****  * These are the mask values written to the xxxMASK registers during
  86:../../../platform/common/services/clock/sam4l/sysclk.c ****  * initialization if the user has overridden the default behavior of all clocks
  87:../../../platform/common/services/clock/sam4l/sysclk.c ****  * left enabled. These values assume that:
  88:../../../platform/common/services/clock/sam4l/sysclk.c ****  *   - Debugging should be possible
  89:../../../platform/common/services/clock/sam4l/sysclk.c ****  *   - The program may be running from flash
  90:../../../platform/common/services/clock/sam4l/sysclk.c ****  *   - The PM should be available to unmask other clocks
  91:../../../platform/common/services/clock/sam4l/sysclk.c ****  *   - All on-chip RAM should be available
  92:../../../platform/common/services/clock/sam4l/sysclk.c ****  *   - SCIF, BPM, BSCIF and GPIO are made permanently available for now; this
  93:../../../platform/common/services/clock/sam4l/sysclk.c ****  *     may change in the future.
  94:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
  95:../../../platform/common/services/clock/sam4l/sysclk.c **** //@{
  96:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \internal
  97:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \brief Initial value of CPUMASK
  98:../../../platform/common/services/clock/sam4l/sysclk.c **** #define SYSCLK_INIT_MINIMAL_CPUMASK       0
  99:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 100:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \internal
 101:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \brief Initial value of HSBMASK
 102:../../../platform/common/services/clock/sam4l/sysclk.c **** #define SYSCLK_INIT_MINIMAL_HSBMASK                                    \
 103:../../../platform/common/services/clock/sam4l/sysclk.c **** 	((1 << SYSCLK_HFLASHC_DATA)                                        \
 104:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| (1 << SYSCLK_PBB_BRIDGE)                                     \
 105:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| (1 << SYSCLK_PBC_BRIDGE)                                     \
 106:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| (1 << SYSCLK_PBD_BRIDGE))
 107:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 108:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \internal
 109:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \brief Initial value of PBAMASK
 110:../../../platform/common/services/clock/sam4l/sysclk.c **** #define SYSCLK_INIT_MINIMAL_PBAMASK       0
 111:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 112:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \internal
 113:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \brief Initial value of PBBMASK
 114:../../../platform/common/services/clock/sam4l/sysclk.c **** #define SYSCLK_INIT_MINIMAL_PBBMASK       (1 << SYSCLK_HFLASHC_REGS)
 115:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 116:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \internal
 117:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \brief Initial value of PBCMASK
 118:../../../platform/common/services/clock/sam4l/sysclk.c **** #define SYSCLK_INIT_MINIMAL_PBCMASK                                    \
 119:../../../platform/common/services/clock/sam4l/sysclk.c **** 	((1 << SYSCLK_PM)                                                  \
 120:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| (1 << SYSCLK_GPIO)                                           \
 121:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| (1 << SYSCLK_SCIF))
 122:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 123:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \internal
 124:../../../platform/common/services/clock/sam4l/sysclk.c **** //! \brief Initial value of PBDMASK
 125:../../../platform/common/services/clock/sam4l/sysclk.c **** #define SYSCLK_INIT_MINIMAL_PBDMASK                                    \
 126:../../../platform/common/services/clock/sam4l/sysclk.c **** 	((1 << SYSCLK_BPM)                                                 \
 127:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| (1 << SYSCLK_BSCIF))
 128:../../../platform/common/services/clock/sam4l/sysclk.c **** //@}
 129:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 130:../../../platform/common/services/clock/sam4l/sysclk.c **** #if defined(CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
 131:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 132:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief boolean signalling that the sysclk_init is done.
 133:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 134:../../../platform/common/services/clock/sam4l/sysclk.c **** bool sysclk_initialized = false;
 135:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 136:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 137:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 138:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \internal
 139:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Enable a maskable module clock.
 140:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 141:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module_index Index of the module to be enabled. This is the
 142:../../../platform/common/services/clock/sam4l/sysclk.c ****  * bit number in the corresponding xxxMASK register.
 143:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 144:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_priv_enable_module(uint32_t bus_id, uint32_t module_index)
 145:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 2146              	 .loc 10 145 0
 2147              	 .cfi_startproc
 2148              	 
 2149              	 
 2150 07c4 80B5     	 push {r7,lr}
 2151              	.LCFI162:
 2152              	 .cfi_def_cfa_offset 8
 2153              	 .cfi_offset 7,-8
 2154              	 .cfi_offset 14,-4
 2155 07c6 84B0     	 sub sp,sp,#16
 2156              	.LCFI163:
 2157              	 .cfi_def_cfa_offset 24
 2158 07c8 00AF     	 add r7,sp,#0
 2159              	.LCFI164:
 2160              	 .cfi_def_cfa_register 7
 2161 07ca 7860     	 str r0,[r7,#4]
 2162 07cc 3960     	 str r1,[r7]
 146:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t flags;
 147:../../../platform/common/services/clock/sam4l/sysclk.c **** 	uint32_t   mask;
 148:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 149:../../../platform/common/services/clock/sam4l/sysclk.c **** 	flags = cpu_irq_save();
 2163              	 .loc 10 149 0
 2164 07ce FFF717FC 	 bl cpu_irq_save
 2165 07d2 F860     	 str r0,[r7,#12]
 150:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 151:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Enable the clock */
 152:../../../platform/common/services/clock/sam4l/sysclk.c **** 	mask = *(&PM->PM_CPUMASK + bus_id);
 2166              	 .loc 10 152 0
 2167 07d4 7B68     	 ldr r3,[r7,#4]
 2168 07d6 9A00     	 lsls r2,r3,#2
 2169 07d8 104B     	 ldr r3,.L148
 2170 07da 1344     	 add r3,r3,r2
 2171 07dc 1B68     	 ldr r3,[r3]
 2172 07de BB60     	 str r3,[r7,#8]
 153:../../../platform/common/services/clock/sam4l/sysclk.c **** 	mask |= 1U << module_index;
 2173              	 .loc 10 153 0
 2174 07e0 0122     	 movs r2,#1
 2175 07e2 3B68     	 ldr r3,[r7]
 2176 07e4 02FA03F3 	 lsl r3,r2,r3
 2177 07e8 BA68     	 ldr r2,[r7,#8]
 2178 07ea 1343     	 orrs r3,r3,r2
 2179 07ec BB60     	 str r3,[r7,#8]
 154:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
 2180              	 .loc 10 154 0
 2181 07ee 0C4A     	 ldr r2,.L148+4
 155:../../../platform/common/services/clock/sam4l/sysclk.c **** 		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
 2182              	 .loc 10 155 0
 2183 07f0 7B68     	 ldr r3,[r7,#4]
 2184 07f2 0833     	 adds r3,r3,#8
 2185 07f4 9B00     	 lsls r3,r3,#2
 2186 07f6 03F47F73 	 and r3,r3,#1020
 154:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
 2187              	 .loc 10 154 0
 2188 07fa 43F02A43 	 orr r3,r3,#-1442840576
 2189 07fe 9365     	 str r3,[r2,#88]
 156:../../../platform/common/services/clock/sam4l/sysclk.c **** 	*(&PM->PM_CPUMASK + bus_id) = mask;
 2190              	 .loc 10 156 0
 2191 0800 7B68     	 ldr r3,[r7,#4]
 2192 0802 9A00     	 lsls r2,r3,#2
 2193 0804 054B     	 ldr r3,.L148
 2194 0806 1344     	 add r3,r3,r2
 2195 0808 BA68     	 ldr r2,[r7,#8]
 2196 080a 1A60     	 str r2,[r3]
 157:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 158:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 2197              	 .loc 10 158 0
 2198 080c F868     	 ldr r0,[r7,#12]
 2199 080e FFF722FC 	 bl cpu_irq_restore
 159:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 2200              	 .loc 10 159 0
 2201 0812 00BF     	 nop
 2202 0814 1037     	 adds r7,r7,#16
 2203              	.LCFI165:
 2204              	 .cfi_def_cfa_offset 8
 2205 0816 BD46     	 mov sp,r7
 2206              	.LCFI166:
 2207              	 .cfi_def_cfa_register 13
 2208              	 
 2209 0818 80BD     	 pop {r7,pc}
 2210              	.L149:
 2211 081a 00BF     	 .align 2
 2212              	.L148:
 2213 081c 20000E40 	 .word 1074659360
 2214 0820 00000E40 	 .word 1074659328
 2215              	 .cfi_endproc
 2216              	.LFE182:
 2218              	 .align 1
 2219              	 .global sysclk_priv_disable_module
 2220              	 .syntax unified
 2221              	 .thumb
 2222              	 .thumb_func
 2223              	 .fpu softvfp
 2225              	sysclk_priv_disable_module:
 2226              	.LFB183:
 160:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 161:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 162:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \internal
 163:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Disable a maskable module clock.
 164:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param bus_id Bus index, given by the \c PM_CLK_GRP_xxx definitions.
 165:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module_index Index of the module to be disabled. This is the
 166:../../../platform/common/services/clock/sam4l/sysclk.c ****  * bit number in the corresponding xxxMASK register.
 167:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 168:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_priv_disable_module(uint32_t bus_id, uint32_t module_index)
 169:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 2227              	 .loc 10 169 0
 2228              	 .cfi_startproc
 2229              	 
 2230              	 
 2231 0824 80B5     	 push {r7,lr}
 2232              	.LCFI167:
 2233              	 .cfi_def_cfa_offset 8
 2234              	 .cfi_offset 7,-8
 2235              	 .cfi_offset 14,-4
 2236 0826 84B0     	 sub sp,sp,#16
 2237              	.LCFI168:
 2238              	 .cfi_def_cfa_offset 24
 2239 0828 00AF     	 add r7,sp,#0
 2240              	.LCFI169:
 2241              	 .cfi_def_cfa_register 7
 2242 082a 7860     	 str r0,[r7,#4]
 2243 082c 3960     	 str r1,[r7]
 170:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t flags;
 171:../../../platform/common/services/clock/sam4l/sysclk.c **** 	uint32_t   mask;
 172:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 173:../../../platform/common/services/clock/sam4l/sysclk.c **** 	flags = cpu_irq_save();
 2244              	 .loc 10 173 0
 2245 082e FFF7E7FB 	 bl cpu_irq_save
 2246 0832 F860     	 str r0,[r7,#12]
 174:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 175:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Disable the clock */
 176:../../../platform/common/services/clock/sam4l/sysclk.c **** 	mask = *(&PM->PM_CPUMASK + bus_id);
 2247              	 .loc 10 176 0
 2248 0834 7B68     	 ldr r3,[r7,#4]
 2249 0836 9A00     	 lsls r2,r3,#2
 2250 0838 104B     	 ldr r3,.L151
 2251 083a 1344     	 add r3,r3,r2
 2252 083c 1B68     	 ldr r3,[r3]
 2253 083e BB60     	 str r3,[r7,#8]
 177:../../../platform/common/services/clock/sam4l/sysclk.c **** 	mask &= ~(1U << module_index);
 2254              	 .loc 10 177 0
 2255 0840 0122     	 movs r2,#1
 2256 0842 3B68     	 ldr r3,[r7]
 2257 0844 02FA03F3 	 lsl r3,r2,r3
 2258 0848 DB43     	 mvns r3,r3
 2259 084a BA68     	 ldr r2,[r7,#8]
 2260 084c 1340     	 ands r3,r3,r2
 2261 084e BB60     	 str r3,[r7,#8]
 178:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
 2262              	 .loc 10 178 0
 2263 0850 0B4A     	 ldr r2,.L151+4
 179:../../../platform/common/services/clock/sam4l/sysclk.c **** 		BPM_UNLOCK_ADDR(((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM) + (4 * bus_id));
 2264              	 .loc 10 179 0
 2265 0852 7B68     	 ldr r3,[r7,#4]
 2266 0854 0833     	 adds r3,r3,#8
 2267 0856 9B00     	 lsls r3,r3,#2
 2268 0858 03F47F73 	 and r3,r3,#1020
 178:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu) |
 2269              	 .loc 10 178 0
 2270 085c 43F02A43 	 orr r3,r3,#-1442840576
 2271 0860 9365     	 str r3,[r2,#88]
 180:../../../platform/common/services/clock/sam4l/sysclk.c **** 	*(&PM->PM_CPUMASK + bus_id) = mask;
 2272              	 .loc 10 180 0
 2273 0862 7B68     	 ldr r3,[r7,#4]
 2274 0864 9A00     	 lsls r2,r3,#2
 2275 0866 054B     	 ldr r3,.L151
 2276 0868 1344     	 add r3,r3,r2
 2277 086a BA68     	 ldr r2,[r7,#8]
 2278 086c 1A60     	 str r2,[r3]
 181:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 182:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 2279              	 .loc 10 182 0
 2280 086e F868     	 ldr r0,[r7,#12]
 2281 0870 FFF7F1FB 	 bl cpu_irq_restore
 183:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 2282              	 .loc 10 183 0
 2283 0874 00BF     	 nop
 2284 0876 1037     	 adds r7,r7,#16
 2285              	.LCFI170:
 2286              	 .cfi_def_cfa_offset 8
 2287 0878 BD46     	 mov sp,r7
 2288              	.LCFI171:
 2289              	 .cfi_def_cfa_register 13
 2290              	 
 2291 087a 80BD     	 pop {r7,pc}
 2292              	.L152:
 2293              	 .align 2
 2294              	.L151:
 2295 087c 20000E40 	 .word 1074659360
 2296 0880 00000E40 	 .word 1074659328
 2297              	 .cfi_endproc
 2298              	.LFE183:
 2300              	 .align 1
 2301              	 .global sysclk_enable_pba_module
 2302              	 .syntax unified
 2303              	 .thumb
 2304              	 .thumb_func
 2305              	 .fpu softvfp
 2307              	sysclk_enable_pba_module:
 2308              	.LFB184:
 184:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 185:../../../platform/common/services/clock/sam4l/sysclk.c **** //! @}
 186:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 187:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 188:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Enable a module clock derived from the PBA clock
 189:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module_index Index of the module clock in the PBAMASK register
 190:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 191:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_enable_pba_module(uint32_t module_index)
 192:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 2309              	 .loc 10 192 0
 2310              	 .cfi_startproc
 2311              	 
 2312              	 
 2313 0884 80B5     	 push {r7,lr}
 2314              	.LCFI172:
 2315              	 .cfi_def_cfa_offset 8
 2316              	 .cfi_offset 7,-8
 2317              	 .cfi_offset 14,-4
 2318 0886 84B0     	 sub sp,sp,#16
 2319              	.LCFI173:
 2320              	 .cfi_def_cfa_offset 24
 2321 0888 00AF     	 add r7,sp,#0
 2322              	.LCFI174:
 2323              	 .cfi_def_cfa_register 7
 2324 088a 7860     	 str r0,[r7,#4]
 193:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t flags;
 194:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 195:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Enable the bridge if necessary */
 196:../../../platform/common/services/clock/sam4l/sysclk.c **** 	flags = cpu_irq_save();
 2325              	 .loc 10 196 0
 2326 088c FFF7B8FB 	 bl cpu_irq_save
 2327 0890 F860     	 str r0,[r7,#12]
 197:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 198:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (PM->PM_PBAMASK == 0) {
 2328              	 .loc 10 198 0
 2329 0892 094B     	 ldr r3,.L155
 2330 0894 9B6A     	 ldr r3,[r3,#40]
 2331 0896 002B     	 cmp r3,#0
 2332 0898 02D1     	 bne .L154
 199:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_hsb_module(SYSCLK_PBA_BRIDGE);
 2333              	 .loc 10 199 0
 2334 089a 0520     	 movs r0,#5
 2335 089c FFF713FF 	 bl sysclk_enable_hsb_module
 2336              	.L154:
 200:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 201:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 202:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 2337              	 .loc 10 202 0
 2338 08a0 F868     	 ldr r0,[r7,#12]
 2339 08a2 FFF7D8FB 	 bl cpu_irq_restore
 203:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 204:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Enable the module */
 205:../../../platform/common/services/clock/sam4l/sysclk.c **** 	sysclk_priv_enable_module(PM_CLK_GRP_PBA, module_index);
 2340              	 .loc 10 205 0
 2341 08a6 7968     	 ldr r1,[r7,#4]
 2342 08a8 0220     	 movs r0,#2
 2343 08aa FFF7FEFF 	 bl sysclk_priv_enable_module
 206:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 2344              	 .loc 10 206 0
 2345 08ae 00BF     	 nop
 2346 08b0 1037     	 adds r7,r7,#16
 2347              	.LCFI175:
 2348              	 .cfi_def_cfa_offset 8
 2349 08b2 BD46     	 mov sp,r7
 2350              	.LCFI176:
 2351              	 .cfi_def_cfa_register 13
 2352              	 
 2353 08b4 80BD     	 pop {r7,pc}
 2354              	.L156:
 2355 08b6 00BF     	 .align 2
 2356              	.L155:
 2357 08b8 00000E40 	 .word 1074659328
 2358              	 .cfi_endproc
 2359              	.LFE184:
 2361              	 .align 1
 2362              	 .global sysclk_disable_pba_module
 2363              	 .syntax unified
 2364              	 .thumb
 2365              	 .thumb_func
 2366              	 .fpu softvfp
 2368              	sysclk_disable_pba_module:
 2369              	.LFB185:
 207:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 208:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 209:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Disable a module clock derived from the PBA clock
 210:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module_index Index of the module clock in the PBAMASK register
 211:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 212:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_disable_pba_module(uint32_t module_index)
 213:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 2370              	 .loc 10 213 0
 2371              	 .cfi_startproc
 2372              	 
 2373              	 
 2374 08bc 80B5     	 push {r7,lr}
 2375              	.LCFI177:
 2376              	 .cfi_def_cfa_offset 8
 2377              	 .cfi_offset 7,-8
 2378              	 .cfi_offset 14,-4
 2379 08be 84B0     	 sub sp,sp,#16
 2380              	.LCFI178:
 2381              	 .cfi_def_cfa_offset 24
 2382 08c0 00AF     	 add r7,sp,#0
 2383              	.LCFI179:
 2384              	 .cfi_def_cfa_register 7
 2385 08c2 7860     	 str r0,[r7,#4]
 214:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t flags;
 215:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 216:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Disable the module */
 217:../../../platform/common/services/clock/sam4l/sysclk.c **** 	sysclk_priv_disable_module(PM_CLK_GRP_PBA, module_index);
 2386              	 .loc 10 217 0
 2387 08c4 7968     	 ldr r1,[r7,#4]
 2388 08c6 0220     	 movs r0,#2
 2389 08c8 FFF7FEFF 	 bl sysclk_priv_disable_module
 218:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 219:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Disable the bridge if possible */
 220:../../../platform/common/services/clock/sam4l/sysclk.c **** 	flags = cpu_irq_save();
 2390              	 .loc 10 220 0
 2391 08cc FFF798FB 	 bl cpu_irq_save
 2392 08d0 F860     	 str r0,[r7,#12]
 221:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 222:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (PM->PM_PBAMASK == 0) {
 2393              	 .loc 10 222 0
 2394 08d2 074B     	 ldr r3,.L159
 2395 08d4 9B6A     	 ldr r3,[r3,#40]
 2396 08d6 002B     	 cmp r3,#0
 2397 08d8 02D1     	 bne .L158
 223:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_hsb_module(SYSCLK_PBA_BRIDGE);
 2398              	 .loc 10 223 0
 2399 08da 0520     	 movs r0,#5
 2400 08dc FFF7FFFE 	 bl sysclk_disable_hsb_module
 2401              	.L158:
 224:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 225:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 226:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 2402              	 .loc 10 226 0
 2403 08e0 F868     	 ldr r0,[r7,#12]
 2404 08e2 FFF7B8FB 	 bl cpu_irq_restore
 227:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 2405              	 .loc 10 227 0
 2406 08e6 00BF     	 nop
 2407 08e8 1037     	 adds r7,r7,#16
 2408              	.LCFI180:
 2409              	 .cfi_def_cfa_offset 8
 2410 08ea BD46     	 mov sp,r7
 2411              	.LCFI181:
 2412              	 .cfi_def_cfa_register 13
 2413              	 
 2414 08ec 80BD     	 pop {r7,pc}
 2415              	.L160:
 2416 08ee 00BF     	 .align 2
 2417              	.L159:
 2418 08f0 00000E40 	 .word 1074659328
 2419              	 .cfi_endproc
 2420              	.LFE185:
 2422              	 .align 1
 2423              	 .global sysclk_enable_pbb_module
 2424              	 .syntax unified
 2425              	 .thumb
 2426              	 .thumb_func
 2427              	 .fpu softvfp
 2429              	sysclk_enable_pbb_module:
 2430              	.LFB186:
 228:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 229:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 230:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Enable a module clock derived from the PBB clock
 231:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module_index Index of the module clock in the PBBMASK register
 232:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 233:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_enable_pbb_module(uint32_t module_index)
 234:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 2431              	 .loc 10 234 0
 2432              	 .cfi_startproc
 2433              	 
 2434              	 
 2435 08f4 80B5     	 push {r7,lr}
 2436              	.LCFI182:
 2437              	 .cfi_def_cfa_offset 8
 2438              	 .cfi_offset 7,-8
 2439              	 .cfi_offset 14,-4
 2440 08f6 84B0     	 sub sp,sp,#16
 2441              	.LCFI183:
 2442              	 .cfi_def_cfa_offset 24
 2443 08f8 00AF     	 add r7,sp,#0
 2444              	.LCFI184:
 2445              	 .cfi_def_cfa_register 7
 2446 08fa 7860     	 str r0,[r7,#4]
 235:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t flags;
 236:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 237:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Enable the bridge if necessary */
 238:../../../platform/common/services/clock/sam4l/sysclk.c **** 	flags = cpu_irq_save();
 2447              	 .loc 10 238 0
 2448 08fc FFF780FB 	 bl cpu_irq_save
 2449 0900 F860     	 str r0,[r7,#12]
 239:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 240:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (PM->PM_PBBMASK == 0) {
 2450              	 .loc 10 240 0
 2451 0902 094B     	 ldr r3,.L163
 2452 0904 DB6A     	 ldr r3,[r3,#44]
 2453 0906 002B     	 cmp r3,#0
 2454 0908 02D1     	 bne .L162
 241:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_hsb_module(SYSCLK_PBB_BRIDGE);
 2455              	 .loc 10 241 0
 2456 090a 0620     	 movs r0,#6
 2457 090c FFF7DBFE 	 bl sysclk_enable_hsb_module
 2458              	.L162:
 242:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 243:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 244:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 2459              	 .loc 10 244 0
 2460 0910 F868     	 ldr r0,[r7,#12]
 2461 0912 FFF7A0FB 	 bl cpu_irq_restore
 245:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 246:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Enable the module */
 247:../../../platform/common/services/clock/sam4l/sysclk.c **** 	sysclk_priv_enable_module(PM_CLK_GRP_PBB, module_index);
 2462              	 .loc 10 247 0
 2463 0916 7968     	 ldr r1,[r7,#4]
 2464 0918 0320     	 movs r0,#3
 2465 091a FFF7FEFF 	 bl sysclk_priv_enable_module
 248:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 2466              	 .loc 10 248 0
 2467 091e 00BF     	 nop
 2468 0920 1037     	 adds r7,r7,#16
 2469              	.LCFI185:
 2470              	 .cfi_def_cfa_offset 8
 2471 0922 BD46     	 mov sp,r7
 2472              	.LCFI186:
 2473              	 .cfi_def_cfa_register 13
 2474              	 
 2475 0924 80BD     	 pop {r7,pc}
 2476              	.L164:
 2477 0926 00BF     	 .align 2
 2478              	.L163:
 2479 0928 00000E40 	 .word 1074659328
 2480              	 .cfi_endproc
 2481              	.LFE186:
 2483              	 .align 1
 2484              	 .global sysclk_disable_pbb_module
 2485              	 .syntax unified
 2486              	 .thumb
 2487              	 .thumb_func
 2488              	 .fpu softvfp
 2490              	sysclk_disable_pbb_module:
 2491              	.LFB187:
 249:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 250:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 251:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Disable a module clock derived from the PBB clock
 252:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module_index Index of the module clock in the PBBMASK register
 253:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 254:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_disable_pbb_module(uint32_t module_index)
 255:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 2492              	 .loc 10 255 0
 2493              	 .cfi_startproc
 2494              	 
 2495              	 
 2496 092c 80B5     	 push {r7,lr}
 2497              	.LCFI187:
 2498              	 .cfi_def_cfa_offset 8
 2499              	 .cfi_offset 7,-8
 2500              	 .cfi_offset 14,-4
 2501 092e 84B0     	 sub sp,sp,#16
 2502              	.LCFI188:
 2503              	 .cfi_def_cfa_offset 24
 2504 0930 00AF     	 add r7,sp,#0
 2505              	.LCFI189:
 2506              	 .cfi_def_cfa_register 7
 2507 0932 7860     	 str r0,[r7,#4]
 256:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t flags;
 257:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 258:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Disable the module */
 259:../../../platform/common/services/clock/sam4l/sysclk.c **** 	sysclk_priv_disable_module(PM_CLK_GRP_PBB, module_index);
 2508              	 .loc 10 259 0
 2509 0934 7968     	 ldr r1,[r7,#4]
 2510 0936 0320     	 movs r0,#3
 2511 0938 FFF7FEFF 	 bl sysclk_priv_disable_module
 260:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 261:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Disable the bridge if possible */
 262:../../../platform/common/services/clock/sam4l/sysclk.c **** 	flags = cpu_irq_save();
 2512              	 .loc 10 262 0
 2513 093c FFF760FB 	 bl cpu_irq_save
 2514 0940 F860     	 str r0,[r7,#12]
 263:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 264:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (PM->PM_PBBMASK == 0) {
 2515              	 .loc 10 264 0
 2516 0942 074B     	 ldr r3,.L167
 2517 0944 DB6A     	 ldr r3,[r3,#44]
 2518 0946 002B     	 cmp r3,#0
 2519 0948 02D1     	 bne .L166
 265:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_hsb_module(SYSCLK_PBB_BRIDGE);
 2520              	 .loc 10 265 0
 2521 094a 0620     	 movs r0,#6
 2522 094c FFF7C7FE 	 bl sysclk_disable_hsb_module
 2523              	.L166:
 266:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 267:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 268:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 2524              	 .loc 10 268 0
 2525 0950 F868     	 ldr r0,[r7,#12]
 2526 0952 FFF780FB 	 bl cpu_irq_restore
 269:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 2527              	 .loc 10 269 0
 2528 0956 00BF     	 nop
 2529 0958 1037     	 adds r7,r7,#16
 2530              	.LCFI190:
 2531              	 .cfi_def_cfa_offset 8
 2532 095a BD46     	 mov sp,r7
 2533              	.LCFI191:
 2534              	 .cfi_def_cfa_register 13
 2535              	 
 2536 095c 80BD     	 pop {r7,pc}
 2537              	.L168:
 2538 095e 00BF     	 .align 2
 2539              	.L167:
 2540 0960 00000E40 	 .word 1074659328
 2541              	 .cfi_endproc
 2542              	.LFE187:
 2544              	 .align 1
 2545              	 .global sysclk_get_peripheral_bus_hz
 2546              	 .syntax unified
 2547              	 .thumb
 2548              	 .thumb_func
 2549              	 .fpu softvfp
 2551              	sysclk_get_peripheral_bus_hz:
 2552              	.LFB188:
 270:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 271:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 272:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Retrieves the current rate in Hz of the Peripheral Bus clock attached
 273:../../../platform/common/services/clock/sam4l/sysclk.c ****  *        to the specified peripheral.
 274:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 275:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module Pointer to the module's base address.
 276:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 277:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \return Frequency of the bus attached to the specified peripheral, in Hz.
 278:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 279:../../../platform/common/services/clock/sam4l/sysclk.c **** uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
 280:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 2553              	 .loc 10 280 0
 2554              	 .cfi_startproc
 2555              	 
 2556              	 
 2557 0964 80B5     	 push {r7,lr}
 2558              	.LCFI192:
 2559              	 .cfi_def_cfa_offset 8
 2560              	 .cfi_offset 7,-8
 2561              	 .cfi_offset 14,-4
 2562 0966 82B0     	 sub sp,sp,#8
 2563              	.LCFI193:
 2564              	 .cfi_def_cfa_offset 16
 2565 0968 00AF     	 add r7,sp,#0
 2566              	.LCFI194:
 2567              	 .cfi_def_cfa_register 7
 2568 096a 7860     	 str r0,[r7,#4]
 281:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Fallthroughs intended for modules sharing the same peripheral bus. */
 282:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2569              	 .loc 10 282 0
 2570 096c 7B68     	 ldr r3,[r7,#4]
 2571 096e 6C4A     	 ldr r2,.L191
 2572 0970 9342     	 cmp r3,r2
 2573 0972 00F0C080 	 beq .L171
 2574 0976 6A4A     	 ldr r2,.L191
 2575 0978 9342     	 cmp r3,r2
 2576 097a 63D8     	 bhi .L172
 2577 097c 694A     	 ldr r2,.L191+4
 2578 097e 9342     	 cmp r3,r2
 2579 0980 00F0B980 	 beq .L171
 2580 0984 674A     	 ldr r2,.L191+4
 2581 0986 9342     	 cmp r3,r2
 2582 0988 30D8     	 bhi .L173
 2583 098a 674A     	 ldr r2,.L191+8
 2584 098c 9342     	 cmp r3,r2
 2585 098e 00F0B280 	 beq .L171
 2586 0992 654A     	 ldr r2,.L191+8
 2587 0994 9342     	 cmp r3,r2
 2588 0996 14D8     	 bhi .L174
 2589 0998 644A     	 ldr r2,.L191+12
 2590 099a 9342     	 cmp r3,r2
 2591 099c 00F0AB80 	 beq .L171
 2592 09a0 624A     	 ldr r2,.L191+12
 2593 09a2 9342     	 cmp r3,r2
 2594 09a4 04D8     	 bhi .L175
 2595 09a6 B3F1402F 	 cmp r3,#1073758208
 2596 09aa 00F0A480 	 beq .L171
 2597 09ae B2E0     	 b .L170
 2598              	.L175:
 2599 09b0 5F4A     	 ldr r2,.L191+16
 2600 09b2 9342     	 cmp r3,r2
 2601 09b4 00F09F80 	 beq .L171
 2602 09b8 5E4A     	 ldr r2,.L191+20
 2603 09ba 9342     	 cmp r3,r2
 2604 09bc 00F09B80 	 beq .L171
 2605 09c0 A9E0     	 b .L170
 2606              	.L174:
 2607 09c2 5D4A     	 ldr r2,.L191+24
 2608 09c4 9342     	 cmp r3,r2
 2609 09c6 00F09680 	 beq .L171
 2610 09ca 5B4A     	 ldr r2,.L191+24
 2611 09cc 9342     	 cmp r3,r2
 2612 09ce 04D8     	 bhi .L176
 2613 09d0 5A4A     	 ldr r2,.L191+28
 2614 09d2 9342     	 cmp r3,r2
 2615 09d4 00F08F80 	 beq .L171
 2616 09d8 9DE0     	 b .L170
 2617              	.L176:
 2618 09da 594A     	 ldr r2,.L191+32
 2619 09dc 9342     	 cmp r3,r2
 2620 09de 00F08A80 	 beq .L171
 2621 09e2 584A     	 ldr r2,.L191+36
 2622 09e4 9342     	 cmp r3,r2
 2623 09e6 00F08680 	 beq .L171
 2624 09ea 94E0     	 b .L170
 2625              	.L173:
 2626 09ec 564A     	 ldr r2,.L191+40
 2627 09ee 9342     	 cmp r3,r2
 2628 09f0 00F08180 	 beq .L171
 2629 09f4 544A     	 ldr r2,.L191+40
 2630 09f6 9342     	 cmp r3,r2
 2631 09f8 10D8     	 bhi .L177
 2632 09fa 544A     	 ldr r2,.L191+44
 2633 09fc 9342     	 cmp r3,r2
 2634 09fe 7AD0     	 beq .L171
 2635 0a00 524A     	 ldr r2,.L191+44
 2636 0a02 9342     	 cmp r3,r2
 2637 0a04 03D8     	 bhi .L178
 2638 0a06 524A     	 ldr r2,.L191+48
 2639 0a08 9342     	 cmp r3,r2
 2640 0a0a 74D0     	 beq .L171
 2641 0a0c 83E0     	 b .L170
 2642              	.L178:
 2643 0a0e 514A     	 ldr r2,.L191+52
 2644 0a10 9342     	 cmp r3,r2
 2645 0a12 70D0     	 beq .L171
 2646 0a14 504A     	 ldr r2,.L191+56
 2647 0a16 9342     	 cmp r3,r2
 2648 0a18 6DD0     	 beq .L171
 2649 0a1a 7CE0     	 b .L170
 2650              	.L177:
 2651 0a1c 4F4A     	 ldr r2,.L191+60
 2652 0a1e 9342     	 cmp r3,r2
 2653 0a20 69D0     	 beq .L171
 2654 0a22 4E4A     	 ldr r2,.L191+60
 2655 0a24 9342     	 cmp r3,r2
 2656 0a26 06D8     	 bhi .L179
 2657 0a28 4D4A     	 ldr r2,.L191+64
 2658 0a2a 9342     	 cmp r3,r2
 2659 0a2c 63D0     	 beq .L171
 2660 0a2e 4D4A     	 ldr r2,.L191+68
 2661 0a30 9342     	 cmp r3,r2
 2662 0a32 60D0     	 beq .L171
 2663 0a34 6FE0     	 b .L170
 2664              	.L179:
 2665 0a36 4C4A     	 ldr r2,.L191+72
 2666 0a38 9342     	 cmp r3,r2
 2667 0a3a 5CD0     	 beq .L171
 2668 0a3c 4B4A     	 ldr r2,.L191+76
 2669 0a3e 9342     	 cmp r3,r2
 2670 0a40 59D0     	 beq .L171
 2671 0a42 68E0     	 b .L170
 2672              	.L172:
 2673 0a44 4A4A     	 ldr r2,.L191+80
 2674 0a46 9342     	 cmp r3,r2
 2675 0a48 5DD0     	 beq .L180
 2676 0a4a 494A     	 ldr r2,.L191+80
 2677 0a4c 9342     	 cmp r3,r2
 2678 0a4e 27D8     	 bhi .L181
 2679 0a50 484A     	 ldr r2,.L191+84
 2680 0a52 9342     	 cmp r3,r2
 2681 0a54 53D0     	 beq .L182
 2682 0a56 474A     	 ldr r2,.L191+84
 2683 0a58 9342     	 cmp r3,r2
 2684 0a5a 10D8     	 bhi .L183
 2685 0a5c 464A     	 ldr r2,.L191+88
 2686 0a5e 9342     	 cmp r3,r2
 2687 0a60 49D0     	 beq .L171
 2688 0a62 454A     	 ldr r2,.L191+88
 2689 0a64 9342     	 cmp r3,r2
 2690 0a66 03D8     	 bhi .L184
 2691 0a68 444A     	 ldr r2,.L191+92
 2692 0a6a 9342     	 cmp r3,r2
 2693 0a6c 43D0     	 beq .L171
 2694 0a6e 52E0     	 b .L170
 2695              	.L184:
 2696 0a70 434A     	 ldr r2,.L191+96
 2697 0a72 9342     	 cmp r3,r2
 2698 0a74 43D0     	 beq .L182
 2699 0a76 434A     	 ldr r2,.L191+100
 2700 0a78 9342     	 cmp r3,r2
 2701 0a7a 40D0     	 beq .L182
 2702 0a7c 4BE0     	 b .L170
 2703              	.L183:
 2704 0a7e 424A     	 ldr r2,.L191+104
 2705 0a80 9342     	 cmp r3,r2
 2706 0a82 3CD0     	 beq .L182
 2707 0a84 404A     	 ldr r2,.L191+104
 2708 0a86 9342     	 cmp r3,r2
 2709 0a88 03D8     	 bhi .L185
 2710 0a8a 404A     	 ldr r2,.L191+108
 2711 0a8c 9342     	 cmp r3,r2
 2712 0a8e 36D0     	 beq .L182
 2713 0a90 41E0     	 b .L170
 2714              	.L185:
 2715 0a92 3F4A     	 ldr r2,.L191+112
 2716 0a94 9342     	 cmp r3,r2
 2717 0a96 32D0     	 beq .L182
 2718 0a98 3E4A     	 ldr r2,.L191+116
 2719 0a9a 9342     	 cmp r3,r2
 2720 0a9c 2FD0     	 beq .L182
 2721 0a9e 3AE0     	 b .L170
 2722              	.L181:
 2723 0aa0 3D4A     	 ldr r2,.L191+120
 2724 0aa2 9342     	 cmp r3,r2
 2725 0aa4 33D0     	 beq .L186
 2726 0aa6 3C4A     	 ldr r2,.L191+120
 2727 0aa8 9342     	 cmp r3,r2
 2728 0aaa 10D8     	 bhi .L187
 2729 0aac 3B4A     	 ldr r2,.L191+124
 2730 0aae 9342     	 cmp r3,r2
 2731 0ab0 29D0     	 beq .L180
 2732 0ab2 3A4A     	 ldr r2,.L191+124
 2733 0ab4 9342     	 cmp r3,r2
 2734 0ab6 03D8     	 bhi .L188
 2735 0ab8 394A     	 ldr r2,.L191+128
 2736 0aba 9342     	 cmp r3,r2
 2737 0abc 23D0     	 beq .L180
 2738 0abe 2AE0     	 b .L170
 2739              	.L188:
 2740 0ac0 384A     	 ldr r2,.L191+132
 2741 0ac2 9342     	 cmp r3,r2
 2742 0ac4 1FD0     	 beq .L180
 2743 0ac6 384A     	 ldr r2,.L191+136
 2744 0ac8 9342     	 cmp r3,r2
 2745 0aca 1CD0     	 beq .L180
 2746 0acc 23E0     	 b .L170
 2747              	.L187:
 2748 0ace 374A     	 ldr r2,.L191+140
 2749 0ad0 9342     	 cmp r3,r2
 2750 0ad2 1CD0     	 beq .L186
 2751 0ad4 354A     	 ldr r2,.L191+140
 2752 0ad6 9342     	 cmp r3,r2
 2753 0ad8 06D8     	 bhi .L189
 2754 0ada 354A     	 ldr r2,.L191+144
 2755 0adc 9342     	 cmp r3,r2
 2756 0ade 16D0     	 beq .L186
 2757 0ae0 344A     	 ldr r2,.L191+148
 2758 0ae2 9342     	 cmp r3,r2
 2759 0ae4 13D0     	 beq .L186
 2760 0ae6 16E0     	 b .L170
 2761              	.L189:
 2762 0ae8 334A     	 ldr r2,.L191+152
 2763 0aea 9342     	 cmp r3,r2
 2764 0aec 0FD0     	 beq .L186
 2765 0aee 334A     	 ldr r2,.L191+156
 2766 0af0 9342     	 cmp r3,r2
 2767 0af2 0CD0     	 beq .L186
 2768 0af4 0FE0     	 b .L170
 2769              	.L171:
 283:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case IISC_ADDR:
 284:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case SPI_ADDR:
 285:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TC0_ADDR:
 286:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TC1_ADDR:
 287:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM0_ADDR:
 288:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIS0_ADDR:
 289:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM1_ADDR:
 290:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIS1_ADDR:
 291:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART0_ADDR:
 292:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART1_ADDR:
 293:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART2_ADDR:
 294:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART3_ADDR:
 295:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ADCIFE_ADDR:
 296:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case DACC_ADDR:
 297:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ACIFC_ADDR:
 298:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case GLOC_ADDR:
 299:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ABDACB_ADDR:
 300:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TRNG_ADDR:
 301:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PARC_ADDR:
 302:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CATB_ADDR:
 303:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM2_ADDR:
 304:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM3_ADDR:
 305:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#if !SAM4LS
 306:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case LCDCA_ADDR:
 307:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 308:../../../platform/common/services/clock/sam4l/sysclk.c **** 		return sysclk_get_pba_hz();
 2770              	 .loc 10 308 0
 2771 0af6 FFF7CAFD 	 bl sysclk_get_pba_hz
 2772 0afa 0346     	 mov r3,r0
 2773 0afc 0CE0     	 b .L190
 2774              	.L182:
 309:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 310:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HFLASHC_ADDR:
 311:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HCACHE_ADDR:
 312:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HMATRIX_ADDR:
 313:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PDCA_ADDR:
 314:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CRCCU_ADDR:
 315:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USBC_ADDR:
 316:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PEVC_ADDR:
 317:../../../platform/common/services/clock/sam4l/sysclk.c **** 		return sysclk_get_pbb_hz();
 2775              	 .loc 10 317 0
 2776 0afe FFF7CDFD 	 bl sysclk_get_pbb_hz
 2777 0b02 0346     	 mov r3,r0
 2778 0b04 08E0     	 b .L190
 2779              	.L180:
 318:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 319:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PM_ADDR:
 320:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CHIPID_ADDR:
 321:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case SCIF_ADDR:
 322:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case FREQM_ADDR:
 323:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case GPIO_ADDR:
 324:../../../platform/common/services/clock/sam4l/sysclk.c **** 		return sysclk_get_pbc_hz();
 2780              	 .loc 10 324 0
 2781 0b06 FFF7D0FD 	 bl sysclk_get_pbc_hz
 2782 0b0a 0346     	 mov r3,r0
 2783 0b0c 04E0     	 b .L190
 2784              	.L186:
 325:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 326:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case BPM_ADDR:
 327:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case BSCIF_ADDR:
 328:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case AST_ADDR:
 329:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case WDT_ADDR:
 330:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case EIC_ADDR:
 331:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PICOUART_ADDR:
 332:../../../platform/common/services/clock/sam4l/sysclk.c **** 		return sysclk_get_pbd_hz();
 2785              	 .loc 10 332 0
 2786 0b0e FFF7D3FD 	 bl sysclk_get_pbd_hz
 2787 0b12 0346     	 mov r3,r0
 2788 0b14 00E0     	 b .L190
 2789              	.L170:
 333:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 334:../../../platform/common/services/clock/sam4l/sysclk.c **** 	default:
 335:../../../platform/common/services/clock/sam4l/sysclk.c **** 		Assert(false);
 336:../../../platform/common/services/clock/sam4l/sysclk.c **** 		return 0;
 2790              	 .loc 10 336 0
 2791 0b16 0023     	 movs r3,#0
 2792              	.L190:
 337:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 338:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 2793              	 .loc 10 338 0
 2794 0b18 1846     	 mov r0,r3
 2795 0b1a 0837     	 adds r7,r7,#8
 2796              	.LCFI195:
 2797              	 .cfi_def_cfa_offset 8
 2798 0b1c BD46     	 mov sp,r7
 2799              	.LCFI196:
 2800              	 .cfi_def_cfa_register 13
 2801              	 
 2802 0b1e 80BD     	 pop {r7,pc}
 2803              	.L192:
 2804              	 .align 2
 2805              	.L191:
 2806 0b20 00800740 	 .word 1074233344
 2807 0b24 00800240 	 .word 1073905664
 2808 0b28 00800140 	 .word 1073840128
 2809 0b2c 00800040 	 .word 1073774592
 2810 0b30 00000140 	 .word 1073807360
 2811 0b34 00400140 	 .word 1073823744
 2812 0b38 00C00140 	 .word 1073856512
 2813 0b3c 00840140 	 .word 1073841152
 2814 0b40 00C40140 	 .word 1073857536
 2815 0b44 00400240 	 .word 1073889280
 2816 0b48 00000440 	 .word 1074003968
 2817 0b4c 00000340 	 .word 1073938432
 2818 0b50 00C00240 	 .word 1073922048
 2819 0b54 00800340 	 .word 1073971200
 2820 0b58 00C00340 	 .word 1073987584
 2821 0b5c 00800640 	 .word 1074167808
 2822 0b60 00000640 	 .word 1074135040
 2823 0b64 00400640 	 .word 1074151424
 2824 0b68 00C00640 	 .word 1074184192
 2825 0b6c 00000740 	 .word 1074200576
 2826 0b70 00000E40 	 .word 1074659328
 2827 0b74 00100A40 	 .word 1074401280
 2828 0b78 00000840 	 .word 1074266112
 2829 0b7c 00C00740 	 .word 1074249728
 2830 0b80 00000A40 	 .word 1074397184
 2831 0b84 00040A40 	 .word 1074398208
 2832 0b88 00400A40 	 .word 1074413568
 2833 0b8c 00200A40 	 .word 1074405376
 2834 0b90 00500A40 	 .word 1074417664
 2835 0b94 00600A40 	 .word 1074421760
 2836 0b98 00000F40 	 .word 1074724864
 2837 0b9c 00080E40 	 .word 1074661376
 2838 0ba0 00040E40 	 .word 1074660352
 2839 0ba4 000C0E40 	 .word 1074662400
 2840 0ba8 00100E40 	 .word 1074663424
 2841 0bac 000C0F40 	 .word 1074727936
 2842 0bb0 00040F40 	 .word 1074725888
 2843 0bb4 00080F40 	 .word 1074726912
 2844 0bb8 00100F40 	 .word 1074728960
 2845 0bbc 00140F40 	 .word 1074729984
 2846              	 .cfi_endproc
 2847              	.LFE188:
 2849              	 .align 1
 2850              	 .global sysclk_enable_peripheral_clock
 2851              	 .syntax unified
 2852              	 .thumb
 2853              	 .thumb_func
 2854              	 .fpu softvfp
 2856              	sysclk_enable_peripheral_clock:
 2857              	.LFB189:
 339:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 340:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 341:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Enable a peripheral's clock from its base address.
 342:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 343:../../../platform/common/services/clock/sam4l/sysclk.c ****  *  Enables the clock to a peripheral, given its base address. If the peripheral
 344:../../../platform/common/services/clock/sam4l/sysclk.c ****  *  has an associated clock on the HSB bus, this will be enabled also.
 345:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 346:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module Pointer to the module's base address.
 347:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 348:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_enable_peripheral_clock(const volatile void *module)
 349:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 2858              	 .loc 10 349 0
 2859              	 .cfi_startproc
 2860              	 
 2861              	 
 2862 0bc0 80B5     	 push {r7,lr}
 2863              	.LCFI197:
 2864              	 .cfi_def_cfa_offset 8
 2865              	 .cfi_offset 7,-8
 2866              	 .cfi_offset 14,-4
 2867 0bc2 82B0     	 sub sp,sp,#8
 2868              	.LCFI198:
 2869              	 .cfi_def_cfa_offset 16
 2870 0bc4 00AF     	 add r7,sp,#0
 2871              	.LCFI199:
 2872              	 .cfi_def_cfa_register 7
 2873 0bc6 7860     	 str r0,[r7,#4]
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2874              	 .loc 10 350 0
 2875 0bc8 7B68     	 ldr r3,[r7,#4]
 2876 0bca C04A     	 ldr r2,.L253
 2877 0bcc 9342     	 cmp r3,r2
 2878 0bce 00F04681 	 beq .L195
 2879 0bd2 BE4A     	 ldr r2,.L253
 2880 0bd4 9342     	 cmp r3,r2
 2881 0bd6 6CD8     	 bhi .L196
 2882 0bd8 BD4A     	 ldr r2,.L253+4
 2883 0bda 9342     	 cmp r3,r2
 2884 0bdc 00F00A81 	 beq .L197
 2885 0be0 BB4A     	 ldr r2,.L253+4
 2886 0be2 9342     	 cmp r3,r2
 2887 0be4 30D8     	 bhi .L198
 2888 0be6 BB4A     	 ldr r2,.L253+8
 2889 0be8 9342     	 cmp r3,r2
 2890 0bea 00F0EC80 	 beq .L199
 2891 0bee B94A     	 ldr r2,.L253+8
 2892 0bf0 9342     	 cmp r3,r2
 2893 0bf2 14D8     	 bhi .L200
 2894 0bf4 B84A     	 ldr r2,.L253+12
 2895 0bf6 9342     	 cmp r3,r2
 2896 0bf8 00F0D380 	 beq .L201
 2897 0bfc B64A     	 ldr r2,.L253+12
 2898 0bfe 9342     	 cmp r3,r2
 2899 0c00 04D8     	 bhi .L202
 2900 0c02 B3F1402F 	 cmp r3,#1073758208
 2901 0c06 00F0C880 	 beq .L203
 351:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 352:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#if !SAM4LS
 353:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case AESA_ADDR:
 354:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_hsb_module(SYSCLK_AESA_HSB);
 355:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 356:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 357:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 358:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case IISC_ADDR:
 359:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_IISC);
 360:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 361:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 362:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case SPI_ADDR:
 363:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_SPI);
 364:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 365:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 366:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TC0_ADDR:
 367:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TC0);
 368:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_TIMER_CLOCK2
 369:../../../platform/common/services/clock/sam4l/sysclk.c **** 			| PBA_DIVMASK_TIMER_CLOCK3
 370:../../../platform/common/services/clock/sam4l/sysclk.c **** 			| PBA_DIVMASK_TIMER_CLOCK4
 371:../../../platform/common/services/clock/sam4l/sysclk.c **** 			| PBA_DIVMASK_TIMER_CLOCK5
 372:../../../platform/common/services/clock/sam4l/sysclk.c **** 			);
 373:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 374:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 375:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TC1_ADDR:
 376:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TC1);
 377:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_TIMER_CLOCK2
 378:../../../platform/common/services/clock/sam4l/sysclk.c **** 			| PBA_DIVMASK_TIMER_CLOCK3
 379:../../../platform/common/services/clock/sam4l/sysclk.c **** 			| PBA_DIVMASK_TIMER_CLOCK4
 380:../../../platform/common/services/clock/sam4l/sysclk.c **** 			| PBA_DIVMASK_TIMER_CLOCK5
 381:../../../platform/common/services/clock/sam4l/sysclk.c **** 			);
 382:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 383:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 384:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM0_ADDR:
 385:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TWIM0);
 386:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 387:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 388:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIS0_ADDR:
 389:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TWIS0);
 390:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 391:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 392:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM1_ADDR:
 393:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TWIM1);
 394:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 395:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 396:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIS1_ADDR:
 397:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TWIS1);
 398:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 399:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 400:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART0_ADDR:
 401:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_USART0);
 402:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
 403:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 404:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 405:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART1_ADDR:
 406:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_USART1);
 407:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
 408:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 409:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 410:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART2_ADDR:
 411:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_USART2);
 412:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
 413:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 414:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 415:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART3_ADDR:
 416:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_USART3);
 417:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
 418:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 419:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 420:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ADCIFE_ADDR:
 421:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_ADCIFE);
 422:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 423:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 424:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case DACC_ADDR:
 425:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_DACC);
 426:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 427:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 428:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ACIFC_ADDR:
 429:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_ACIFC);
 430:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 431:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 432:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case GLOC_ADDR:
 433:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_GLOC);
 434:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 435:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 436:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ABDACB_ADDR:
 437:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_ABDACB);
 438:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 439:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 440:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TRNG_ADDR:
 441:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TRNG);
 442:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 443:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 444:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PARC_ADDR:
 445:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_PARC);
 446:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 447:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 448:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CATB_ADDR:
 449:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_CATB);
 450:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 451:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 452:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM2_ADDR:
 453:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TWIM2);
 454:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 455:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 456:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM3_ADDR:
 457:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_TWIM3);
 458:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 459:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 460:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#if !SAM4LS
 461:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case LCDCA_ADDR:
 462:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_module(SYSCLK_LCDCA);
 463:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 464:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 465:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 466:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HFLASHC_ADDR:
 467:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_hsb_module(SYSCLK_HFLASHC_DATA);
 468:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_HFLASHC_REGS);
 469:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 470:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 471:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HCACHE_ADDR:
 472:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_hsb_module(SYSCLK_HRAMC1_DATA);
 473:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_HRAMC1_REGS);
 474:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 475:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 476:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HMATRIX_ADDR:
 477:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
 478:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 479:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 480:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PDCA_ADDR:
 481:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
 482:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_PDCA_PB);
 483:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 484:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 485:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CRCCU_ADDR:
 486:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_hsb_module(SYSCLK_CRCCU_DATA);
 487:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_CRCCU_REGS);
 488:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 489:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 490:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USBC_ADDR:
 491:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
 492:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
 493:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 494:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 495:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PEVC_ADDR:
 496:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_PEVC);
 497:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 498:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 499:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PM_ADDR:
 500:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbc_module(SYSCLK_PM);
 501:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 502:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 503:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CHIPID_ADDR:
 504:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbc_module(SYSCLK_CHIPID);
 505:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 506:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 507:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case SCIF_ADDR:
 508:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbc_module(SYSCLK_SCIF);
 509:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 510:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 511:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case FREQM_ADDR:
 512:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbc_module(SYSCLK_FREQM);
 513:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 514:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 515:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case GPIO_ADDR:
 516:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbc_module(SYSCLK_GPIO);
 517:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 518:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 519:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case BPM_ADDR:
 520:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbd_module(SYSCLK_BPM);
 521:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 522:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 523:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case BSCIF_ADDR:
 524:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbd_module(SYSCLK_BSCIF);
 525:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 526:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 527:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case AST_ADDR:
 528:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbd_module(SYSCLK_AST);
 529:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 530:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 531:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case WDT_ADDR:
 532:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbd_module(SYSCLK_WDT);
 533:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 534:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 535:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case EIC_ADDR:
 536:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbd_module(SYSCLK_EIC);
 537:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 538:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 539:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PICOUART_ADDR:
 540:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbd_module(SYSCLK_PICOUART);
 541:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 542:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 543:../../../platform/common/services/clock/sam4l/sysclk.c **** 	default:
 544:../../../platform/common/services/clock/sam4l/sysclk.c **** 		Assert(false);
 545:../../../platform/common/services/clock/sam4l/sysclk.c **** 		return;
 2902              	 .loc 10 545 0
 2903 0c0a DDE1     	 b .L193
 2904              	.L202:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2905              	 .loc 10 350 0
 2906 0c0c B34A     	 ldr r2,.L253+16
 2907 0c0e 9342     	 cmp r3,r2
 2908 0c10 00F0CB80 	 beq .L204
 2909 0c14 B24A     	 ldr r2,.L253+20
 2910 0c16 9342     	 cmp r3,r2
 2911 0c18 00F0CE80 	 beq .L205
 2912              	 .loc 10 545 0
 2913 0c1c D4E1     	 b .L193
 2914              	.L200:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2915              	 .loc 10 350 0
 2916 0c1e B14A     	 ldr r2,.L253+24
 2917 0c20 9342     	 cmp r3,r2
 2918 0c22 00F0D880 	 beq .L206
 2919 0c26 AF4A     	 ldr r2,.L253+24
 2920 0c28 9342     	 cmp r3,r2
 2921 0c2a 04D8     	 bhi .L207
 2922 0c2c AE4A     	 ldr r2,.L253+28
 2923 0c2e 9342     	 cmp r3,r2
 2924 0c30 00F0CD80 	 beq .L208
 2925              	 .loc 10 545 0
 2926 0c34 C8E1     	 b .L193
 2927              	.L207:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2928              	 .loc 10 350 0
 2929 0c36 AD4A     	 ldr r2,.L253+32
 2930 0c38 9342     	 cmp r3,r2
 2931 0c3a 00F0D080 	 beq .L209
 2932 0c3e AC4A     	 ldr r2,.L253+36
 2933 0c40 9342     	 cmp r3,r2
 2934 0c42 00F0D080 	 beq .L210
 2935              	 .loc 10 545 0
 2936 0c46 BFE1     	 b .L193
 2937              	.L198:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2938              	 .loc 10 350 0
 2939 0c48 AA4A     	 ldr r2,.L253+40
 2940 0c4a 9342     	 cmp r3,r2
 2941 0c4c 00F0EF80 	 beq .L211
 2942 0c50 A84A     	 ldr r2,.L253+40
 2943 0c52 9342     	 cmp r3,r2
 2944 0c54 14D8     	 bhi .L212
 2945 0c56 A84A     	 ldr r2,.L253+44
 2946 0c58 9342     	 cmp r3,r2
 2947 0c5a 00F0D980 	 beq .L213
 2948 0c5e A64A     	 ldr r2,.L253+44
 2949 0c60 9342     	 cmp r3,r2
 2950 0c62 04D8     	 bhi .L214
 2951 0c64 A54A     	 ldr r2,.L253+48
 2952 0c66 9342     	 cmp r3,r2
 2953 0c68 00F0CB80 	 beq .L215
 2954              	 .loc 10 545 0
 2955 0c6c ACE1     	 b .L193
 2956              	.L214:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2957              	 .loc 10 350 0
 2958 0c6e A44A     	 ldr r2,.L253+52
 2959 0c70 9342     	 cmp r3,r2
 2960 0c72 00F0D480 	 beq .L216
 2961 0c76 A34A     	 ldr r2,.L253+56
 2962 0c78 9342     	 cmp r3,r2
 2963 0c7a 00F0D480 	 beq .L217
 2964              	 .loc 10 545 0
 2965 0c7e A3E1     	 b .L193
 2966              	.L212:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2967              	 .loc 10 350 0
 2968 0c80 A14A     	 ldr r2,.L253+60
 2969 0c82 9342     	 cmp r3,r2
 2970 0c84 00F0DF80 	 beq .L218
 2971 0c88 9F4A     	 ldr r2,.L253+60
 2972 0c8a 9342     	 cmp r3,r2
 2973 0c8c 08D8     	 bhi .L219
 2974 0c8e 9F4A     	 ldr r2,.L253+64
 2975 0c90 9342     	 cmp r3,r2
 2976 0c92 00F0D080 	 beq .L220
 2977 0c96 9E4A     	 ldr r2,.L253+68
 2978 0c98 9342     	 cmp r3,r2
 2979 0c9a 00F0D080 	 beq .L221
 2980              	 .loc 10 545 0
 2981 0c9e 93E1     	 b .L193
 2982              	.L219:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2983              	 .loc 10 350 0
 2984 0ca0 9C4A     	 ldr r2,.L253+72
 2985 0ca2 9342     	 cmp r3,r2
 2986 0ca4 00F0D380 	 beq .L222
 2987 0ca8 9B4A     	 ldr r2,.L253+76
 2988 0caa 9342     	 cmp r3,r2
 2989 0cac 00F0D380 	 beq .L223
 2990              	 .loc 10 545 0
 2991 0cb0 8AE1     	 b .L193
 2992              	.L196:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 2993              	 .loc 10 350 0
 2994 0cb2 9A4A     	 ldr r2,.L253+80
 2995 0cb4 9342     	 cmp r3,r2
 2996 0cb6 00F05B81 	 beq .L224
 2997 0cba 984A     	 ldr r2,.L253+80
 2998 0cbc 9342     	 cmp r3,r2
 2999 0cbe 33D8     	 bhi .L225
 3000 0cc0 974A     	 ldr r2,.L253+84
 3001 0cc2 9342     	 cmp r3,r2
 3002 0cc4 00F0E580 	 beq .L226
 3003 0cc8 954A     	 ldr r2,.L253+84
 3004 0cca 9342     	 cmp r3,r2
 3005 0ccc 14D8     	 bhi .L227
 3006 0cce 954A     	 ldr r2,.L253+88
 3007 0cd0 9342     	 cmp r3,r2
 3008 0cd2 00F0CC80 	 beq .L228
 3009 0cd6 934A     	 ldr r2,.L253+88
 3010 0cd8 9342     	 cmp r3,r2
 3011 0cda 04D8     	 bhi .L229
 3012 0cdc 924A     	 ldr r2,.L253+92
 3013 0cde 9342     	 cmp r3,r2
 3014 0ce0 00F0C180 	 beq .L230
 3015              	 .loc 10 545 0
 3016 0ce4 70E1     	 b .L193
 3017              	.L229:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3018              	 .loc 10 350 0
 3019 0ce6 914A     	 ldr r2,.L253+96
 3020 0ce8 9342     	 cmp r3,r2
 3021 0cea 00F0C480 	 beq .L231
 3022 0cee 904A     	 ldr r2,.L253+100
 3023 0cf0 9342     	 cmp r3,r2
 3024 0cf2 00F0C780 	 beq .L232
 3025              	 .loc 10 545 0
 3026 0cf6 67E1     	 b .L193
 3027              	.L227:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3028              	 .loc 10 350 0
 3029 0cf8 8E4A     	 ldr r2,.L253+104
 3030 0cfa 9342     	 cmp r3,r2
 3031 0cfc 00F0DB80 	 beq .L233
 3032 0d00 8C4A     	 ldr r2,.L253+104
 3033 0d02 9342     	 cmp r3,r2
 3034 0d04 08D8     	 bhi .L234
 3035 0d06 8C4A     	 ldr r2,.L253+108
 3036 0d08 9342     	 cmp r3,r2
 3037 0d0a 00F0C680 	 beq .L235
 3038 0d0e 8B4A     	 ldr r2,.L253+112
 3039 0d10 9342     	 cmp r3,r2
 3040 0d12 00F0C980 	 beq .L236
 3041              	 .loc 10 545 0
 3042 0d16 57E1     	 b .L193
 3043              	.L234:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3044              	 .loc 10 350 0
 3045 0d18 894A     	 ldr r2,.L253+116
 3046 0d1a 9342     	 cmp r3,r2
 3047 0d1c 00F0D280 	 beq .L237
 3048 0d20 884A     	 ldr r2,.L253+120
 3049 0d22 9342     	 cmp r3,r2
 3050 0d24 35D0     	 beq .L238
 3051              	 .loc 10 545 0
 3052 0d26 4FE1     	 b .L193
 3053              	.L225:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3054              	 .loc 10 350 0
 3055 0d28 874A     	 ldr r2,.L253+124
 3056 0d2a 9342     	 cmp r3,r2
 3057 0d2c 00F03481 	 beq .L239
 3058 0d30 854A     	 ldr r2,.L253+124
 3059 0d32 9342     	 cmp r3,r2
 3060 0d34 14D8     	 bhi .L240
 3061 0d36 854A     	 ldr r2,.L253+128
 3062 0d38 9342     	 cmp r3,r2
 3063 0d3a 00F02181 	 beq .L241
 3064 0d3e 834A     	 ldr r2,.L253+128
 3065 0d40 9342     	 cmp r3,r2
 3066 0d42 04D8     	 bhi .L242
 3067 0d44 824A     	 ldr r2,.L253+132
 3068 0d46 9342     	 cmp r3,r2
 3069 0d48 00F01681 	 beq .L243
 3070              	 .loc 10 545 0
 3071 0d4c 3CE1     	 b .L193
 3072              	.L242:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3073              	 .loc 10 350 0
 3074 0d4e 814A     	 ldr r2,.L253+136
 3075 0d50 9342     	 cmp r3,r2
 3076 0d52 00F01981 	 beq .L244
 3077 0d56 804A     	 ldr r2,.L253+140
 3078 0d58 9342     	 cmp r3,r2
 3079 0d5a 00F01981 	 beq .L245
 3080              	 .loc 10 545 0
 3081 0d5e 33E1     	 b .L193
 3082              	.L240:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3083              	 .loc 10 350 0
 3084 0d60 7E4A     	 ldr r2,.L253+144
 3085 0d62 9342     	 cmp r3,r2
 3086 0d64 00F02481 	 beq .L246
 3087 0d68 7C4A     	 ldr r2,.L253+144
 3088 0d6a 9342     	 cmp r3,r2
 3089 0d6c 08D8     	 bhi .L247
 3090 0d6e 7C4A     	 ldr r2,.L253+148
 3091 0d70 9342     	 cmp r3,r2
 3092 0d72 00F01581 	 beq .L248
 3093 0d76 7B4A     	 ldr r2,.L253+152
 3094 0d78 9342     	 cmp r3,r2
 3095 0d7a 00F01581 	 beq .L249
 3096              	 .loc 10 545 0
 3097 0d7e 23E1     	 b .L193
 3098              	.L247:
 350:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3099              	 .loc 10 350 0
 3100 0d80 794A     	 ldr r2,.L253+156
 3101 0d82 9342     	 cmp r3,r2
 3102 0d84 00F01881 	 beq .L250
 3103 0d88 784A     	 ldr r2,.L253+160
 3104 0d8a 9342     	 cmp r3,r2
 3105 0d8c 00F01881 	 beq .L251
 3106              	 .loc 10 545 0
 3107 0d90 1AE1     	 b .L193
 3108              	.L238:
 354:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3109              	 .loc 10 354 0
 3110 0d92 0920     	 movs r0,#9
 3111 0d94 FFF797FC 	 bl sysclk_enable_hsb_module
 355:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 3112              	 .loc 10 355 0
 3113 0d98 16E1     	 b .L193
 3114              	.L203:
 359:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3115              	 .loc 10 359 0
 3116 0d9a 0020     	 movs r0,#0
 3117 0d9c FFF7FEFF 	 bl sysclk_enable_pba_module
 360:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3118              	 .loc 10 360 0
 3119 0da0 12E1     	 b .L193
 3120              	.L201:
 363:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3121              	 .loc 10 363 0
 3122 0da2 0120     	 movs r0,#1
 3123 0da4 FFF7FEFF 	 bl sysclk_enable_pba_module
 364:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3124              	 .loc 10 364 0
 3125 0da8 0EE1     	 b .L193
 3126              	.L204:
 367:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_TIMER_CLOCK2
 3127              	 .loc 10 367 0
 3128 0daa 0220     	 movs r0,#2
 3129 0dac FFF7FEFF 	 bl sysclk_enable_pba_module
 368:../../../platform/common/services/clock/sam4l/sysclk.c **** 			| PBA_DIVMASK_TIMER_CLOCK3
 3130              	 .loc 10 368 0
 3131 0db0 5520     	 movs r0,#85
 3132 0db2 FFF7D0FC 	 bl sysclk_enable_pba_divmask
 373:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3133              	 .loc 10 373 0
 3134 0db6 07E1     	 b .L193
 3135              	.L205:
 376:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_TIMER_CLOCK2
 3136              	 .loc 10 376 0
 3137 0db8 0320     	 movs r0,#3
 3138 0dba FFF7FEFF 	 bl sysclk_enable_pba_module
 377:../../../platform/common/services/clock/sam4l/sysclk.c **** 			| PBA_DIVMASK_TIMER_CLOCK3
 3139              	 .loc 10 377 0
 3140 0dbe 5520     	 movs r0,#85
 3141 0dc0 FFF7C9FC 	 bl sysclk_enable_pba_divmask
 382:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3142              	 .loc 10 382 0
 3143 0dc4 00E1     	 b .L193
 3144              	.L199:
 385:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3145              	 .loc 10 385 0
 3146 0dc6 0420     	 movs r0,#4
 3147 0dc8 FFF7FEFF 	 bl sysclk_enable_pba_module
 386:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3148              	 .loc 10 386 0
 3149 0dcc FCE0     	 b .L193
 3150              	.L208:
 389:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3151              	 .loc 10 389 0
 3152 0dce 0520     	 movs r0,#5
 3153 0dd0 FFF7FEFF 	 bl sysclk_enable_pba_module
 390:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3154              	 .loc 10 390 0
 3155 0dd4 F8E0     	 b .L193
 3156              	.L206:
 393:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3157              	 .loc 10 393 0
 3158 0dd6 0620     	 movs r0,#6
 3159 0dd8 FFF7FEFF 	 bl sysclk_enable_pba_module
 394:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3160              	 .loc 10 394 0
 3161 0ddc F4E0     	 b .L193
 3162              	.L209:
 397:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3163              	 .loc 10 397 0
 3164 0dde 0720     	 movs r0,#7
 3165 0de0 FFF7FEFF 	 bl sysclk_enable_pba_module
 398:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3166              	 .loc 10 398 0
 3167 0de4 F0E0     	 b .L193
 3168              	.L210:
 401:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
 3169              	 .loc 10 401 0
 3170 0de6 0820     	 movs r0,#8
 3171 0de8 FFF7FEFF 	 bl sysclk_enable_pba_module
 402:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3172              	 .loc 10 402 0
 3173 0dec 0420     	 movs r0,#4
 3174 0dee FFF7B2FC 	 bl sysclk_enable_pba_divmask
 403:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3175              	 .loc 10 403 0
 3176 0df2 E9E0     	 b .L193
 3177              	.L197:
 406:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
 3178              	 .loc 10 406 0
 3179 0df4 0920     	 movs r0,#9
 3180 0df6 FFF7FEFF 	 bl sysclk_enable_pba_module
 407:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3181              	 .loc 10 407 0
 3182 0dfa 0420     	 movs r0,#4
 3183 0dfc FFF7ABFC 	 bl sysclk_enable_pba_divmask
 408:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3184              	 .loc 10 408 0
 3185 0e00 E2E0     	 b .L193
 3186              	.L215:
 411:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
 3187              	 .loc 10 411 0
 3188 0e02 0A20     	 movs r0,#10
 3189 0e04 FFF7FEFF 	 bl sysclk_enable_pba_module
 412:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3190              	 .loc 10 412 0
 3191 0e08 0420     	 movs r0,#4
 3192 0e0a FFF7A4FC 	 bl sysclk_enable_pba_divmask
 413:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3193              	 .loc 10 413 0
 3194 0e0e DBE0     	 b .L193
 3195              	.L213:
 416:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pba_divmask(PBA_DIVMASK_CLK_USART);
 3196              	 .loc 10 416 0
 3197 0e10 0B20     	 movs r0,#11
 3198 0e12 FFF7FEFF 	 bl sysclk_enable_pba_module
 417:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3199              	 .loc 10 417 0
 3200 0e16 0420     	 movs r0,#4
 3201 0e18 FFF79DFC 	 bl sysclk_enable_pba_divmask
 418:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3202              	 .loc 10 418 0
 3203 0e1c D4E0     	 b .L193
 3204              	.L216:
 421:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3205              	 .loc 10 421 0
 3206 0e1e 0C20     	 movs r0,#12
 3207 0e20 FFF7FEFF 	 bl sysclk_enable_pba_module
 422:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3208              	 .loc 10 422 0
 3209 0e24 D0E0     	 b .L193
 3210              	.L217:
 425:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3211              	 .loc 10 425 0
 3212 0e26 0D20     	 movs r0,#13
 3213 0e28 FFF7FEFF 	 bl sysclk_enable_pba_module
 426:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3214              	 .loc 10 426 0
 3215 0e2c CCE0     	 b .L193
 3216              	.L211:
 429:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3217              	 .loc 10 429 0
 3218 0e2e 0E20     	 movs r0,#14
 3219 0e30 FFF7FEFF 	 bl sysclk_enable_pba_module
 430:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3220              	 .loc 10 430 0
 3221 0e34 C8E0     	 b .L193
 3222              	.L220:
 433:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3223              	 .loc 10 433 0
 3224 0e36 0F20     	 movs r0,#15
 3225 0e38 FFF7FEFF 	 bl sysclk_enable_pba_module
 434:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3226              	 .loc 10 434 0
 3227 0e3c C4E0     	 b .L193
 3228              	.L221:
 437:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3229              	 .loc 10 437 0
 3230 0e3e 1020     	 movs r0,#16
 3231 0e40 FFF7FEFF 	 bl sysclk_enable_pba_module
 438:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3232              	 .loc 10 438 0
 3233 0e44 C0E0     	 b .L193
 3234              	.L218:
 441:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3235              	 .loc 10 441 0
 3236 0e46 1120     	 movs r0,#17
 3237 0e48 FFF7FEFF 	 bl sysclk_enable_pba_module
 442:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3238              	 .loc 10 442 0
 3239 0e4c BCE0     	 b .L193
 3240              	.L222:
 445:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3241              	 .loc 10 445 0
 3242 0e4e 1220     	 movs r0,#18
 3243 0e50 FFF7FEFF 	 bl sysclk_enable_pba_module
 446:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3244              	 .loc 10 446 0
 3245 0e54 B8E0     	 b .L193
 3246              	.L223:
 449:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3247              	 .loc 10 449 0
 3248 0e56 1320     	 movs r0,#19
 3249 0e58 FFF7FEFF 	 bl sysclk_enable_pba_module
 450:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3250              	 .loc 10 450 0
 3251 0e5c B4E0     	 b .L193
 3252              	.L195:
 453:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3253              	 .loc 10 453 0
 3254 0e5e 1520     	 movs r0,#21
 3255 0e60 FFF7FEFF 	 bl sysclk_enable_pba_module
 454:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3256              	 .loc 10 454 0
 3257 0e64 B0E0     	 b .L193
 3258              	.L230:
 457:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3259              	 .loc 10 457 0
 3260 0e66 1620     	 movs r0,#22
 3261 0e68 FFF7FEFF 	 bl sysclk_enable_pba_module
 458:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3262              	 .loc 10 458 0
 3263 0e6c ACE0     	 b .L193
 3264              	.L228:
 462:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3265              	 .loc 10 462 0
 3266 0e6e 1720     	 movs r0,#23
 3267 0e70 FFF7FEFF 	 bl sysclk_enable_pba_module
 463:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 3268              	 .loc 10 463 0
 3269 0e74 A8E0     	 b .L193
 3270              	.L231:
 467:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_HFLASHC_REGS);
 3271              	 .loc 10 467 0
 3272 0e76 0120     	 movs r0,#1
 3273 0e78 FFF725FC 	 bl sysclk_enable_hsb_module
 468:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3274              	 .loc 10 468 0
 3275 0e7c 0020     	 movs r0,#0
 3276 0e7e FFF7FEFF 	 bl sysclk_enable_pbb_module
 469:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3277              	 .loc 10 469 0
 3278 0e82 A1E0     	 b .L193
 3279              	.L232:
 472:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_HRAMC1_REGS);
 3280              	 .loc 10 472 0
 3281 0e84 0220     	 movs r0,#2
 3282 0e86 FFF71EFC 	 bl sysclk_enable_hsb_module
 473:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3283              	 .loc 10 473 0
 3284 0e8a 0120     	 movs r0,#1
 3285 0e8c FFF7FEFF 	 bl sysclk_enable_pbb_module
 474:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3286              	 .loc 10 474 0
 3287 0e90 9AE0     	 b .L193
 3288              	.L226:
 477:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3289              	 .loc 10 477 0
 3290 0e92 0220     	 movs r0,#2
 3291 0e94 FFF7FEFF 	 bl sysclk_enable_pbb_module
 478:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3292              	 .loc 10 478 0
 3293 0e98 96E0     	 b .L193
 3294              	.L235:
 481:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_PDCA_PB);
 3295              	 .loc 10 481 0
 3296 0e9a 0020     	 movs r0,#0
 3297 0e9c FFF713FC 	 bl sysclk_enable_hsb_module
 482:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3298              	 .loc 10 482 0
 3299 0ea0 0320     	 movs r0,#3
 3300 0ea2 FFF7FEFF 	 bl sysclk_enable_pbb_module
 483:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3301              	 .loc 10 483 0
 3302 0ea6 8FE0     	 b .L193
 3303              	.L236:
 486:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_CRCCU_REGS);
 3304              	 .loc 10 486 0
 3305 0ea8 0420     	 movs r0,#4
 3306 0eaa FFF70CFC 	 bl sysclk_enable_hsb_module
 487:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3307              	 .loc 10 487 0
 3308 0eae 0420     	 movs r0,#4
 3309 0eb0 FFF7FEFF 	 bl sysclk_enable_pbb_module
 488:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3310              	 .loc 10 488 0
 3311 0eb4 88E0     	 b .L193
 3312              	.L233:
 491:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
 3313              	 .loc 10 491 0
 3314 0eb6 0320     	 movs r0,#3
 3315 0eb8 FFF705FC 	 bl sysclk_enable_hsb_module
 492:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3316              	 .loc 10 492 0
 3317 0ebc 0520     	 movs r0,#5
 3318 0ebe FFF7FEFF 	 bl sysclk_enable_pbb_module
 493:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3319              	 .loc 10 493 0
 3320 0ec2 81E0     	 b .L193
 3321              	.L237:
 496:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3322              	 .loc 10 496 0
 3323 0ec4 0620     	 movs r0,#6
 3324 0ec6 FFF7FEFF 	 bl sysclk_enable_pbb_module
 497:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3325              	 .loc 10 497 0
 3326 0eca 7DE0     	 b .L193
 3327              	.L254:
 3328              	 .align 2
 3329              	.L253:
 3330 0ecc 00800740 	 .word 1074233344
 3331 0ed0 00800240 	 .word 1073905664
 3332 0ed4 00800140 	 .word 1073840128
 3333 0ed8 00800040 	 .word 1073774592
 3334 0edc 00000140 	 .word 1073807360
 3335 0ee0 00400140 	 .word 1073823744
 3336 0ee4 00C00140 	 .word 1073856512
 3337 0ee8 00840140 	 .word 1073841152
 3338 0eec 00C40140 	 .word 1073857536
 3339 0ef0 00400240 	 .word 1073889280
 3340 0ef4 00000440 	 .word 1074003968
 3341 0ef8 00000340 	 .word 1073938432
 3342 0efc 00C00240 	 .word 1073922048
 3343 0f00 00800340 	 .word 1073971200
 3344 0f04 00C00340 	 .word 1073987584
 3345 0f08 00800640 	 .word 1074167808
 3346 0f0c 00000640 	 .word 1074135040
 3347 0f10 00400640 	 .word 1074151424
 3348 0f14 00C00640 	 .word 1074184192
 3349 0f18 00000740 	 .word 1074200576
 3350 0f1c 00000E40 	 .word 1074659328
 3351 0f20 00100A40 	 .word 1074401280
 3352 0f24 00000840 	 .word 1074266112
 3353 0f28 00C00740 	 .word 1074249728
 3354 0f2c 00000A40 	 .word 1074397184
 3355 0f30 00040A40 	 .word 1074398208
 3356 0f34 00500A40 	 .word 1074417664
 3357 0f38 00200A40 	 .word 1074405376
 3358 0f3c 00400A40 	 .word 1074413568
 3359 0f40 00600A40 	 .word 1074421760
 3360 0f44 00000B40 	 .word 1074462720
 3361 0f48 00000F40 	 .word 1074724864
 3362 0f4c 00080E40 	 .word 1074661376
 3363 0f50 00040E40 	 .word 1074660352
 3364 0f54 000C0E40 	 .word 1074662400
 3365 0f58 00100E40 	 .word 1074663424
 3366 0f5c 000C0F40 	 .word 1074727936
 3367 0f60 00040F40 	 .word 1074725888
 3368 0f64 00080F40 	 .word 1074726912
 3369 0f68 00100F40 	 .word 1074728960
 3370 0f6c 00140F40 	 .word 1074729984
 3371              	.L224:
 500:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3372              	 .loc 10 500 0
 3373 0f70 0020     	 movs r0,#0
 3374 0f72 FFF7C0FB 	 bl sysclk_enable_pbc_module
 501:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3375              	 .loc 10 501 0
 3376 0f76 27E0     	 b .L193
 3377              	.L243:
 504:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3378              	 .loc 10 504 0
 3379 0f78 0120     	 movs r0,#1
 3380 0f7a FFF7BCFB 	 bl sysclk_enable_pbc_module
 505:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3381              	 .loc 10 505 0
 3382 0f7e 23E0     	 b .L193
 3383              	.L241:
 508:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3384              	 .loc 10 508 0
 3385 0f80 0220     	 movs r0,#2
 3386 0f82 FFF7B8FB 	 bl sysclk_enable_pbc_module
 509:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3387              	 .loc 10 509 0
 3388 0f86 1FE0     	 b .L193
 3389              	.L244:
 512:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3390              	 .loc 10 512 0
 3391 0f88 0320     	 movs r0,#3
 3392 0f8a FFF7B4FB 	 bl sysclk_enable_pbc_module
 513:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3393              	 .loc 10 513 0
 3394 0f8e 1BE0     	 b .L193
 3395              	.L245:
 516:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3396              	 .loc 10 516 0
 3397 0f90 0420     	 movs r0,#4
 3398 0f92 FFF7B0FB 	 bl sysclk_enable_pbc_module
 517:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3399              	 .loc 10 517 0
 3400 0f96 17E0     	 b .L193
 3401              	.L239:
 520:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3402              	 .loc 10 520 0
 3403 0f98 0020     	 movs r0,#0
 3404 0f9a FFF7C4FB 	 bl sysclk_enable_pbd_module
 521:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3405              	 .loc 10 521 0
 3406 0f9e 13E0     	 b .L193
 3407              	.L248:
 524:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3408              	 .loc 10 524 0
 3409 0fa0 0120     	 movs r0,#1
 3410 0fa2 FFF7C0FB 	 bl sysclk_enable_pbd_module
 525:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3411              	 .loc 10 525 0
 3412 0fa6 0FE0     	 b .L193
 3413              	.L249:
 528:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3414              	 .loc 10 528 0
 3415 0fa8 0220     	 movs r0,#2
 3416 0faa FFF7BCFB 	 bl sysclk_enable_pbd_module
 529:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3417              	 .loc 10 529 0
 3418 0fae 0BE0     	 b .L193
 3419              	.L246:
 532:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3420              	 .loc 10 532 0
 3421 0fb0 0320     	 movs r0,#3
 3422 0fb2 FFF7B8FB 	 bl sysclk_enable_pbd_module
 533:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3423              	 .loc 10 533 0
 3424 0fb6 07E0     	 b .L193
 3425              	.L250:
 536:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3426              	 .loc 10 536 0
 3427 0fb8 0420     	 movs r0,#4
 3428 0fba FFF7B4FB 	 bl sysclk_enable_pbd_module
 537:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3429              	 .loc 10 537 0
 3430 0fbe 03E0     	 b .L193
 3431              	.L251:
 540:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3432              	 .loc 10 540 0
 3433 0fc0 0520     	 movs r0,#5
 3434 0fc2 FFF7B0FB 	 bl sysclk_enable_pbd_module
 541:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3435              	 .loc 10 541 0
 3436 0fc6 00BF     	 nop
 3437              	.L193:
 546:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 547:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 3438              	 .loc 10 547 0
 3439 0fc8 0837     	 adds r7,r7,#8
 3440              	.LCFI200:
 3441              	 .cfi_def_cfa_offset 8
 3442 0fca BD46     	 mov sp,r7
 3443              	.LCFI201:
 3444              	 .cfi_def_cfa_register 13
 3445              	 
 3446 0fcc 80BD     	 pop {r7,pc}
 3447              	 .cfi_endproc
 3448              	.LFE189:
 3450              	 .align 1
 3451              	 .global sysclk_disable_peripheral_clock
 3452              	 .syntax unified
 3453              	 .thumb
 3454              	 .thumb_func
 3455              	 .fpu softvfp
 3457              	sysclk_disable_peripheral_clock:
 3458              	.LFB190:
 548:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 549:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 550:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Disable a peripheral's clock from its base address.
 551:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 552:../../../platform/common/services/clock/sam4l/sysclk.c ****  *  Disables the clock to a peripheral, given its base address. If the peripheral
 553:../../../platform/common/services/clock/sam4l/sysclk.c ****  *  has an associated clock on the HSB bus, this will be disabled also.
 554:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 555:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param module Pointer to the module's base address.
 556:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 557:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_disable_peripheral_clock(const volatile void *module)
 558:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 3459              	 .loc 10 558 0
 3460              	 .cfi_startproc
 3461              	 
 3462              	 
 3463 0fce 80B5     	 push {r7,lr}
 3464              	.LCFI202:
 3465              	 .cfi_def_cfa_offset 8
 3466              	 .cfi_offset 7,-8
 3467              	 .cfi_offset 14,-4
 3468 0fd0 82B0     	 sub sp,sp,#8
 3469              	.LCFI203:
 3470              	 .cfi_def_cfa_offset 16
 3471 0fd2 00AF     	 add r7,sp,#0
 3472              	.LCFI204:
 3473              	 .cfi_def_cfa_register 7
 3474 0fd4 7860     	 str r0,[r7,#4]
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3475              	 .loc 10 559 0
 3476 0fd6 7B68     	 ldr r3,[r7,#4]
 3477 0fd8 BF4A     	 ldr r2,.L316
 3478 0fda 9342     	 cmp r3,r2
 3479 0fdc 00F03481 	 beq .L257
 3480 0fe0 BD4A     	 ldr r2,.L316
 3481 0fe2 9342     	 cmp r3,r2
 3482 0fe4 6CD8     	 bhi .L258
 3483 0fe6 BD4A     	 ldr r2,.L316+4
 3484 0fe8 9342     	 cmp r3,r2
 3485 0fea 00F00181 	 beq .L259
 3486 0fee BB4A     	 ldr r2,.L316+4
 3487 0ff0 9342     	 cmp r3,r2
 3488 0ff2 30D8     	 bhi .L260
 3489 0ff4 BA4A     	 ldr r2,.L316+8
 3490 0ff6 9342     	 cmp r3,r2
 3491 0ff8 00F0E680 	 beq .L261
 3492 0ffc B84A     	 ldr r2,.L316+8
 3493 0ffe 9342     	 cmp r3,r2
 3494 1000 14D8     	 bhi .L262
 3495 1002 B84A     	 ldr r2,.L316+12
 3496 1004 9342     	 cmp r3,r2
 3497 1006 00F0D380 	 beq .L263
 3498 100a B64A     	 ldr r2,.L316+12
 3499 100c 9342     	 cmp r3,r2
 3500 100e 04D8     	 bhi .L264
 3501 1010 B3F1402F 	 cmp r3,#1073758208
 3502 1014 00F0C880 	 beq .L265
 560:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 561:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#if !SAM4LS
 562:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case AESA_ADDR:
 563:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_hsb_module(SYSCLK_AESA_HSB);
 564:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 565:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 566:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 567:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case IISC_ADDR:
 568:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_IISC);
 569:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 570:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 571:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case SPI_ADDR:
 572:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_SPI);
 573:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 574:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 575:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TC0_ADDR:
 576:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TC0);
 577:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 578:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 579:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TC1_ADDR:
 580:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TC1);
 581:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 582:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 583:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM0_ADDR:
 584:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TWIM0);
 585:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 586:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 587:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIS0_ADDR:
 588:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TWIS0);
 589:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 590:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 591:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM1_ADDR:
 592:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TWIM1);
 593:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 594:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 595:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIS1_ADDR:
 596:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TWIS1);
 597:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 598:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 599:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART0_ADDR:
 600:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_USART0);
 601:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 602:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 603:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART1_ADDR:
 604:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_USART1);
 605:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 606:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 607:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART2_ADDR:
 608:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_USART2);
 609:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 610:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 611:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USART3_ADDR:
 612:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_USART3);
 613:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 614:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 615:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ADCIFE_ADDR:
 616:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_ADCIFE);
 617:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 618:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 619:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case DACC_ADDR:
 620:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_DACC);
 621:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 622:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 623:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ACIFC_ADDR:
 624:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_ACIFC);
 625:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 626:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 627:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case GLOC_ADDR:
 628:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_GLOC);
 629:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 630:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 631:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case ABDACB_ADDR:
 632:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_ABDACB);
 633:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 634:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 635:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TRNG_ADDR:
 636:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TRNG);
 637:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 638:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 639:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PARC_ADDR:
 640:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_PARC);
 641:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 642:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 643:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CATB_ADDR:
 644:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_CATB);
 645:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 646:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 647:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM2_ADDR:
 648:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TWIM2);
 649:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 650:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 651:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case TWIM3_ADDR:
 652:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_TWIM3);
 653:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 654:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 655:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#if !SAM4LS
 656:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case LCDCA_ADDR:
 657:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_module(SYSCLK_LCDCA);
 658:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 659:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 660:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 661:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HFLASHC_ADDR:
 662:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_HFLASHC_REGS);
 663:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 664:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 665:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HCACHE_ADDR:
 666:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_hsb_module(SYSCLK_HRAMC1_DATA);
 667:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_HRAMC1_REGS);
 668:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 669:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 670:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case HMATRIX_ADDR:
 671:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_HMATRIX);
 672:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 673:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 674:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PDCA_ADDR:
 675:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_hsb_module(SYSCLK_PDCA_HSB);
 676:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_PDCA_PB);
 677:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 678:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 679:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CRCCU_ADDR:
 680:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_hsb_module(SYSCLK_CRCCU_DATA);
 681:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_CRCCU_REGS);
 682:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 683:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 684:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case USBC_ADDR:
 685:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_hsb_module(SYSCLK_USBC_DATA);
 686:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_USBC_REGS);
 687:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 688:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 689:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PEVC_ADDR:
 690:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_PEVC);
 691:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 692:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 693:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PM_ADDR:
 694:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbc_module(SYSCLK_PM);
 695:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 696:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 697:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case CHIPID_ADDR:
 698:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbc_module(SYSCLK_CHIPID);
 699:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 700:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 701:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case SCIF_ADDR:
 702:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbc_module(SYSCLK_SCIF);
 703:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 704:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 705:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case FREQM_ADDR:
 706:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbc_module(SYSCLK_FREQM);
 707:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 708:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 709:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case GPIO_ADDR:
 710:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbc_module(SYSCLK_GPIO);
 711:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 712:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 713:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case BPM_ADDR:
 714:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbd_module(SYSCLK_BPM);
 715:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 716:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 717:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case BSCIF_ADDR:
 718:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbd_module(SYSCLK_BSCIF);
 719:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 720:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 721:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case AST_ADDR:
 722:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbd_module(SYSCLK_AST);
 723:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 724:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 725:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case WDT_ADDR:
 726:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbd_module(SYSCLK_WDT);
 727:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 728:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 729:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case EIC_ADDR:
 730:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbd_module(SYSCLK_EIC);
 731:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 732:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 733:../../../platform/common/services/clock/sam4l/sysclk.c **** 	case PICOUART_ADDR:
 734:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbd_module(SYSCLK_PICOUART);
 735:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 736:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 737:../../../platform/common/services/clock/sam4l/sysclk.c **** 	default:
 738:../../../platform/common/services/clock/sam4l/sysclk.c **** 		Assert(false);
 739:../../../platform/common/services/clock/sam4l/sysclk.c **** 		return;
 3503              	 .loc 10 739 0
 3504 1018 D1E1     	 b .L255
 3505              	.L264:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3506              	 .loc 10 559 0
 3507 101a B34A     	 ldr r2,.L316+16
 3508 101c 9342     	 cmp r3,r2
 3509 101e 00F0CB80 	 beq .L266
 3510 1022 B24A     	 ldr r2,.L316+20
 3511 1024 9342     	 cmp r3,r2
 3512 1026 00F0CB80 	 beq .L267
 3513              	 .loc 10 739 0
 3514 102a C8E1     	 b .L255
 3515              	.L262:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3516              	 .loc 10 559 0
 3517 102c B04A     	 ldr r2,.L316+24
 3518 102e 9342     	 cmp r3,r2
 3519 1030 00F0D280 	 beq .L268
 3520 1034 AE4A     	 ldr r2,.L316+24
 3521 1036 9342     	 cmp r3,r2
 3522 1038 04D8     	 bhi .L269
 3523 103a AE4A     	 ldr r2,.L316+28
 3524 103c 9342     	 cmp r3,r2
 3525 103e 00F0C780 	 beq .L270
 3526              	 .loc 10 739 0
 3527 1042 BCE1     	 b .L255
 3528              	.L269:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3529              	 .loc 10 559 0
 3530 1044 AC4A     	 ldr r2,.L316+32
 3531 1046 9342     	 cmp r3,r2
 3532 1048 00F0CA80 	 beq .L271
 3533 104c AB4A     	 ldr r2,.L316+36
 3534 104e 9342     	 cmp r3,r2
 3535 1050 00F0CA80 	 beq .L272
 3536              	 .loc 10 739 0
 3537 1054 B3E1     	 b .L255
 3538              	.L260:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3539              	 .loc 10 559 0
 3540 1056 AA4A     	 ldr r2,.L316+40
 3541 1058 9342     	 cmp r3,r2
 3542 105a 00F0DD80 	 beq .L273
 3543 105e A84A     	 ldr r2,.L316+40
 3544 1060 9342     	 cmp r3,r2
 3545 1062 14D8     	 bhi .L274
 3546 1064 A74A     	 ldr r2,.L316+44
 3547 1066 9342     	 cmp r3,r2
 3548 1068 00F0CA80 	 beq .L275
 3549 106c A54A     	 ldr r2,.L316+44
 3550 106e 9342     	 cmp r3,r2
 3551 1070 04D8     	 bhi .L276
 3552 1072 A54A     	 ldr r2,.L316+48
 3553 1074 9342     	 cmp r3,r2
 3554 1076 00F0BF80 	 beq .L277
 3555              	 .loc 10 739 0
 3556 107a A0E1     	 b .L255
 3557              	.L276:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3558              	 .loc 10 559 0
 3559 107c A34A     	 ldr r2,.L316+52
 3560 107e 9342     	 cmp r3,r2
 3561 1080 00F0C280 	 beq .L278
 3562 1084 A24A     	 ldr r2,.L316+56
 3563 1086 9342     	 cmp r3,r2
 3564 1088 00F0C280 	 beq .L279
 3565              	 .loc 10 739 0
 3566 108c 97E1     	 b .L255
 3567              	.L274:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3568              	 .loc 10 559 0
 3569 108e A14A     	 ldr r2,.L316+60
 3570 1090 9342     	 cmp r3,r2
 3571 1092 00F0CD80 	 beq .L280
 3572 1096 9F4A     	 ldr r2,.L316+60
 3573 1098 9342     	 cmp r3,r2
 3574 109a 08D8     	 bhi .L281
 3575 109c 9E4A     	 ldr r2,.L316+64
 3576 109e 9342     	 cmp r3,r2
 3577 10a0 00F0BE80 	 beq .L282
 3578 10a4 9D4A     	 ldr r2,.L316+68
 3579 10a6 9342     	 cmp r3,r2
 3580 10a8 00F0BE80 	 beq .L283
 3581              	 .loc 10 739 0
 3582 10ac 87E1     	 b .L255
 3583              	.L281:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3584              	 .loc 10 559 0
 3585 10ae 9C4A     	 ldr r2,.L316+72
 3586 10b0 9342     	 cmp r3,r2
 3587 10b2 00F0C180 	 beq .L284
 3588 10b6 9B4A     	 ldr r2,.L316+76
 3589 10b8 9342     	 cmp r3,r2
 3590 10ba 00F0C180 	 beq .L285
 3591              	 .loc 10 739 0
 3592 10be 7EE1     	 b .L255
 3593              	.L258:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3594              	 .loc 10 559 0
 3595 10c0 994A     	 ldr r2,.L316+80
 3596 10c2 9342     	 cmp r3,r2
 3597 10c4 00F0F480 	 beq .L286
 3598 10c8 974A     	 ldr r2,.L316+80
 3599 10ca 9342     	 cmp r3,r2
 3600 10cc 33D8     	 bhi .L287
 3601 10ce 974A     	 ldr r2,.L316+84
 3602 10d0 9342     	 cmp r3,r2
 3603 10d2 00F0D080 	 beq .L288
 3604 10d6 954A     	 ldr r2,.L316+84
 3605 10d8 9342     	 cmp r3,r2
 3606 10da 14D8     	 bhi .L289
 3607 10dc 944A     	 ldr r2,.L316+88
 3608 10de 9342     	 cmp r3,r2
 3609 10e0 00F0BA80 	 beq .L290
 3610 10e4 924A     	 ldr r2,.L316+88
 3611 10e6 9342     	 cmp r3,r2
 3612 10e8 04D8     	 bhi .L291
 3613 10ea 924A     	 ldr r2,.L316+92
 3614 10ec 9342     	 cmp r3,r2
 3615 10ee 00F0AF80 	 beq .L292
 3616              	 .loc 10 739 0
 3617 10f2 64E1     	 b .L255
 3618              	.L291:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3619              	 .loc 10 559 0
 3620 10f4 904A     	 ldr r2,.L316+96
 3621 10f6 9342     	 cmp r3,r2
 3622 10f8 00F0B280 	 beq .L293
 3623 10fc 8F4A     	 ldr r2,.L316+100
 3624 10fe 9342     	 cmp r3,r2
 3625 1100 00F0B280 	 beq .L294
 3626              	 .loc 10 739 0
 3627 1104 5BE1     	 b .L255
 3628              	.L289:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3629              	 .loc 10 559 0
 3630 1106 8E4A     	 ldr r2,.L316+104
 3631 1108 9342     	 cmp r3,r2
 3632 110a 00F0C680 	 beq .L295
 3633 110e 8C4A     	 ldr r2,.L316+104
 3634 1110 9342     	 cmp r3,r2
 3635 1112 08D8     	 bhi .L296
 3636 1114 8B4A     	 ldr r2,.L316+108
 3637 1116 9342     	 cmp r3,r2
 3638 1118 00F0B180 	 beq .L297
 3639 111c 8A4A     	 ldr r2,.L316+112
 3640 111e 9342     	 cmp r3,r2
 3641 1120 00F0B480 	 beq .L298
 3642              	 .loc 10 739 0
 3643 1124 4BE1     	 b .L255
 3644              	.L296:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3645              	 .loc 10 559 0
 3646 1126 894A     	 ldr r2,.L316+116
 3647 1128 9342     	 cmp r3,r2
 3648 112a 00F0BD80 	 beq .L299
 3649 112e 884A     	 ldr r2,.L316+120
 3650 1130 9342     	 cmp r3,r2
 3651 1132 35D0     	 beq .L300
 3652              	 .loc 10 739 0
 3653 1134 43E1     	 b .L255
 3654              	.L287:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3655              	 .loc 10 559 0
 3656 1136 874A     	 ldr r2,.L316+124
 3657 1138 9342     	 cmp r3,r2
 3658 113a 00F01F81 	 beq .L301
 3659 113e 854A     	 ldr r2,.L316+124
 3660 1140 9342     	 cmp r3,r2
 3661 1142 14D8     	 bhi .L302
 3662 1144 844A     	 ldr r2,.L316+128
 3663 1146 9342     	 cmp r3,r2
 3664 1148 00F0BA80 	 beq .L303
 3665 114c 824A     	 ldr r2,.L316+128
 3666 114e 9342     	 cmp r3,r2
 3667 1150 04D8     	 bhi .L304
 3668 1152 824A     	 ldr r2,.L316+132
 3669 1154 9342     	 cmp r3,r2
 3670 1156 00F0AF80 	 beq .L305
 3671              	 .loc 10 739 0
 3672 115a 30E1     	 b .L255
 3673              	.L304:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3674              	 .loc 10 559 0
 3675 115c 804A     	 ldr r2,.L316+136
 3676 115e 9342     	 cmp r3,r2
 3677 1160 00F0B280 	 beq .L306
 3678 1164 7F4A     	 ldr r2,.L316+140
 3679 1166 9342     	 cmp r3,r2
 3680 1168 00F0B280 	 beq .L307
 3681              	 .loc 10 739 0
 3682 116c 27E1     	 b .L255
 3683              	.L302:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3684              	 .loc 10 559 0
 3685 116e 7E4A     	 ldr r2,.L316+144
 3686 1170 9342     	 cmp r3,r2
 3687 1172 00F00F81 	 beq .L308
 3688 1176 7C4A     	 ldr r2,.L316+144
 3689 1178 9342     	 cmp r3,r2
 3690 117a 08D8     	 bhi .L309
 3691 117c 7B4A     	 ldr r2,.L316+148
 3692 117e 9342     	 cmp r3,r2
 3693 1180 00F00081 	 beq .L310
 3694 1184 7A4A     	 ldr r2,.L316+152
 3695 1186 9342     	 cmp r3,r2
 3696 1188 00F00081 	 beq .L311
 3697              	 .loc 10 739 0
 3698 118c 17E1     	 b .L255
 3699              	.L309:
 559:../../../platform/common/services/clock/sam4l/sysclk.c **** 	switch ((uintptr_t)module) {
 3700              	 .loc 10 559 0
 3701 118e 794A     	 ldr r2,.L316+156
 3702 1190 9342     	 cmp r3,r2
 3703 1192 00F00381 	 beq .L312
 3704 1196 784A     	 ldr r2,.L316+160
 3705 1198 9342     	 cmp r3,r2
 3706 119a 00F00381 	 beq .L313
 3707              	 .loc 10 739 0
 3708 119e 0EE1     	 b .L255
 3709              	.L300:
 563:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3710              	 .loc 10 563 0
 3711 11a0 0920     	 movs r0,#9
 3712 11a2 FFF79CFA 	 bl sysclk_disable_hsb_module
 564:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 3713              	 .loc 10 564 0
 3714 11a6 01E1     	 b .L314
 3715              	.L265:
 568:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3716              	 .loc 10 568 0
 3717 11a8 0020     	 movs r0,#0
 3718 11aa FFF7FEFF 	 bl sysclk_disable_pba_module
 569:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3719              	 .loc 10 569 0
 3720 11ae FDE0     	 b .L314
 3721              	.L263:
 572:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3722              	 .loc 10 572 0
 3723 11b0 0120     	 movs r0,#1
 3724 11b2 FFF7FEFF 	 bl sysclk_disable_pba_module
 573:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3725              	 .loc 10 573 0
 3726 11b6 F9E0     	 b .L314
 3727              	.L266:
 576:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3728              	 .loc 10 576 0
 3729 11b8 0220     	 movs r0,#2
 3730 11ba FFF7FEFF 	 bl sysclk_disable_pba_module
 577:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3731              	 .loc 10 577 0
 3732 11be F5E0     	 b .L314
 3733              	.L267:
 580:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3734              	 .loc 10 580 0
 3735 11c0 0320     	 movs r0,#3
 3736 11c2 FFF7FEFF 	 bl sysclk_disable_pba_module
 581:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3737              	 .loc 10 581 0
 3738 11c6 F1E0     	 b .L314
 3739              	.L261:
 584:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3740              	 .loc 10 584 0
 3741 11c8 0420     	 movs r0,#4
 3742 11ca FFF7FEFF 	 bl sysclk_disable_pba_module
 585:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3743              	 .loc 10 585 0
 3744 11ce EDE0     	 b .L314
 3745              	.L270:
 588:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3746              	 .loc 10 588 0
 3747 11d0 0520     	 movs r0,#5
 3748 11d2 FFF7FEFF 	 bl sysclk_disable_pba_module
 589:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3749              	 .loc 10 589 0
 3750 11d6 E9E0     	 b .L314
 3751              	.L268:
 592:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3752              	 .loc 10 592 0
 3753 11d8 0620     	 movs r0,#6
 3754 11da FFF7FEFF 	 bl sysclk_disable_pba_module
 593:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3755              	 .loc 10 593 0
 3756 11de E5E0     	 b .L314
 3757              	.L271:
 596:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3758              	 .loc 10 596 0
 3759 11e0 0720     	 movs r0,#7
 3760 11e2 FFF7FEFF 	 bl sysclk_disable_pba_module
 597:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3761              	 .loc 10 597 0
 3762 11e6 E1E0     	 b .L314
 3763              	.L272:
 600:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3764              	 .loc 10 600 0
 3765 11e8 0820     	 movs r0,#8
 3766 11ea FFF7FEFF 	 bl sysclk_disable_pba_module
 601:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3767              	 .loc 10 601 0
 3768 11ee DDE0     	 b .L314
 3769              	.L259:
 604:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3770              	 .loc 10 604 0
 3771 11f0 0920     	 movs r0,#9
 3772 11f2 FFF7FEFF 	 bl sysclk_disable_pba_module
 605:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3773              	 .loc 10 605 0
 3774 11f6 D9E0     	 b .L314
 3775              	.L277:
 608:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3776              	 .loc 10 608 0
 3777 11f8 0A20     	 movs r0,#10
 3778 11fa FFF7FEFF 	 bl sysclk_disable_pba_module
 609:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3779              	 .loc 10 609 0
 3780 11fe D5E0     	 b .L314
 3781              	.L275:
 612:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3782              	 .loc 10 612 0
 3783 1200 0B20     	 movs r0,#11
 3784 1202 FFF7FEFF 	 bl sysclk_disable_pba_module
 613:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3785              	 .loc 10 613 0
 3786 1206 D1E0     	 b .L314
 3787              	.L278:
 616:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3788              	 .loc 10 616 0
 3789 1208 0C20     	 movs r0,#12
 3790 120a FFF7FEFF 	 bl sysclk_disable_pba_module
 617:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3791              	 .loc 10 617 0
 3792 120e CDE0     	 b .L314
 3793              	.L279:
 620:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3794              	 .loc 10 620 0
 3795 1210 0D20     	 movs r0,#13
 3796 1212 FFF7FEFF 	 bl sysclk_disable_pba_module
 621:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3797              	 .loc 10 621 0
 3798 1216 C9E0     	 b .L314
 3799              	.L273:
 624:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3800              	 .loc 10 624 0
 3801 1218 0E20     	 movs r0,#14
 3802 121a FFF7FEFF 	 bl sysclk_disable_pba_module
 625:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3803              	 .loc 10 625 0
 3804 121e C5E0     	 b .L314
 3805              	.L282:
 628:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3806              	 .loc 10 628 0
 3807 1220 0F20     	 movs r0,#15
 3808 1222 FFF7FEFF 	 bl sysclk_disable_pba_module
 629:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3809              	 .loc 10 629 0
 3810 1226 C1E0     	 b .L314
 3811              	.L283:
 632:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3812              	 .loc 10 632 0
 3813 1228 1020     	 movs r0,#16
 3814 122a FFF7FEFF 	 bl sysclk_disable_pba_module
 633:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3815              	 .loc 10 633 0
 3816 122e BDE0     	 b .L314
 3817              	.L280:
 636:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3818              	 .loc 10 636 0
 3819 1230 1120     	 movs r0,#17
 3820 1232 FFF7FEFF 	 bl sysclk_disable_pba_module
 637:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3821              	 .loc 10 637 0
 3822 1236 B9E0     	 b .L314
 3823              	.L284:
 640:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3824              	 .loc 10 640 0
 3825 1238 1220     	 movs r0,#18
 3826 123a FFF7FEFF 	 bl sysclk_disable_pba_module
 641:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3827              	 .loc 10 641 0
 3828 123e B5E0     	 b .L314
 3829              	.L285:
 644:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3830              	 .loc 10 644 0
 3831 1240 1320     	 movs r0,#19
 3832 1242 FFF7FEFF 	 bl sysclk_disable_pba_module
 645:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3833              	 .loc 10 645 0
 3834 1246 B1E0     	 b .L314
 3835              	.L257:
 648:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3836              	 .loc 10 648 0
 3837 1248 1520     	 movs r0,#21
 3838 124a FFF7FEFF 	 bl sysclk_disable_pba_module
 649:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3839              	 .loc 10 649 0
 3840 124e ADE0     	 b .L314
 3841              	.L292:
 652:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3842              	 .loc 10 652 0
 3843 1250 1620     	 movs r0,#22
 3844 1252 FFF7FEFF 	 bl sysclk_disable_pba_module
 653:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3845              	 .loc 10 653 0
 3846 1256 A9E0     	 b .L314
 3847              	.L290:
 657:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3848              	 .loc 10 657 0
 3849 1258 1720     	 movs r0,#23
 3850 125a FFF7FEFF 	 bl sysclk_disable_pba_module
 658:../../../platform/common/services/clock/sam4l/sysclk.c **** 	#endif
 3851              	 .loc 10 658 0
 3852 125e A5E0     	 b .L314
 3853              	.L293:
 662:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3854              	 .loc 10 662 0
 3855 1260 0020     	 movs r0,#0
 3856 1262 FFF7FEFF 	 bl sysclk_disable_pbb_module
 663:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3857              	 .loc 10 663 0
 3858 1266 A1E0     	 b .L314
 3859              	.L294:
 666:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_HRAMC1_REGS);
 3860              	 .loc 10 666 0
 3861 1268 0220     	 movs r0,#2
 3862 126a FFF738FA 	 bl sysclk_disable_hsb_module
 667:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3863              	 .loc 10 667 0
 3864 126e 0120     	 movs r0,#1
 3865 1270 FFF7FEFF 	 bl sysclk_disable_pbb_module
 668:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3866              	 .loc 10 668 0
 3867 1274 9AE0     	 b .L314
 3868              	.L288:
 671:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3869              	 .loc 10 671 0
 3870 1276 0220     	 movs r0,#2
 3871 1278 FFF7FEFF 	 bl sysclk_disable_pbb_module
 672:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3872              	 .loc 10 672 0
 3873 127c 96E0     	 b .L314
 3874              	.L297:
 675:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_PDCA_PB);
 3875              	 .loc 10 675 0
 3876 127e 0020     	 movs r0,#0
 3877 1280 FFF72DFA 	 bl sysclk_disable_hsb_module
 676:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3878              	 .loc 10 676 0
 3879 1284 0320     	 movs r0,#3
 3880 1286 FFF7FEFF 	 bl sysclk_disable_pbb_module
 677:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3881              	 .loc 10 677 0
 3882 128a 8FE0     	 b .L314
 3883              	.L298:
 680:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_CRCCU_REGS);
 3884              	 .loc 10 680 0
 3885 128c 0420     	 movs r0,#4
 3886 128e FFF726FA 	 bl sysclk_disable_hsb_module
 681:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3887              	 .loc 10 681 0
 3888 1292 0420     	 movs r0,#4
 3889 1294 FFF7FEFF 	 bl sysclk_disable_pbb_module
 682:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3890              	 .loc 10 682 0
 3891 1298 88E0     	 b .L314
 3892              	.L295:
 685:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pbb_module(SYSCLK_USBC_REGS);
 3893              	 .loc 10 685 0
 3894 129a 0320     	 movs r0,#3
 3895 129c FFF71FFA 	 bl sysclk_disable_hsb_module
 686:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3896              	 .loc 10 686 0
 3897 12a0 0520     	 movs r0,#5
 3898 12a2 FFF7FEFF 	 bl sysclk_disable_pbb_module
 687:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3899              	 .loc 10 687 0
 3900 12a6 81E0     	 b .L314
 3901              	.L299:
 690:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3902              	 .loc 10 690 0
 3903 12a8 0620     	 movs r0,#6
 3904 12aa FFF7FEFF 	 bl sysclk_disable_pbb_module
 691:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3905              	 .loc 10 691 0
 3906 12ae 7DE0     	 b .L314
 3907              	.L286:
 694:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3908              	 .loc 10 694 0
 3909 12b0 0020     	 movs r0,#0
 3910 12b2 FFF72CFA 	 bl sysclk_disable_pbc_module
 695:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3911              	 .loc 10 695 0
 3912 12b6 79E0     	 b .L314
 3913              	.L305:
 698:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3914              	 .loc 10 698 0
 3915 12b8 0120     	 movs r0,#1
 3916 12ba FFF728FA 	 bl sysclk_disable_pbc_module
 699:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3917              	 .loc 10 699 0
 3918 12be 75E0     	 b .L314
 3919              	.L303:
 702:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3920              	 .loc 10 702 0
 3921 12c0 0220     	 movs r0,#2
 3922 12c2 FFF724FA 	 bl sysclk_disable_pbc_module
 703:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3923              	 .loc 10 703 0
 3924 12c6 71E0     	 b .L314
 3925              	.L306:
 706:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3926              	 .loc 10 706 0
 3927 12c8 0320     	 movs r0,#3
 3928 12ca FFF720FA 	 bl sysclk_disable_pbc_module
 707:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3929              	 .loc 10 707 0
 3930 12ce 6DE0     	 b .L314
 3931              	.L307:
 710:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3932              	 .loc 10 710 0
 3933 12d0 0420     	 movs r0,#4
 3934 12d2 FFF71CFA 	 bl sysclk_disable_pbc_module
 711:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3935              	 .loc 10 711 0
 3936 12d6 69E0     	 b .L314
 3937              	.L317:
 3938              	 .align 2
 3939              	.L316:
 3940 12d8 00800740 	 .word 1074233344
 3941 12dc 00800240 	 .word 1073905664
 3942 12e0 00800140 	 .word 1073840128
 3943 12e4 00800040 	 .word 1073774592
 3944 12e8 00000140 	 .word 1073807360
 3945 12ec 00400140 	 .word 1073823744
 3946 12f0 00C00140 	 .word 1073856512
 3947 12f4 00840140 	 .word 1073841152
 3948 12f8 00C40140 	 .word 1073857536
 3949 12fc 00400240 	 .word 1073889280
 3950 1300 00000440 	 .word 1074003968
 3951 1304 00000340 	 .word 1073938432
 3952 1308 00C00240 	 .word 1073922048
 3953 130c 00800340 	 .word 1073971200
 3954 1310 00C00340 	 .word 1073987584
 3955 1314 00800640 	 .word 1074167808
 3956 1318 00000640 	 .word 1074135040
 3957 131c 00400640 	 .word 1074151424
 3958 1320 00C00640 	 .word 1074184192
 3959 1324 00000740 	 .word 1074200576
 3960 1328 00000E40 	 .word 1074659328
 3961 132c 00100A40 	 .word 1074401280
 3962 1330 00000840 	 .word 1074266112
 3963 1334 00C00740 	 .word 1074249728
 3964 1338 00000A40 	 .word 1074397184
 3965 133c 00040A40 	 .word 1074398208
 3966 1340 00500A40 	 .word 1074417664
 3967 1344 00200A40 	 .word 1074405376
 3968 1348 00400A40 	 .word 1074413568
 3969 134c 00600A40 	 .word 1074421760
 3970 1350 00000B40 	 .word 1074462720
 3971 1354 00000F40 	 .word 1074724864
 3972 1358 00080E40 	 .word 1074661376
 3973 135c 00040E40 	 .word 1074660352
 3974 1360 000C0E40 	 .word 1074662400
 3975 1364 00100E40 	 .word 1074663424
 3976 1368 000C0F40 	 .word 1074727936
 3977 136c 00040F40 	 .word 1074725888
 3978 1370 00080F40 	 .word 1074726912
 3979 1374 00100F40 	 .word 1074728960
 3980 1378 00140F40 	 .word 1074729984
 3981              	.L301:
 714:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3982              	 .loc 10 714 0
 3983 137c 0020     	 movs r0,#0
 3984 137e FFF7DEF9 	 bl sysclk_disable_pbd_module
 715:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3985              	 .loc 10 715 0
 3986 1382 13E0     	 b .L314
 3987              	.L310:
 718:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3988              	 .loc 10 718 0
 3989 1384 0120     	 movs r0,#1
 3990 1386 FFF7DAF9 	 bl sysclk_disable_pbd_module
 719:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3991              	 .loc 10 719 0
 3992 138a 0FE0     	 b .L314
 3993              	.L311:
 722:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 3994              	 .loc 10 722 0
 3995 138c 0220     	 movs r0,#2
 3996 138e FFF7D6F9 	 bl sysclk_disable_pbd_module
 723:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 3997              	 .loc 10 723 0
 3998 1392 0BE0     	 b .L314
 3999              	.L308:
 726:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 4000              	 .loc 10 726 0
 4001 1394 0320     	 movs r0,#3
 4002 1396 FFF7D2F9 	 bl sysclk_disable_pbd_module
 727:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 4003              	 .loc 10 727 0
 4004 139a 07E0     	 b .L314
 4005              	.L312:
 730:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 4006              	 .loc 10 730 0
 4007 139c 0420     	 movs r0,#4
 4008 139e FFF7CEF9 	 bl sysclk_disable_pbd_module
 731:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 4009              	 .loc 10 731 0
 4010 13a2 03E0     	 b .L314
 4011              	.L313:
 734:../../../platform/common/services/clock/sam4l/sysclk.c **** 		break;
 4012              	 .loc 10 734 0
 4013 13a4 0520     	 movs r0,#5
 4014 13a6 FFF7CAF9 	 bl sysclk_disable_pbd_module
 735:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 4015              	 .loc 10 735 0
 4016 13aa 00BF     	 nop
 4017              	.L314:
 740:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 741:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 742:../../../platform/common/services/clock/sam4l/sysclk.c **** 	// Disable PBA divided clock if possible.
 743:../../../platform/common/services/clock/sam4l/sysclk.c **** #define PBADIV_CLKSRC_MASK (SYSCLK_TC0 | SYSCLK_TC1 \
 744:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| SYSCLK_USART0 | SYSCLK_USART1 | SYSCLK_USART2 | SYSCLK_USART3)
 745:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if ((PM->PM_PBAMASK & PBADIV_CLKSRC_MASK) == 0) {
 4018              	 .loc 10 745 0
 4019 13ac 054B     	 ldr r3,.L318
 4020 13ae 9B6A     	 ldr r3,[r3,#40]
 4021 13b0 03F00B03 	 and r3,r3,#11
 4022 13b4 002B     	 cmp r3,#0
 4023 13b6 02D1     	 bne .L255
 746:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_disable_pba_divmask(PBA_DIVMASK_Msk);
 4024              	 .loc 10 746 0
 4025 13b8 7F20     	 movs r0,#127
 4026 13ba FFF7E7F9 	 bl sysclk_disable_pba_divmask
 4027              	.L255:
 747:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 748:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 4028              	 .loc 10 748 0
 4029 13be 0837     	 adds r7,r7,#8
 4030              	.LCFI205:
 4031              	 .cfi_def_cfa_offset 8
 4032 13c0 BD46     	 mov sp,r7
 4033              	.LCFI206:
 4034              	 .cfi_def_cfa_register 13
 4035              	 
 4036 13c2 80BD     	 pop {r7,pc}
 4037              	.L319:
 4038              	 .align 2
 4039              	.L318:
 4040 13c4 00000E40 	 .word 1074659328
 4041              	 .cfi_endproc
 4042              	.LFE190:
 4044              	 .align 1
 4045              	 .global sysclk_set_prescalers
 4046              	 .syntax unified
 4047              	 .thumb
 4048              	 .thumb_func
 4049              	 .fpu softvfp
 4051              	sysclk_set_prescalers:
 4052              	.LFB191:
 749:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 750:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 751:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 752:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Set system clock prescaler configuration
 753:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 754:../../../platform/common/services/clock/sam4l/sysclk.c ****  * This function will change the system clock prescaler configuration to
 755:../../../platform/common/services/clock/sam4l/sysclk.c ****  * match the parameters.
 756:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 757:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \note The parameters to this function are device-specific.
 758:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 759:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param cpu_shift The CPU clock will be divided by \f$2^{cpu\_shift}\f$
 760:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 761:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 762:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param pbc_shift The PBC clock will be divided by \f$2^{pbc\_shift}\f$
 763:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param pbd_shift The PBD clock will be divided by \f$2^{pbd\_shift}\f$
 764:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 765:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_set_prescalers(uint32_t cpu_shift,
 766:../../../platform/common/services/clock/sam4l/sysclk.c **** 		uint32_t pba_shift, uint32_t pbb_shift,
 767:../../../platform/common/services/clock/sam4l/sysclk.c **** 		uint32_t pbc_shift, uint32_t pbd_shift)
 768:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 4053              	 .loc 10 768 0
 4054              	 .cfi_startproc
 4055              	 
 4056              	 
 4057 13c8 80B5     	 push {r7,lr}
 4058              	.LCFI207:
 4059              	 .cfi_def_cfa_offset 8
 4060              	 .cfi_offset 7,-8
 4061              	 .cfi_offset 14,-4
 4062 13ca 8AB0     	 sub sp,sp,#40
 4063              	.LCFI208:
 4064              	 .cfi_def_cfa_offset 48
 4065 13cc 00AF     	 add r7,sp,#0
 4066              	.LCFI209:
 4067              	 .cfi_def_cfa_register 7
 4068 13ce F860     	 str r0,[r7,#12]
 4069 13d0 B960     	 str r1,[r7,#8]
 4070 13d2 7A60     	 str r2,[r7,#4]
 4071 13d4 3B60     	 str r3,[r7]
 769:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t flags;
 770:../../../platform/common/services/clock/sam4l/sysclk.c **** 	uint32_t   cpu_cksel = 0;
 4072              	 .loc 10 770 0
 4073 13d6 0023     	 movs r3,#0
 4074 13d8 7B62     	 str r3,[r7,#36]
 771:../../../platform/common/services/clock/sam4l/sysclk.c **** 	uint32_t   pba_cksel = 0;
 4075              	 .loc 10 771 0
 4076 13da 0023     	 movs r3,#0
 4077 13dc 3B62     	 str r3,[r7,#32]
 772:../../../platform/common/services/clock/sam4l/sysclk.c **** 	uint32_t   pbb_cksel = 0;
 4078              	 .loc 10 772 0
 4079 13de 0023     	 movs r3,#0
 4080 13e0 FB61     	 str r3,[r7,#28]
 773:../../../platform/common/services/clock/sam4l/sysclk.c **** 	uint32_t   pbc_cksel = 0;
 4081              	 .loc 10 773 0
 4082 13e2 0023     	 movs r3,#0
 4083 13e4 BB61     	 str r3,[r7,#24]
 774:../../../platform/common/services/clock/sam4l/sysclk.c **** 	uint32_t   pbd_cksel = 0;
 4084              	 .loc 10 774 0
 4085 13e6 0023     	 movs r3,#0
 4086 13e8 7B61     	 str r3,[r7,#20]
 775:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 776:../../../platform/common/services/clock/sam4l/sysclk.c **** 	Assert(cpu_shift <= pba_shift);
 777:../../../platform/common/services/clock/sam4l/sysclk.c **** 	Assert(cpu_shift <= pbb_shift);
 778:../../../platform/common/services/clock/sam4l/sysclk.c **** 	Assert(cpu_shift <= pbc_shift);
 779:../../../platform/common/services/clock/sam4l/sysclk.c **** 	Assert(cpu_shift <= pbd_shift);
 780:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 781:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (cpu_shift > 0) {
 4087              	 .loc 10 781 0
 4088 13ea FB68     	 ldr r3,[r7,#12]
 4089 13ec 002B     	 cmp r3,#0
 4090 13ee 06D0     	 beq .L321
 782:../../../platform/common/services/clock/sam4l/sysclk.c **** 		cpu_cksel = (PM_CPUSEL_CPUSEL(cpu_shift - 1))
 4091              	 .loc 10 782 0
 4092 13f0 FB68     	 ldr r3,[r7,#12]
 4093 13f2 013B     	 subs r3,r3,#1
 4094 13f4 03F00703 	 and r3,r3,#7
 4095 13f8 43F08003 	 orr r3,r3,#128
 4096 13fc 7B62     	 str r3,[r7,#36]
 4097              	.L321:
 783:../../../platform/common/services/clock/sam4l/sysclk.c **** 				| PM_CPUSEL_CPUDIV;
 784:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 785:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 786:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (pba_shift > 0) {
 4098              	 .loc 10 786 0
 4099 13fe BB68     	 ldr r3,[r7,#8]
 4100 1400 002B     	 cmp r3,#0
 4101 1402 06D0     	 beq .L322
 787:../../../platform/common/services/clock/sam4l/sysclk.c **** 		pba_cksel = (PM_PBASEL_PBSEL(pba_shift - 1))
 4102              	 .loc 10 787 0
 4103 1404 BB68     	 ldr r3,[r7,#8]
 4104 1406 013B     	 subs r3,r3,#1
 4105 1408 03F00703 	 and r3,r3,#7
 4106 140c 43F08003 	 orr r3,r3,#128
 4107 1410 3B62     	 str r3,[r7,#32]
 4108              	.L322:
 788:../../../platform/common/services/clock/sam4l/sysclk.c **** 				| PM_PBASEL_PBDIV;
 789:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 790:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 791:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (pbb_shift > 0) {
 4109              	 .loc 10 791 0
 4110 1412 7B68     	 ldr r3,[r7,#4]
 4111 1414 002B     	 cmp r3,#0
 4112 1416 06D0     	 beq .L323
 792:../../../platform/common/services/clock/sam4l/sysclk.c **** 		pbb_cksel = (PM_PBBSEL_PBSEL(pbb_shift - 1))
 4113              	 .loc 10 792 0
 4114 1418 7B68     	 ldr r3,[r7,#4]
 4115 141a 013B     	 subs r3,r3,#1
 4116 141c 03F00703 	 and r3,r3,#7
 4117 1420 43F08003 	 orr r3,r3,#128
 4118 1424 FB61     	 str r3,[r7,#28]
 4119              	.L323:
 793:../../../platform/common/services/clock/sam4l/sysclk.c **** 				| PM_PBBSEL_PBDIV;
 794:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 795:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 796:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (pbc_shift > 0) {
 4120              	 .loc 10 796 0
 4121 1426 3B68     	 ldr r3,[r7]
 4122 1428 002B     	 cmp r3,#0
 4123 142a 06D0     	 beq .L324
 797:../../../platform/common/services/clock/sam4l/sysclk.c **** 		pbc_cksel = (PM_PBCSEL_PBSEL(pbc_shift - 1))
 4124              	 .loc 10 797 0
 4125 142c 3B68     	 ldr r3,[r7]
 4126 142e 013B     	 subs r3,r3,#1
 4127 1430 03F00703 	 and r3,r3,#7
 4128 1434 43F08003 	 orr r3,r3,#128
 4129 1438 BB61     	 str r3,[r7,#24]
 4130              	.L324:
 798:../../../platform/common/services/clock/sam4l/sysclk.c **** 				| PM_PBCSEL_PBDIV;
 799:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 800:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 801:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (pbd_shift > 0) {
 4131              	 .loc 10 801 0
 4132 143a 3B6B     	 ldr r3,[r7,#48]
 4133 143c 002B     	 cmp r3,#0
 4134 143e 06D0     	 beq .L325
 802:../../../platform/common/services/clock/sam4l/sysclk.c **** 		pbd_cksel = (PM_PBDSEL_PBSEL(pbd_shift - 1))
 4135              	 .loc 10 802 0
 4136 1440 3B6B     	 ldr r3,[r7,#48]
 4137 1442 013B     	 subs r3,r3,#1
 4138 1444 03F00703 	 and r3,r3,#7
 4139 1448 43F08003 	 orr r3,r3,#128
 4140 144c 7B61     	 str r3,[r7,#20]
 4141              	.L325:
 803:../../../platform/common/services/clock/sam4l/sysclk.c **** 				| PM_PBDSEL_PBDIV;
 804:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 805:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 806:../../../platform/common/services/clock/sam4l/sysclk.c **** 	flags = cpu_irq_save();
 4142              	 .loc 10 806 0
 4143 144e FEF7D7FD 	 bl cpu_irq_save
 4144 1452 3861     	 str r0,[r7,#16]
 807:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 808:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 4145              	 .loc 10 808 0
 4146 1454 124B     	 ldr r3,.L326
 4147 1456 134A     	 ldr r2,.L326+4
 4148 1458 9A65     	 str r2,[r3,#88]
 809:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_CPUSEL - (uint32_t)PM);
 810:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_CPUSEL = cpu_cksel;
 4149              	 .loc 10 810 0
 4150 145a 114A     	 ldr r2,.L326
 4151 145c 7B6A     	 ldr r3,[r7,#36]
 4152 145e 5360     	 str r3,[r2,#4]
 811:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 812:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 4153              	 .loc 10 812 0
 4154 1460 0F4B     	 ldr r3,.L326
 4155 1462 114A     	 ldr r2,.L326+8
 4156 1464 9A65     	 str r2,[r3,#88]
 813:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBASEL - (uint32_t)PM);
 814:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_PBASEL = pba_cksel;
 4157              	 .loc 10 814 0
 4158 1466 0E4A     	 ldr r2,.L326
 4159 1468 3B6A     	 ldr r3,[r7,#32]
 4160 146a D360     	 str r3,[r2,#12]
 815:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 816:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 4161              	 .loc 10 816 0
 4162 146c 0C4B     	 ldr r3,.L326
 4163 146e 0F4A     	 ldr r2,.L326+12
 4164 1470 9A65     	 str r2,[r3,#88]
 817:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBBSEL - (uint32_t)PM);
 818:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_PBBSEL = pbb_cksel;
 4165              	 .loc 10 818 0
 4166 1472 0B4A     	 ldr r2,.L326
 4167 1474 FB69     	 ldr r3,[r7,#28]
 4168 1476 1361     	 str r3,[r2,#16]
 819:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 820:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 4169              	 .loc 10 820 0
 4170 1478 094B     	 ldr r3,.L326
 4171 147a 0D4A     	 ldr r2,.L326+16
 4172 147c 9A65     	 str r2,[r3,#88]
 821:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBCSEL - (uint32_t)PM);
 822:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_PBCSEL = pbc_cksel;
 4173              	 .loc 10 822 0
 4174 147e 084A     	 ldr r2,.L326
 4175 1480 BB69     	 ldr r3,[r7,#24]
 4176 1482 5361     	 str r3,[r2,#20]
 823:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 824:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 4177              	 .loc 10 824 0
 4178 1484 064B     	 ldr r3,.L326
 4179 1486 0B4A     	 ldr r2,.L326+20
 4180 1488 9A65     	 str r2,[r3,#88]
 825:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBDSEL - (uint32_t)PM);
 826:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_PBDSEL = pbd_cksel;
 4181              	 .loc 10 826 0
 4182 148a 054A     	 ldr r2,.L326
 4183 148c 7B69     	 ldr r3,[r7,#20]
 4184 148e 9361     	 str r3,[r2,#24]
 827:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 828:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 4185              	 .loc 10 828 0
 4186 1490 3869     	 ldr r0,[r7,#16]
 4187 1492 FEF7E0FD 	 bl cpu_irq_restore
 829:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 4188              	 .loc 10 829 0
 4189 1496 00BF     	 nop
 4190 1498 2837     	 adds r7,r7,#40
 4191              	.LCFI210:
 4192              	 .cfi_def_cfa_offset 8
 4193 149a BD46     	 mov sp,r7
 4194              	.LCFI211:
 4195              	 .cfi_def_cfa_register 13
 4196              	 
 4197 149c 80BD     	 pop {r7,pc}
 4198              	.L327:
 4199 149e 00BF     	 .align 2
 4200              	.L326:
 4201 14a0 00000E40 	 .word 1074659328
 4202 14a4 040000AA 	 .word -1442840572
 4203 14a8 0C0000AA 	 .word -1442840564
 4204 14ac 100000AA 	 .word -1442840560
 4205 14b0 140000AA 	 .word -1442840556
 4206 14b4 180000AA 	 .word -1442840552
 4207              	 .cfi_endproc
 4208              	.LFE191:
 4210              	 .align 1
 4211              	 .global sysclk_set_source
 4212              	 .syntax unified
 4213              	 .thumb
 4214              	 .thumb_func
 4215              	 .fpu softvfp
 4217              	sysclk_set_source:
 4218              	.LFB192:
 830:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 831:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 832:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Change the source of the main system clock.
 833:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 834:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \param src The new system clock source. Must be one of the constants
 835:../../../platform/common/services/clock/sam4l/sysclk.c ****  * from the <em>System Clock Sources</em> section.
 836:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 837:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_set_source(uint32_t src)
 838:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 4219              	 .loc 10 838 0
 4220              	 .cfi_startproc
 4221              	 
 4222              	 
 4223 14b8 80B5     	 push {r7,lr}
 4224              	.LCFI212:
 4225              	 .cfi_def_cfa_offset 8
 4226              	 .cfi_offset 7,-8
 4227              	 .cfi_offset 14,-4
 4228 14ba 84B0     	 sub sp,sp,#16
 4229              	.LCFI213:
 4230              	 .cfi_def_cfa_offset 24
 4231 14bc 00AF     	 add r7,sp,#0
 4232              	.LCFI214:
 4233              	 .cfi_def_cfa_register 7
 4234 14be 7860     	 str r0,[r7,#4]
 839:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t flags;
 840:../../../platform/common/services/clock/sam4l/sysclk.c **** 	Assert(src <= SYSCLK_SRC_RC1M);
 841:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 842:../../../platform/common/services/clock/sam4l/sysclk.c **** 	flags = cpu_irq_save();
 4235              	 .loc 10 842 0
 4236 14c0 FEF79EFD 	 bl cpu_irq_save
 4237 14c4 F860     	 str r0,[r7,#12]
 843:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 4238              	 .loc 10 843 0
 4239 14c6 074B     	 ldr r3,.L329
 4240 14c8 4FF02A42 	 mov r2,#-1442840576
 4241 14cc 9A65     	 str r2,[r3,#88]
 844:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_MCCTRL - (uint32_t)PM);
 845:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_MCCTRL = src;
 4242              	 .loc 10 845 0
 4243 14ce 054A     	 ldr r2,.L329
 4244 14d0 7B68     	 ldr r3,[r7,#4]
 4245 14d2 1360     	 str r3,[r2]
 846:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 4246              	 .loc 10 846 0
 4247 14d4 F868     	 ldr r0,[r7,#12]
 4248 14d6 FEF7BEFD 	 bl cpu_irq_restore
 847:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 4249              	 .loc 10 847 0
 4250 14da 00BF     	 nop
 4251 14dc 1037     	 adds r7,r7,#16
 4252              	.LCFI215:
 4253              	 .cfi_def_cfa_offset 8
 4254 14de BD46     	 mov sp,r7
 4255              	.LCFI216:
 4256              	 .cfi_def_cfa_register 13
 4257              	 
 4258 14e0 80BD     	 pop {r7,pc}
 4259              	.L330:
 4260 14e2 00BF     	 .align 2
 4261              	.L329:
 4262 14e4 00000E40 	 .word 1074659328
 4263              	 .cfi_endproc
 4264              	.LFE192:
 4266              	 .align 1
 4267              	 .global sysclk_enable_usb
 4268              	 .syntax unified
 4269              	 .thumb
 4270              	 .thumb_func
 4271              	 .fpu softvfp
 4273              	sysclk_enable_usb:
 4274              	.LFB193:
 848:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 849:../../../platform/common/services/clock/sam4l/sysclk.c **** #if defined(CONFIG_USBCLK_SOURCE) || defined(__DOXYGEN__)
 850:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 851:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Enable the USB generic clock
 852:../../../platform/common/services/clock/sam4l/sysclk.c ****  *
 853:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \pre The USB generic clock must be configured to 48MHz.
 854:../../../platform/common/services/clock/sam4l/sysclk.c ****  * CONFIG_USBCLK_SOURCE and CONFIG_USBCLK_DIV must be defined with proper
 855:../../../platform/common/services/clock/sam4l/sysclk.c ****  * configuration. The selected clock source must also be configured.
 856:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 857:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_enable_usb(void)
 858:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 4275              	 .loc 10 858 0
 4276              	 .cfi_startproc
 4277              	 
 4278              	 
 4279 14e8 80B5     	 push {r7,lr}
 4280              	.LCFI217:
 4281              	 .cfi_def_cfa_offset 8
 4282              	 .cfi_offset 7,-8
 4283              	 .cfi_offset 14,-4
 4284 14ea 00AF     	 add r7,sp,#0
 4285              	.LCFI218:
 4286              	 .cfi_def_cfa_register 7
 859:../../../platform/common/services/clock/sam4l/sysclk.c **** 	// Note: the SYSCLK_PBB_BRIDGE clock is enabled by
 860:../../../platform/common/services/clock/sam4l/sysclk.c **** 	// sysclk_enable_pbb_module().
 861:../../../platform/common/services/clock/sam4l/sysclk.c **** 	sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
 4287              	 .loc 10 861 0
 4288 14ec 0520     	 movs r0,#5
 4289 14ee FFF7FEFF 	 bl sysclk_enable_pbb_module
 862:../../../platform/common/services/clock/sam4l/sysclk.c **** 	sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
 4290              	 .loc 10 862 0
 4291 14f2 0320     	 movs r0,#3
 4292 14f4 FFF7E7F8 	 bl sysclk_enable_hsb_module
 863:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 864:../../../platform/common/services/clock/sam4l/sysclk.c **** 	genclk_enable_config(7, CONFIG_USBCLK_SOURCE, CONFIG_USBCLK_DIV);
 4293              	 .loc 10 864 0
 4294 14f8 0122     	 movs r2,#1
 4295 14fa 1021     	 movs r1,#16
 4296 14fc 0720     	 movs r0,#7
 4297 14fe FFF78DF8 	 bl genclk_enable_config
 865:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 4298              	 .loc 10 865 0
 4299 1502 00BF     	 nop
 4300 1504 80BD     	 pop {r7,pc}
 4301              	 .cfi_endproc
 4302              	.LFE193:
 4304              	 .align 1
 4305              	 .global sysclk_disable_usb
 4306              	 .syntax unified
 4307              	 .thumb
 4308              	 .thumb_func
 4309              	 .fpu softvfp
 4311              	sysclk_disable_usb:
 4312              	.LFB194:
 866:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 867:../../../platform/common/services/clock/sam4l/sysclk.c **** /**
 868:../../../platform/common/services/clock/sam4l/sysclk.c ****  * \brief Disable the USB generic clock
 869:../../../platform/common/services/clock/sam4l/sysclk.c ****  */
 870:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_disable_usb(void)
 871:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 4313              	 .loc 10 871 0
 4314              	 .cfi_startproc
 4315              	 
 4316              	 
 4317 1506 80B5     	 push {r7,lr}
 4318              	.LCFI219:
 4319              	 .cfi_def_cfa_offset 8
 4320              	 .cfi_offset 7,-8
 4321              	 .cfi_offset 14,-4
 4322 1508 00AF     	 add r7,sp,#0
 4323              	.LCFI220:
 4324              	 .cfi_def_cfa_register 7
 872:../../../platform/common/services/clock/sam4l/sysclk.c ****    genclk_disable(7);
 4325              	 .loc 10 872 0
 4326 150a 0720     	 movs r0,#7
 4327 150c FEF7CAFF 	 bl genclk_disable
 873:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 4328              	 .loc 10 873 0
 4329 1510 00BF     	 nop
 4330 1512 80BD     	 pop {r7,pc}
 4331              	 .cfi_endproc
 4332              	.LFE194:
 4334              	 .align 1
 4335              	 .global sysclk_init
 4336              	 .syntax unified
 4337              	 .thumb
 4338              	 .thumb_func
 4339              	 .fpu softvfp
 4341              	sysclk_init:
 4342              	.LFB195:
 874:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif // CONFIG_USBCLK_SOURCE
 875:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 876:../../../platform/common/services/clock/sam4l/sysclk.c **** void sysclk_init(void)
 877:../../../platform/common/services/clock/sam4l/sysclk.c **** {
 4343              	 .loc 10 877 0
 4344              	 .cfi_startproc
 4345              	 
 4346              	 
 4347 1514 80B5     	 push {r7,lr}
 4348              	.LCFI221:
 4349              	 .cfi_def_cfa_offset 8
 4350              	 .cfi_offset 7,-8
 4351              	 .cfi_offset 14,-4
 4352 1516 86B0     	 sub sp,sp,#24
 4353              	.LCFI222:
 4354              	 .cfi_def_cfa_offset 32
 4355 1518 00AF     	 add r7,sp,#0
 4356              	.LCFI223:
 4357              	 .cfi_def_cfa_register 7
 878:../../../platform/common/services/clock/sam4l/sysclk.c **** 	uint32_t ps_value = 0;
 4358              	 .loc 10 878 0
 4359 151a 0023     	 movs r3,#0
 4360 151c 7B61     	 str r3,[r7,#20]
 879:../../../platform/common/services/clock/sam4l/sysclk.c **** 	bool is_fwu_enabled = false;
 4361              	 .loc 10 879 0
 4362 151e 0023     	 movs r3,#0
 4363 1520 FB74     	 strb r3,[r7,#19]
 880:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 881:../../../platform/common/services/clock/sam4l/sysclk.c **** #if CONFIG_HCACHE_ENABLE == 1
 882:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Enable HCACHE */
 883:../../../platform/common/services/clock/sam4l/sysclk.c **** 	sysclk_enable_peripheral_clock(HCACHE);
 4364              	 .loc 10 883 0
 4365 1522 2348     	 ldr r0,.L339
 4366 1524 FFF7FEFF 	 bl sysclk_enable_peripheral_clock
 884:../../../platform/common/services/clock/sam4l/sysclk.c **** 	HCACHE->HCACHE_CTRL = HCACHE_CTRL_CEN_YES;
 4367              	 .loc 10 884 0
 4368 1528 214B     	 ldr r3,.L339
 4369 152a 0122     	 movs r2,#1
 4370 152c 9A60     	 str r2,[r3,#8]
 885:../../../platform/common/services/clock/sam4l/sysclk.c **** 	while (!(HCACHE->HCACHE_SR & HCACHE_SR_CSTS_EN));
 4371              	 .loc 10 885 0
 4372 152e 00BF     	 nop
 4373              	.L334:
 4374              	 .loc 10 885 0 is_stmt 0 discriminator 1
 4375 1530 1F4B     	 ldr r3,.L339
 4376 1532 DB68     	 ldr r3,[r3,#12]
 4377 1534 03F00103 	 and r3,r3,#1
 4378 1538 002B     	 cmp r3,#0
 4379 153a F9D0     	 beq .L334
 886:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 887:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 888:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Set up system clock dividers if different from defaults */
 889:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
 890:../../../platform/common/services/clock/sam4l/sysclk.c **** 			(CONFIG_SYSCLK_PBB_DIV > 0) || (CONFIG_SYSCLK_PBC_DIV > 0) ||
 891:../../../platform/common/services/clock/sam4l/sysclk.c **** 			(CONFIG_SYSCLK_PBD_DIV > 0)) {
 892:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
 893:../../../platform/common/services/clock/sam4l/sysclk.c **** 				CONFIG_SYSCLK_PBA_DIV,
 894:../../../platform/common/services/clock/sam4l/sysclk.c **** 				CONFIG_SYSCLK_PBB_DIV,
 895:../../../platform/common/services/clock/sam4l/sysclk.c **** 				CONFIG_SYSCLK_PBC_DIV,
 896:../../../platform/common/services/clock/sam4l/sysclk.c **** 				CONFIG_SYSCLK_PBD_DIV
 897:../../../platform/common/services/clock/sam4l/sysclk.c **** 				);
 898:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 899:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 900:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Automatically select best power scaling mode */
 901:../../../platform/common/services/clock/sam4l/sysclk.c **** #ifdef CONFIG_FLASH_READ_MODE_HIGH_SPEED_ENABLE
 902:../../../platform/common/services/clock/sam4l/sysclk.c **** 	ps_value = BPM_PS_2;
 903:../../../platform/common/services/clock/sam4l/sysclk.c **** 	is_fwu_enabled = false;
 904:../../../platform/common/services/clock/sam4l/sysclk.c **** #elif (defined(CONFIG_PLL0_MUL) || defined(CONFIG_DFLL0_MUL) ||	defined(CONFIG_USBCLK_DIV))
 905:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* USB/DFLL/PLL are not available in PS1 (BPM.PMCON.PS=1) mode */
 906:../../../platform/common/services/clock/sam4l/sysclk.c **** 	ps_value = BPM_PS_0;
 4380              	 .loc 10 906 0 is_stmt 1
 4381 153c 0023     	 movs r3,#0
 4382 153e 7B61     	 str r3,[r7,#20]
 907:../../../platform/common/services/clock/sam4l/sysclk.c **** 	is_fwu_enabled = false;
 4383              	 .loc 10 907 0
 4384 1540 0023     	 movs r3,#0
 4385 1542 FB74     	 strb r3,[r7,#19]
 908:../../../platform/common/services/clock/sam4l/sysclk.c **** #else
 909:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (sysclk_get_cpu_hz() <= FLASH_FREQ_PS1_FWS_1_MAX_FREQ) {
 910:../../../platform/common/services/clock/sam4l/sysclk.c **** 		ps_value = BPM_PS_1;
 911:../../../platform/common/services/clock/sam4l/sysclk.c **** 		if (sysclk_get_cpu_hz() > FLASH_FREQ_PS1_FWS_0_MAX_FREQ) {
 912:../../../platform/common/services/clock/sam4l/sysclk.c **** 			bpm_enable_fast_wakeup(BPM);
 913:../../../platform/common/services/clock/sam4l/sysclk.c **** 			is_fwu_enabled = true;
 914:../../../platform/common/services/clock/sam4l/sysclk.c **** 		}
 915:../../../platform/common/services/clock/sam4l/sysclk.c **** 	} else {
 916:../../../platform/common/services/clock/sam4l/sysclk.c **** 		ps_value = BPM_PS_0;
 917:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 918:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 919:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 920:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Switch to system clock selected by user */
 921:../../../platform/common/services/clock/sam4l/sysclk.c **** 	if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RCSYS) {
 922:../../../platform/common/services/clock/sam4l/sysclk.c **** 		/* Already running from RCSYS */
 923:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 924:../../../platform/common/services/clock/sam4l/sysclk.c **** #ifdef BOARD_OSC0_HZ
 925:../../../platform/common/services/clock/sam4l/sysclk.c **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_OSC0) {
 926:../../../platform/common/services/clock/sam4l/sysclk.c **** 		osc_enable(OSC_ID_OSC0);
 4386              	 .loc 10 926 0
 4387 1544 0020     	 movs r0,#0
 4388 1546 FEF79DFD 	 bl osc_enable
 927:../../../platform/common/services/clock/sam4l/sysclk.c **** 		osc_wait_ready(OSC_ID_OSC0);
 4389              	 .loc 10 927 0
 4390 154a 0020     	 movs r0,#0
 4391 154c FEF774FE 	 bl osc_wait_ready
 928:../../../platform/common/services/clock/sam4l/sysclk.c **** 		// Set a flash wait state depending on the new cpu frequency.
 929:../../../platform/common/services/clock/sam4l/sysclk.c **** 		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
 4392              	 .loc 10 929 0
 4393 1550 FFF796F8 	 bl sysclk_get_cpu_hz
 4394 1554 FB7C     	 ldrb r3,[r7,#19]
 4395 1556 1A46     	 mov r2,r3
 4396 1558 7969     	 ldr r1,[r7,#20]
 4397 155a 164B     	 ldr r3,.L339+4
 4398 155c 9847     	 blx r3
 4399              	.LVL8:
 930:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_set_source(SYSCLK_SRC_OSC0);
 4400              	 .loc 10 930 0
 4401 155e 0120     	 movs r0,#1
 4402 1560 FFF7FEFF 	 bl sysclk_set_source
 4403 1564 144B     	 ldr r3,.L339+8
 4404 1566 BB60     	 str r3,[r7,#8]
 4405 1568 7B69     	 ldr r3,[r7,#20]
 4406 156a 7B60     	 str r3,[r7,#4]
 4407 156c 0123     	 movs r3,#1
 4408 156e 3B60     	 str r3,[r7]
 4409              	.LBB24:
 4410              	.LBB25:
 4411              	 .file 11 "../../../platform/sam/drivers/bpm/bpm.h"
   1:../../../platform/sam/drivers/bpm/bpm.h **** /**
   2:../../../platform/sam/drivers/bpm/bpm.h ****  * \file
   3:../../../platform/sam/drivers/bpm/bpm.h ****  *
   4:../../../platform/sam/drivers/bpm/bpm.h ****  * \brief BPM driver.
   5:../../../platform/sam/drivers/bpm/bpm.h ****  *
   6:../../../platform/sam/drivers/bpm/bpm.h ****  * Copyright (C) 2012 - 2014 Atmel Corporation. All rights reserved.
   7:../../../platform/sam/drivers/bpm/bpm.h ****  *
   8:../../../platform/sam/drivers/bpm/bpm.h ****  * \asf_license_start
   9:../../../platform/sam/drivers/bpm/bpm.h ****  *
  10:../../../platform/sam/drivers/bpm/bpm.h ****  * \page License
  11:../../../platform/sam/drivers/bpm/bpm.h ****  *
  12:../../../platform/sam/drivers/bpm/bpm.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/sam/drivers/bpm/bpm.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/sam/drivers/bpm/bpm.h ****  *
  15:../../../platform/sam/drivers/bpm/bpm.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/sam/drivers/bpm/bpm.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/sam/drivers/bpm/bpm.h ****  *
  18:../../../platform/sam/drivers/bpm/bpm.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/sam/drivers/bpm/bpm.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/sam/drivers/bpm/bpm.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/sam/drivers/bpm/bpm.h ****  *
  22:../../../platform/sam/drivers/bpm/bpm.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/sam/drivers/bpm/bpm.h ****  *    from this software without specific prior written permission.
  24:../../../platform/sam/drivers/bpm/bpm.h ****  *
  25:../../../platform/sam/drivers/bpm/bpm.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/sam/drivers/bpm/bpm.h ****  *    Atmel microcontroller product.
  27:../../../platform/sam/drivers/bpm/bpm.h ****  *
  28:../../../platform/sam/drivers/bpm/bpm.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/sam/drivers/bpm/bpm.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/sam/drivers/bpm/bpm.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/sam/drivers/bpm/bpm.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/sam/drivers/bpm/bpm.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/sam/drivers/bpm/bpm.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/sam/drivers/bpm/bpm.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/sam/drivers/bpm/bpm.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/sam/drivers/bpm/bpm.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/sam/drivers/bpm/bpm.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/sam/drivers/bpm/bpm.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/sam/drivers/bpm/bpm.h ****  *
  40:../../../platform/sam/drivers/bpm/bpm.h ****  * \asf_license_stop
  41:../../../platform/sam/drivers/bpm/bpm.h ****  *
  42:../../../platform/sam/drivers/bpm/bpm.h ****  */
  43:../../../platform/sam/drivers/bpm/bpm.h **** 
  44:../../../platform/sam/drivers/bpm/bpm.h **** #ifndef BPM_H_INCLUDED
  45:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_H_INCLUDED
  46:../../../platform/sam/drivers/bpm/bpm.h **** 
  47:../../../platform/sam/drivers/bpm/bpm.h **** #include "compiler.h"
  48:../../../platform/sam/drivers/bpm/bpm.h **** 
  49:../../../platform/sam/drivers/bpm/bpm.h **** #ifdef __cplusplus
  50:../../../platform/sam/drivers/bpm/bpm.h **** extern "C" {
  51:../../../platform/sam/drivers/bpm/bpm.h **** #endif
  52:../../../platform/sam/drivers/bpm/bpm.h **** 
  53:../../../platform/sam/drivers/bpm/bpm.h **** /**
  54:../../../platform/sam/drivers/bpm/bpm.h ****  * \defgroup group_sam_drivers_bpm BPM - Backup Power Manager
  55:../../../platform/sam/drivers/bpm/bpm.h ****  *
  56:../../../platform/sam/drivers/bpm/bpm.h ****  * Driver for the BPM (Backup Power Manager).
  57:../../../platform/sam/drivers/bpm/bpm.h ****  * This driver provides access to the main features of the BPM controller.
  58:../../../platform/sam/drivers/bpm/bpm.h ****  * It provides functions for different power mode management.
  59:../../../platform/sam/drivers/bpm/bpm.h ****  *
  60:../../../platform/sam/drivers/bpm/bpm.h ****  * @{
  61:../../../platform/sam/drivers/bpm/bpm.h ****  */
  62:../../../platform/sam/drivers/bpm/bpm.h **** 
  63:../../../platform/sam/drivers/bpm/bpm.h **** /** BPM unlock macro */
  64:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_UNLOCK(reg) \
  65:../../../platform/sam/drivers/bpm/bpm.h **** 	do { \
  66:../../../platform/sam/drivers/bpm/bpm.h **** 		BPM->BPM_UNLOCK = BPM_UNLOCK_KEY(0xAAu)                          \
  67:../../../platform/sam/drivers/bpm/bpm.h **** 			| BPM_UNLOCK_ADDR((uint32_t)&BPM->BPM_##reg - (uint32_t)BPM);\
  68:../../../platform/sam/drivers/bpm/bpm.h **** 	} while (0)
  69:../../../platform/sam/drivers/bpm/bpm.h **** 
  70:../../../platform/sam/drivers/bpm/bpm.h **** /** \name Sleep mode definitions */
  71:../../../platform/sam/drivers/bpm/bpm.h **** /* @{ */
  72:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_SM_ACTIVE    0    /**< Active mode */
  73:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_SM_SLEEP_0   1    /**< Sleep mode 0 */
  74:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_SM_SLEEP_1   2    /**< Sleep mode 1 */
  75:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_SM_SLEEP_2   3    /**< Sleep mode 2 */
  76:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_SM_SLEEP_3   4    /**< Sleep mode 3 */
  77:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_SM_WAIT      5    /**< Wait mode */
  78:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_SM_RET       6    /**< Retention mode */
  79:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_SM_BACKUP    7    /**< Backup mode */
  80:../../../platform/sam/drivers/bpm/bpm.h **** /* @} */
  81:../../../platform/sam/drivers/bpm/bpm.h **** 
  82:../../../platform/sam/drivers/bpm/bpm.h **** /** \anchor power_scaling_change_mode */
  83:../../../platform/sam/drivers/bpm/bpm.h **** /** \name Power scaling change mode */
  84:../../../platform/sam/drivers/bpm/bpm.h **** /* @{ */
  85:../../../platform/sam/drivers/bpm/bpm.h **** /** Power scaling change mode: halting the CPU execution */
  86:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_PSCM_CPU_HALT           0
  87:../../../platform/sam/drivers/bpm/bpm.h **** /** Power scaling change mode: CPU execution not halted */
  88:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_PSCM_CPU_NOT_HALT       1
  89:../../../platform/sam/drivers/bpm/bpm.h **** /* @} */
  90:../../../platform/sam/drivers/bpm/bpm.h **** 
  91:../../../platform/sam/drivers/bpm/bpm.h **** /** \anchor power_scaling_mode_value */
  92:../../../platform/sam/drivers/bpm/bpm.h **** /** \name Power scaling mode value */
  93:../../../platform/sam/drivers/bpm/bpm.h **** /* @{ */
  94:../../../platform/sam/drivers/bpm/bpm.h **** /** Power scaling mode 0 */
  95:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_PS_0    0
  96:../../../platform/sam/drivers/bpm/bpm.h **** /** Power scaling mode 1 */
  97:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_PS_1    1
  98:../../../platform/sam/drivers/bpm/bpm.h **** /** Power scaling mode 2 */
  99:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_PS_2    2
 100:../../../platform/sam/drivers/bpm/bpm.h **** /* @} */
 101:../../../platform/sam/drivers/bpm/bpm.h **** 
 102:../../../platform/sam/drivers/bpm/bpm.h **** /** \anchor CLK32_32Khz_1Khz */
 103:../../../platform/sam/drivers/bpm/bpm.h **** /** \name CLK32 32Khz-1Khz clock source selection */
 104:../../../platform/sam/drivers/bpm/bpm.h **** /* @{ */
 105:../../../platform/sam/drivers/bpm/bpm.h **** /** OSC32K : Low frequency crystal oscillator */
 106:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_CLK32_SOURCE_OSC32K  0
 107:../../../platform/sam/drivers/bpm/bpm.h **** /** RC32K : Internal Low frequency RC oscillator */
 108:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_CLK32_SOURCE_RC32K   1
 109:../../../platform/sam/drivers/bpm/bpm.h **** /* @} */
 110:../../../platform/sam/drivers/bpm/bpm.h **** 
 111:../../../platform/sam/drivers/bpm/bpm.h **** /** \anchor backup_wake_up_sources */
 112:../../../platform/sam/drivers/bpm/bpm.h **** /** \name Backup wake up sources */
 113:../../../platform/sam/drivers/bpm/bpm.h **** /* @{ */
 114:../../../platform/sam/drivers/bpm/bpm.h **** /** EIC wake up */
 115:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_WAKEUP_SRC_EIC       (1UL << BPM_BKUPWEN_EIC)
 116:../../../platform/sam/drivers/bpm/bpm.h **** /** AST wake up */
 117:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_WAKEUP_SRC_AST       (1UL << BPM_BKUPWEN_AST)
 118:../../../platform/sam/drivers/bpm/bpm.h **** /** WDT wake up */
 119:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_WAKEUP_SRC_WDT       (1UL << BPM_BKUPWEN_WDT)
 120:../../../platform/sam/drivers/bpm/bpm.h **** /** BOD33 wake up */
 121:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_WAKEUP_SRC_BOD33     (1UL << BPM_BKUPWEN_BOD33)
 122:../../../platform/sam/drivers/bpm/bpm.h **** /** BOD18 wake up */
 123:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_WAKEUP_SRC_BOD18     (1UL << BPM_BKUPWEN_BOD18)
 124:../../../platform/sam/drivers/bpm/bpm.h **** /** PICOUART wake up */
 125:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_WAKEUP_SRC_PICOUART  (1UL << BPM_BKUPWEN_PICOUART)
 126:../../../platform/sam/drivers/bpm/bpm.h **** /* @} */
 127:../../../platform/sam/drivers/bpm/bpm.h **** 
 128:../../../platform/sam/drivers/bpm/bpm.h **** /** \anchor backup_pin_muxing */
 129:../../../platform/sam/drivers/bpm/bpm.h **** /** \name Backup pin muxing */
 130:../../../platform/sam/drivers/bpm/bpm.h **** /* @{ */
 131:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PB01_EIC0    BPM_BKUPPMUX_BKUPPMUX(0)
 132:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PA06_EIC1    BPM_BKUPPMUX_BKUPPMUX(1)
 133:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PA04_EIC2    BPM_BKUPPMUX_BKUPPMUX(2)
 134:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PA05_EIC3    BPM_BKUPPMUX_BKUPPMUX(3)
 135:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PA07_EIC4    BPM_BKUPPMUX_BKUPPMUX(4)
 136:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PC03_EIC5    BPM_BKUPPMUX_BKUPPMUX(5)
 137:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PC04_EIC6    BPM_BKUPPMUX_BKUPPMUX(6)
 138:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PC05_EIC7    BPM_BKUPPMUX_BKUPPMUX(7)
 139:../../../platform/sam/drivers/bpm/bpm.h **** #define BPM_BKUP_PIN_PC06_EIC8    BPM_BKUPPMUX_BKUPPMUX(8)
 140:../../../platform/sam/drivers/bpm/bpm.h **** /* @} */
 141:../../../platform/sam/drivers/bpm/bpm.h **** 
 142:../../../platform/sam/drivers/bpm/bpm.h **** /**
 143:../../../platform/sam/drivers/bpm/bpm.h ****  * \name Power management
 144:../../../platform/sam/drivers/bpm/bpm.h ****  */
 145:../../../platform/sam/drivers/bpm/bpm.h **** /* @{ */
 146:../../../platform/sam/drivers/bpm/bpm.h **** 
 147:../../../platform/sam/drivers/bpm/bpm.h **** /**
 148:../../../platform/sam/drivers/bpm/bpm.h ****  * \brief Enter sleep mode
 149:../../../platform/sam/drivers/bpm/bpm.h ****  *
 150:../../../platform/sam/drivers/bpm/bpm.h ****  * \param bpm Base address of the BPM instance.
 151:../../../platform/sam/drivers/bpm/bpm.h ****  * \param sleep_mode Expected sleep mode (active case not included).
 152:../../../platform/sam/drivers/bpm/bpm.h ****  */
 153:../../../platform/sam/drivers/bpm/bpm.h **** void bpm_sleep(Bpm *bpm, uint32_t sleep_mode);
 154:../../../platform/sam/drivers/bpm/bpm.h **** 
 155:../../../platform/sam/drivers/bpm/bpm.h **** /**
 156:../../../platform/sam/drivers/bpm/bpm.h ****  * \brief Change Power Scaling mode
 157:../../../platform/sam/drivers/bpm/bpm.h ****  *
 158:../../../platform/sam/drivers/bpm/bpm.h ****  * PSOK is not checked while switching PS mode.
 159:../../../platform/sam/drivers/bpm/bpm.h ****  *
 160:../../../platform/sam/drivers/bpm/bpm.h ****  * \param bpm  Base address of the BPM instance.
 161:../../../platform/sam/drivers/bpm/bpm.h ****  * \param ps_value  Power scaling value, see \ref power_scaling_mode_value.
 162:../../../platform/sam/drivers/bpm/bpm.h ****  *
 163:../../../platform/sam/drivers/bpm/bpm.h ****  */
 164:../../../platform/sam/drivers/bpm/bpm.h **** void bpm_power_scaling_cpu(Bpm *bpm, uint32_t ps_value);
 165:../../../platform/sam/drivers/bpm/bpm.h **** 
 166:../../../platform/sam/drivers/bpm/bpm.h **** /**
 167:../../../platform/sam/drivers/bpm/bpm.h ****  * \brief Change Power Scaling mode and check results
 168:../../../platform/sam/drivers/bpm/bpm.h ****  *
 169:../../../platform/sam/drivers/bpm/bpm.h ****  * Wait for a while to check if PSOK is ready.
 170:../../../platform/sam/drivers/bpm/bpm.h ****  *
 171:../../../platform/sam/drivers/bpm/bpm.h ****  * \param bpm  Base address of the BPM instance.
 172:../../../platform/sam/drivers/bpm/bpm.h ****  * \param ps_value  Power scaling value, see \ref power_scaling_mode_value.
 173:../../../platform/sam/drivers/bpm/bpm.h ****  *
 174:../../../platform/sam/drivers/bpm/bpm.h ****  * \param timeout Timeout, in number of processor clocks, max 0xFFFFFF.
 175:../../../platform/sam/drivers/bpm/bpm.h ****  * \return true if PSOK is ready.
 176:../../../platform/sam/drivers/bpm/bpm.h ****  */
 177:../../../platform/sam/drivers/bpm/bpm.h **** bool bpm_power_scaling_cpu_failsafe(Bpm *bpm, uint32_t ps_value,
 178:../../../platform/sam/drivers/bpm/bpm.h **** 		uint32_t timeout);
 179:../../../platform/sam/drivers/bpm/bpm.h **** 
 180:../../../platform/sam/drivers/bpm/bpm.h **** /**
 181:../../../platform/sam/drivers/bpm/bpm.h ****  * \brief Configure power scaling mode.
 182:../../../platform/sam/drivers/bpm/bpm.h ****  *
 183:../../../platform/sam/drivers/bpm/bpm.h ****  * While checking PSOK in power safe (no halt) mode, timeout is set to
 184:../../../platform/sam/drivers/bpm/bpm.h ****  * 240000 by default, which takes 20ms when 12MHz clock is used.
 185:../../../platform/sam/drivers/bpm/bpm.h ****  *
 186:../../../platform/sam/drivers/bpm/bpm.h ****  * \param bpm  Base address of the BPM instance.
 187:../../../platform/sam/drivers/bpm/bpm.h ****  * \param ps_value  Power scaling value, see \ref power_scaling_mode_value.
 188:../../../platform/sam/drivers/bpm/bpm.h ****  *
 189:../../../platform/sam/drivers/bpm/bpm.h ****  * \param no_halt   No halt or Fail safe, see \c bpm_power_scaling_cpu()
 190:../../../platform/sam/drivers/bpm/bpm.h ****  *                  and bpm_power_scaling_cpu_failsafe()
 191:../../../platform/sam/drivers/bpm/bpm.h ****  * \return true if no error.
 192:../../../platform/sam/drivers/bpm/bpm.h ****  */
 193:../../../platform/sam/drivers/bpm/bpm.h **** __always_inline static
 194:../../../platform/sam/drivers/bpm/bpm.h **** bool bpm_configure_power_scaling(Bpm *bpm, uint32_t ps_value, uint32_t no_halt)
 195:../../../platform/sam/drivers/bpm/bpm.h **** {
 196:../../../platform/sam/drivers/bpm/bpm.h **** 	if (!no_halt) {
 4412              	 .loc 11 196 0
 4413 1570 3B68     	 ldr r3,[r7]
 4414 1572 002B     	 cmp r3,#0
 4415 1574 04D1     	 bne .L335
 197:../../../platform/sam/drivers/bpm/bpm.h **** 		bpm_power_scaling_cpu(bpm, ps_value);
 4416              	 .loc 11 197 0
 4417 1576 7968     	 ldr r1,[r7,#4]
 4418 1578 B868     	 ldr r0,[r7,#8]
 4419 157a 104B     	 ldr r3,.L339+12
 4420 157c 9847     	 blx r3
 4421              	.LVL9:
 4422 157e 04E0     	 b .L338
 4423              	.L335:
 198:../../../platform/sam/drivers/bpm/bpm.h **** 		return true;
 199:../../../platform/sam/drivers/bpm/bpm.h **** 	}
 200:../../../platform/sam/drivers/bpm/bpm.h **** 
 201:../../../platform/sam/drivers/bpm/bpm.h **** 	return bpm_power_scaling_cpu_failsafe(bpm, ps_value, 240000);
 4424              	 .loc 11 201 0
 4425 1580 0F4A     	 ldr r2,.L339+16
 4426 1582 7968     	 ldr r1,[r7,#4]
 4427 1584 B868     	 ldr r0,[r7,#8]
 4428 1586 0F4B     	 ldr r3,.L339+20
 4429 1588 9847     	 blx r3
 4430              	.LVL10:
 4431              	.L338:
 4432              	.LBE25:
 4433              	.LBE24:
 931:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 932:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 933:../../../platform/common/services/clock/sam4l/sysclk.c **** #ifdef CONFIG_DFLL0_SOURCE
 934:../../../platform/common/services/clock/sam4l/sysclk.c **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_DFLL) {
 935:../../../platform/common/services/clock/sam4l/sysclk.c **** 		dfll_enable_config_defaults(0);
 936:../../../platform/common/services/clock/sam4l/sysclk.c **** 		// Set a flash wait state depending on the new cpu frequency.
 937:../../../platform/common/services/clock/sam4l/sysclk.c **** 		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
 938:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_set_source(SYSCLK_SRC_DFLL);
 939:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 940:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 941:../../../platform/common/services/clock/sam4l/sysclk.c **** #ifdef CONFIG_PLL0_SOURCE
 942:../../../platform/common/services/clock/sam4l/sysclk.c **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLL0) {
 943:../../../platform/common/services/clock/sam4l/sysclk.c **** 		pll_enable_config_defaults(0);
 944:../../../platform/common/services/clock/sam4l/sysclk.c **** 		// Set a flash wait state depending on the new cpu frequency.
 945:../../../platform/common/services/clock/sam4l/sysclk.c **** 		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
 946:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_set_source(SYSCLK_SRC_PLL0);
 947:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 948:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 949:../../../platform/common/services/clock/sam4l/sysclk.c **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RC80M) {
 950:../../../platform/common/services/clock/sam4l/sysclk.c **** 		osc_enable(OSC_ID_RC80M);
 951:../../../platform/common/services/clock/sam4l/sysclk.c **** 		osc_wait_ready(OSC_ID_RC80M);
 952:../../../platform/common/services/clock/sam4l/sysclk.c **** 		// Set a flash wait state depending on the new cpu frequency.
 953:../../../platform/common/services/clock/sam4l/sysclk.c **** 		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
 954:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_set_source(SYSCLK_SRC_RC80M);
 955:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 956:../../../platform/common/services/clock/sam4l/sysclk.c **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RCFAST) {
 957:../../../platform/common/services/clock/sam4l/sysclk.c **** 		osc_enable(OSC_ID_RCFAST);
 958:../../../platform/common/services/clock/sam4l/sysclk.c **** 		osc_wait_ready(OSC_ID_RCFAST);
 959:../../../platform/common/services/clock/sam4l/sysclk.c **** 		// Set a flash wait state depending on the new cpu frequency.
 960:../../../platform/common/services/clock/sam4l/sysclk.c **** 		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
 961:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_set_source(SYSCLK_SRC_RCFAST);
 962:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 963:../../../platform/common/services/clock/sam4l/sysclk.c **** 	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_RC1M) {
 964:../../../platform/common/services/clock/sam4l/sysclk.c **** 		osc_enable(OSC_ID_RC1M);
 965:../../../platform/common/services/clock/sam4l/sysclk.c **** 		osc_wait_ready(OSC_ID_RC1M);
 966:../../../platform/common/services/clock/sam4l/sysclk.c **** 		// Set a flash wait state depending on the new cpu frequency.
 967:../../../platform/common/services/clock/sam4l/sysclk.c **** 		flash_set_bus_freq(sysclk_get_cpu_hz(), ps_value, is_fwu_enabled);
 968:../../../platform/common/services/clock/sam4l/sysclk.c **** 		sysclk_set_source(SYSCLK_SRC_RC1M);
 969:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 970:../../../platform/common/services/clock/sam4l/sysclk.c **** 	else {
 971:../../../platform/common/services/clock/sam4l/sysclk.c **** 		Assert(false);
 972:../../../platform/common/services/clock/sam4l/sysclk.c **** 	}
 973:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 974:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Automatically switch to low power mode */
 975:../../../platform/common/services/clock/sam4l/sysclk.c **** 	bpm_configure_power_scaling(BPM, ps_value, BPM_PSCM_CPU_NOT_HALT);
 976:../../../platform/common/services/clock/sam4l/sysclk.c **** 	while ((bpm_get_status(BPM) & BPM_SR_PSOK) == 0);
 4434              	 .loc 10 976 0
 4435 158a 00BF     	 nop
 4436              	.L337:
 4437              	 .loc 10 976 0 is_stmt 0 discriminator 1
 4438 158c 0A48     	 ldr r0,.L339+8
 4439 158e 0E4B     	 ldr r3,.L339+24
 4440 1590 9847     	 blx r3
 4441              	.LVL11:
 4442 1592 0346     	 mov r3,r0
 4443 1594 03F00103 	 and r3,r3,#1
 4444 1598 002B     	 cmp r3,#0
 4445 159a F7D0     	 beq .L337
 977:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 978:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* If the user has specified clock masks, enable only requested clocks */
 979:../../../platform/common/services/clock/sam4l/sysclk.c **** 	irqflags_t const flags = cpu_irq_save();
 4446              	 .loc 10 979 0 is_stmt 1
 4447 159c FEF730FD 	 bl cpu_irq_save
 4448 15a0 F860     	 str r0,[r7,#12]
 980:../../../platform/common/services/clock/sam4l/sysclk.c **** #if defined(CONFIG_SYSCLK_INIT_CPUMASK)
 981:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 982:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_CPUMASK - (uint32_t)PM);
 983:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_CPUMASK = SYSCLK_INIT_MINIMAL_CPUMASK | CONFIG_SYSCLK_INIT_CPUMASK;
 984:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 985:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 986:../../../platform/common/services/clock/sam4l/sysclk.c **** #if defined(CONFIG_SYSCLK_INIT_HSBMASK)
 987:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 988:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_HSBMASK - (uint32_t)PM);
 989:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_HSBMASK = SYSCLK_INIT_MINIMAL_HSBMASK | CONFIG_SYSCLK_INIT_HSBMASK;
 990:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 991:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 992:../../../platform/common/services/clock/sam4l/sysclk.c **** #if defined(CONFIG_SYSCLK_INIT_PBAMASK)
 993:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
 994:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBAMASK - (uint32_t)PM);
 995:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_PBAMASK = SYSCLK_INIT_MINIMAL_PBAMASK | CONFIG_SYSCLK_INIT_PBAMASK;
 996:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
 997:../../../platform/common/services/clock/sam4l/sysclk.c **** 
 998:../../../platform/common/services/clock/sam4l/sysclk.c **** #if defined(CONFIG_SYSCLK_INIT_PBBMASK)
 999:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
1000:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBBMASK - (uint32_t)PM);
1001:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_PBBMASK = SYSCLK_INIT_MINIMAL_PBBMASK | CONFIG_SYSCLK_INIT_PBBMASK;
1002:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
1003:../../../platform/common/services/clock/sam4l/sysclk.c **** 
1004:../../../platform/common/services/clock/sam4l/sysclk.c **** #if defined(CONFIG_SYSCLK_INIT_PBCMASK)
1005:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
1006:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBCMASK - (uint32_t)PM);
1007:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_PBCMASK = SYSCLK_INIT_MINIMAL_PBCMASK | CONFIG_SYSCLK_INIT_PBCMASK;
1008:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
1009:../../../platform/common/services/clock/sam4l/sysclk.c **** 
1010:../../../platform/common/services/clock/sam4l/sysclk.c **** #if defined(CONFIG_SYSCLK_INIT_PBDMASK)
1011:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_UNLOCK = PM_UNLOCK_KEY(0xAAu)
1012:../../../platform/common/services/clock/sam4l/sysclk.c **** 		| PM_UNLOCK_ADDR((uint32_t)&PM->PM_PBDMASK - (uint32_t)PM);
1013:../../../platform/common/services/clock/sam4l/sysclk.c **** 	PM->PM_PBDMASK = SYSCLK_INIT_MINIMAL_PBDMASK | CONFIG_SYSCLK_INIT_PBDMASK;
1014:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
1015:../../../platform/common/services/clock/sam4l/sysclk.c **** 
1016:../../../platform/common/services/clock/sam4l/sysclk.c **** 	cpu_irq_restore(flags);
 4449              	 .loc 10 1016 0
 4450 15a2 F868     	 ldr r0,[r7,#12]
 4451 15a4 FEF757FD 	 bl cpu_irq_restore
1017:../../../platform/common/services/clock/sam4l/sysclk.c **** 
1018:../../../platform/common/services/clock/sam4l/sysclk.c **** #if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
1019:../../../platform/common/services/clock/sam4l/sysclk.c **** 	/* Signal that the internal frequencies are setup */
1020:../../../platform/common/services/clock/sam4l/sysclk.c **** 	sysclk_initialized = true;
1021:../../../platform/common/services/clock/sam4l/sysclk.c **** #endif
1022:../../../platform/common/services/clock/sam4l/sysclk.c **** }
 4452              	 .loc 10 1022 0
 4453 15a8 00BF     	 nop
 4454 15aa 1837     	 adds r7,r7,#24
 4455              	.LCFI224:
 4456              	 .cfi_def_cfa_offset 8
 4457 15ac BD46     	 mov sp,r7
 4458              	.LCFI225:
 4459              	 .cfi_def_cfa_register 13
 4460              	 
 4461 15ae 80BD     	 pop {r7,pc}
 4462              	.L340:
 4463              	 .align 2
 4464              	.L339:
 4465 15b0 00040A40 	 .word 1074398208
 4466 15b4 00000000 	 .word flashcalw_set_flash_waitstate_and_readmode
 4467 15b8 00000F40 	 .word 1074724864
 4468 15bc 00000000 	 .word bpm_power_scaling_cpu
 4469 15c0 80A90300 	 .word 240000
 4470 15c4 00000000 	 .word bpm_power_scaling_cpu_failsafe
 4471 15c8 00000000 	 .word bpm_get_status
 4472              	 .cfi_endproc
 4473              	.LFE195:
 4475              	.Letext0:
 4476              	 .file 12 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 4477              	 .file 13 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 4478              	 .file 14 "../../../platform/sam/utils/cmsis/sam4l/include/sam4lc4b.h"
 4479              	 .file 15 "../../../platform/thirdparty/CMSIS/include/core_cm4.h"
 4480              	 .file 16 "../../../platform/sam/utils/cmsis/sam4l/source/templates/system_sam4l.h"
 4481              	 .file 17 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_bpm.h"
 4482              	 .file 18 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_bscif.h"
 4483              	 .file 19 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_hcache.h"
 4484              	 .file 20 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_pm.h"
 4485              	 .file 21 "../../../platform/sam/utils/cmsis/sam4l/include/component/component_scif.h"
 4486              	 .file 22 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\lock.h"
 4487              	 .file 23 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h"
 4488              	 .file 24 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h"
 4489              	 .file 25 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h"
 4490              	 .file 26 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdlib.h"
 4491              	 .file 27 "../../../platform/sam/utils/compiler.h"
 4492              	 .file 28 "../../../platform/common/services/usb/usb_protocol.h"
 4493              	 .file 29 "../../../platform/common/services/usb/udc/udi.h"
 4494              	 .file 30 "../../../platform/common/services/usb/udc/udc_desc.h"
 4495              	 .file 31 "../../../platform/common/services/usb/udc/udd.h"
 4496              	 .file 32 "../../../platform/common/services/usb/class/cdc/device/udi_cdc.h"
 4497              	 .file 33 "../../../platform/common/utils/stdio/stdio_usb/stdio_usb.h"
 4498              	 .file 34 "../../../platform/sam/drivers/flashcalw/flashcalw.h"
DEFINED SYMBOLS
                            *ABS*:00000000 sysclk.c
    {standard input}:16     .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:19     .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:24     .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:25     .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:27     .text:00000000 $t
    {standard input}:33     .text:00000000 cpu_irq_save
    {standard input}:119    .text:00000034 $d
    {standard input}:123    .text:00000038 $t
    {standard input}:129    .text:00000038 cpu_irq_is_enabled_flags
    {standard input}:177    .text:00000056 cpu_irq_restore
    {standard input}:241    .text:00000080 $d
    {standard input}:245    .text:00000084 $t
    {standard input}:251    .text:00000084 osc_enable
    {standard input}:279    .text:0000009c $d
    {standard input}:286    .text:000000b8 $t
    {standard input}:346    .text:000000e8 $d
    {standard input}:355    .text:00000100 $t
    {standard input}:361    .text:00000100 osc_is_ready
    {standard input}:388    .text:00000118 $d
    {standard input}:395    .text:00000134 $t
    {standard input}:487    .text:000001bc $d
    {standard input}:492    .text:000001c4 $t
    {standard input}:498    .text:000001c4 osc_get_rate
    {standard input}:525    .text:000001dc $d
    {standard input}:532    .text:000001f8 $t
    {standard input}:582    .text:00000224 $d
    {standard input}:590    .text:00000238 $t
    {standard input}:596    .text:00000238 osc_wait_ready
    {standard input}:647    .text:00000260 pll_config_set_option
    {standard input}:700    .text:00000288 pll_config_init
    {standard input}:803    .text:00000314 $d
    {standard input}:808    .text:0000031c $t
    {standard input}:814    .text:0000031c pll_is_locked
    {standard input}:862    .text:00000348 $d
    {standard input}:866    .text:0000034c $t
    {standard input}:872    .text:0000034c pll_enable_source
    {standard input}:935    .text:00000386 pll_enable_config_defaults
    {standard input}:1013   .text:000003e4 $d
    {standard input}:1017   .text:000003e8 $t
    {standard input}:1023   .text:000003e8 genclk_config_defaults
    {standard input}:1070   .text:00000402 genclk_config_set_source
    {standard input}:1125   .text:0000042e genclk_config_set_divider
    {standard input}:1196   .text:00000476 genclk_enable
    {standard input}:1242   .text:000004a0 $d
    {standard input}:1246   .text:000004a4 $t
    {standard input}:1252   .text:000004a4 genclk_disable
    {standard input}:1295   .text:000004c4 $d
    {standard input}:1299   .text:000004c8 $t
    {standard input}:1305   .text:000004c8 genclk_enable_source
    {standard input}:1332   .text:000004e0 $d
    {standard input}:1349   .text:00000524 $t
    {standard input}:1507   .text:00000618 $d
    {standard input}:1511   .text:0000061c $t
    {standard input}:1517   .text:0000061c genclk_enable_config
    {standard input}:1583   .text:0000066c sysclk_get_main_hz
    {standard input}:1614   .text:0000067c $d
    {standard input}:1618   .text:00000680 $t
    {standard input}:1624   .text:00000680 sysclk_get_cpu_hz
    {standard input}:1653   .text:0000068e sysclk_get_pba_hz
    {standard input}:1682   .text:0000069c sysclk_get_pbb_hz
    {standard input}:1711   .text:000006aa sysclk_get_pbc_hz
    {standard input}:1740   .text:000006b8 sysclk_get_pbd_hz
    {standard input}:1769   .text:000006c6 sysclk_enable_hsb_module
    {standard input}:2143   .text:000007c4 sysclk_priv_enable_module
    {standard input}:1810   .text:000006de sysclk_disable_hsb_module
    {standard input}:2225   .text:00000824 sysclk_priv_disable_module
    {standard input}:1851   .text:000006f6 sysclk_enable_pbc_module
    {standard input}:1892   .text:0000070e sysclk_disable_pbc_module
    {standard input}:1933   .text:00000726 sysclk_enable_pbd_module
    {standard input}:1974   .text:0000073e sysclk_disable_pbd_module
    {standard input}:2015   .text:00000756 sysclk_enable_pba_divmask
    {standard input}:2067   .text:00000784 $d
    {standard input}:2072   .text:0000078c $t
    {standard input}:2078   .text:0000078c sysclk_disable_pba_divmask
    {standard input}:2131   .text:000007bc $d
    {standard input}:2136   .text:000007c4 $t
    {standard input}:2213   .text:0000081c $d
    {standard input}:2218   .text:00000824 $t
    {standard input}:2295   .text:0000087c $d
    {standard input}:2300   .text:00000884 $t
    {standard input}:2307   .text:00000884 sysclk_enable_pba_module
    {standard input}:2357   .text:000008b8 $d
    {standard input}:2361   .text:000008bc $t
    {standard input}:2368   .text:000008bc sysclk_disable_pba_module
    {standard input}:2418   .text:000008f0 $d
    {standard input}:2422   .text:000008f4 $t
    {standard input}:2429   .text:000008f4 sysclk_enable_pbb_module
    {standard input}:2479   .text:00000928 $d
    {standard input}:2483   .text:0000092c $t
    {standard input}:2490   .text:0000092c sysclk_disable_pbb_module
    {standard input}:2540   .text:00000960 $d
    {standard input}:2544   .text:00000964 $t
    {standard input}:2551   .text:00000964 sysclk_get_peripheral_bus_hz
    {standard input}:2806   .text:00000b20 $d
    {standard input}:2849   .text:00000bc0 $t
    {standard input}:2856   .text:00000bc0 sysclk_enable_peripheral_clock
    {standard input}:3330   .text:00000ecc $d
    {standard input}:3373   .text:00000f70 $t
    {standard input}:3457   .text:00000fce sysclk_disable_peripheral_clock
    {standard input}:3940   .text:000012d8 $d
    {standard input}:3983   .text:0000137c $t
    {standard input}:4040   .text:000013c4 $d
    {standard input}:4044   .text:000013c8 $t
    {standard input}:4051   .text:000013c8 sysclk_set_prescalers
    {standard input}:4201   .text:000014a0 $d
    {standard input}:4210   .text:000014b8 $t
    {standard input}:4217   .text:000014b8 sysclk_set_source
    {standard input}:4262   .text:000014e4 $d
    {standard input}:4266   .text:000014e8 $t
    {standard input}:4273   .text:000014e8 sysclk_enable_usb
    {standard input}:4311   .text:00001506 sysclk_disable_usb
    {standard input}:4341   .text:00001514 sysclk_init
    {standard input}:4465   .text:000015b0 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
g_interrupt_enabled
osc_priv_enable_osc0
osc_priv_enable_osc32
osc_priv_enable_rc32k
osc_priv_enable_rc80m
osc_priv_enable_rcfast
osc_priv_enable_rc1m
pll_enable
dfll_enable_config_defaults
flashcalw_set_flash_waitstate_and_readmode
bpm_power_scaling_cpu
bpm_power_scaling_cpu_failsafe
bpm_get_status
