# //  ModelSim SE-64 10.7e May 30 2019 Linux 5.4.0-48-generic
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {test_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.test xil_defaultlib.glbl 
# Start time: 11:15:04 on Oct 01,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test(behavioral)#1
# Loading work.glbl(fast)
# Loading work.console_core(fast)#1
# Loading ieee.numeric_std(body)
# Loading work.font
# Loading work.search_car(fast)#1
# ** Warning: (vsim-8683) Uninitialized out port /test/u0/end_of_display has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /test/u0/screen_data_out(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Causality operation skipped due to absence of debug database file
run 1ms
# End time: 11:17:07 on Oct 01,2020, Elapsed time: 0:02:03
# Errors: 0, Warnings: 3
