# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom -work CPU -2002  $DSN/src/control.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\control.vhd
# Compile Entity "control"
# Compile Architecture "rtl" of Entity "control"
# Error: COMP96_0019: control.vhd : (256, 22): Keyword "then" expected.
# Error: COMP96_0019: control.vhd : (258, 5): Keyword "end" expected.
# Error: COMP96_0019: control.vhd : (259, 6): Keyword "case" expected.
# Error: COMP96_0019: control.vhd : (260, 9): Keyword "process" expected.
# Error: COMP96_0019: control.vhd : (261, 4): Keyword "end" expected.
# Error: COMP96_0016: control.vhd : (261, 9): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -work CPU -2002  $DSN/src/control.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\control.vhd
# Compile Entity "control"
# Compile Architecture "rtl" of Entity "control"
# Error: COMP96_0019: control.vhd : (261, 22): Keyword "then" expected.
# Error: COMP96_0019: control.vhd : (263, 5): Keyword "end" expected.
# Error: COMP96_0019: control.vhd : (264, 6): Keyword "case" expected.
# Error: COMP96_0019: control.vhd : (265, 9): Keyword "process" expected.
# Error: COMP96_0019: control.vhd : (266, 4): Keyword "end" expected.
# Error: COMP96_0016: control.vhd : (266, 9): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -work CPU -2002  $DSN/src/control.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\control.vhd
# Compile Entity "control"
# Compile Architecture "rtl" of Entity "control"
# Error: COMP96_0015: control.vhd : (283, 5): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -work CPU -2002  $DSN/src/control.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\control.vhd
# Compile Entity "control"
# Compile Architecture "rtl" of Entity "control"
# Error: COMP96_0078: control.vhd : (131, 20): Unknown identifier "blt2".
# Error: COMP96_0133: control.vhd : (131, 20): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (131, 20): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (131, 20): Assignment target incompatible with right side. Expected type "state".
# Error: COMP96_0232: control.vhd : (128, 11): Improper array length in this context. Expected length is 5.
# Error: COMP96_0078: control.vhd : (240, 9): Unknown identifier "blt2".
# Error: COMP96_0078: control.vhd : (244, 19): Unknown identifier "blt3".
# Error: COMP96_0133: control.vhd : (244, 19): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (244, 19): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (244, 19): Assignment target incompatible with right side. Expected type "state".
# Error: COMP96_0078: control.vhd : (245, 9): Unknown identifier "blt3".
# Error: COMP96_0078: control.vhd : (249, 19): Unknown identifier "blt4".
# Error: COMP96_0133: control.vhd : (249, 19): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (249, 19): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (249, 19): Assignment target incompatible with right side. Expected type "state".
# Error: COMP96_0078: control.vhd : (250, 9): Unknown identifier "blt4".
# Error: COMP96_0078: control.vhd : (255, 19): Unknown identifier "blt4".
# Error: COMP96_0133: control.vhd : (255, 19): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (255, 19): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (255, 19): Assignment target incompatible with right side. Expected type "state".
# Error: COMP96_0078: control.vhd : (256, 9): Unknown identifier "blt5".
# Error: COMP96_0078: control.vhd : (258, 15): Unknown identifier "instReg".
# Error: COMP96_0133: control.vhd : (258, 15): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (258, 15): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (258, 15): Assignment target incompatible with right side. Expected type "STD_LOGIC_VECTOR".
# Error: COMP96_0078: control.vhd : (262, 20): Unknown identifier "blt6".
# Error: COMP96_0133: control.vhd : (262, 20): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (262, 20): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (262, 20): Assignment target incompatible with right side. Expected type "state".
# Error: COMP96_0078: control.vhd : (266, 9): Unknown identifier "blt6".
# Error: COMP96_0078: control.vhd : (270, 19): Unknown identifier "blt7".
# Error: COMP96_0133: control.vhd : (270, 19): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (270, 19): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (270, 19): Assignment target incompatible with right side. Expected type "state".
# Error: COMP96_0078: control.vhd : (271, 9): Unknown identifier "blt7".
# Error: COMP96_0078: control.vhd : (275, 19): Unknown identifier "blt6".
# Error: COMP96_0133: control.vhd : (275, 19): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (275, 19): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (275, 19): Assignment target incompatible with right side. Expected type "state".
# Error: COMP96_0078: control.vhd : (276, 9): Unknown identifier "blt8".
# Error: COMP96_0078: control.vhd : (279, 19): Unknown identifier "blt7".
# Error: COMP96_0133: control.vhd : (279, 19): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (279, 19): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (279, 19): Assignment target incompatible with right side. Expected type "state".
# Error: COMP96_0078: control.vhd : (280, 9): Unknown identifier "blt9".
# Error: COMP96_0078: control.vhd : (287, 20): Unknown identifier "blt9".
# Error: COMP96_0133: control.vhd : (287, 20): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (287, 20): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (287, 20): Assignment target incompatible with right side. Expected type "state".
# Compile failure 49 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -work CPU -2002  $DSN/src/cpu_lib.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\cpu_lib.vhd
# Compile Package "cpu_lib"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -work CPU -2002  $DSN/src/cpu.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -work CPU -2002  $DSN/src/ALU.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\ALU.vhd
# Compile Entity "alu"
# Compile Architecture "rtl" of Entity "alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -work CPU -2002  $DSN/src/comp.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\comp.vhd
# Compile Entity "comp"
# Compile Architecture "rtl" of Entity "comp"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work CPU -2002  $DSN/src/cpu.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -work CPU -2002  $DSN/src/mem.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\mem.vhd
# Compile Entity "mem"
# Compile Architecture "behave" of Entity "mem"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work CPU -2002  $DSN/src/reg.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\reg.vhd
# Compile Entity "reg"
# Compile Architecture "rtl" of Entity "reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work CPU -2002  $DSN/src/regarray.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\regarray.vhd
# Compile Entity "regarray"
# Compile Architecture "rtl" of Entity "regarray"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work CPU -2002  $DSN/src/shift.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\shift.vhd
# Compile Entity "shift"
# Compile Architecture "rtl" of Entity "shift"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work CPU -2002  $DSN/src/top.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\top.vhd
# Compile Entity "top"
# Compile Architecture "behave" of Entity "top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work CPU -2002  $DSN/src/trireg.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\trireg.vhd
# Compile Entity "trireg"
# Compile Architecture "rtl" of Entity "trireg"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work CPU -2002  $DSN/src/control.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\control.vhd
# Compile Entity "control"
# Compile Architecture "rtl" of Entity "control"
# Error: COMP96_0078: control.vhd : (258, 15): Unknown identifier "instReg".
# Error: COMP96_0133: control.vhd : (258, 15): Cannot find object declaration.
# Error: COMP96_0104: control.vhd : (258, 15): Undefined type of expression.
# Error: COMP96_0077: control.vhd : (258, 15): Assignment target incompatible with right side. Expected type "STD_LOGIC_VECTOR".
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -work CPU -2002  $DSN/src/control.vhd
# Compile...
# File: f:\VHDL\CPU\CPU\src\control.vhd
# Compile Entity "control"
# Compile Architecture "rtl" of Entity "control"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Adding file f:\VHDL\CPU\CPU\src\untitled.asdb ... Done
# Adding file f:\VHDL\CPU\CPU\src\untitled.awc ... Done
