$date
	Thu Sep  8 21:03:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! write_en $end
$var wire 1 " sel_data $end
$var wire 1 # alu_op $end
$var wire 2 $ SEL_W [1:0] $end
$var wire 2 % SEL_B [1:0] $end
$var wire 2 & SEL_A [1:0] $end
$var wire 4 ' JMP [3:0] $end
$var wire 4 ( IMM [3:0] $end
$var reg 11 ) INS [10:0] $end
$scope module my_ins_dec $end
$var wire 11 * INS [10:0] $end
$var wire 1 # alu_op $end
$var wire 1 " sel_data $end
$var wire 1 + w0 $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$var wire 1 / w4 $end
$var wire 1 ! write_en $end
$var wire 2 0 SEL_W [1:0] $end
$var wire 2 1 SEL_B [1:0] $end
$var wire 2 2 SEL_A [1:0] $end
$var wire 4 3 JMP [3:0] $end
$var wire 4 4 IMM [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
bx 3
bx 2
bx 1
bx 0
x/
x.
x-
x,
x+
b0 *
b0 )
bx (
bx '
bx &
bx %
bx $
x#
x"
x!
$end
#1
0"
1+
1,
1-
0#
b0 &
b0 2
b0 %
b0 1
b0 $
b0 0
b0 (
b0 4
b0 '
b0 3
#4
1.
1/
#7
1!
b11111111111 )
b11111111111 *
#8
1"
0+
0,
0-
1#
b11 &
b11 2
b11 %
b11 1
b11 $
b11 0
b1111 (
b1111 4
b1111 '
b1111 3
#14
b10101010101 )
b10101010101 *
#15
0"
1+
b1 &
b1 2
b1 %
b1 1
b1 $
b1 0
b101 (
b101 4
b101 '
b101 3
#21
b1010101010 )
b1010101010 *
#22
1"
0+
1,
1-
0#
b10 &
b10 2
b10 %
b10 1
b10 $
b10 0
b1010 (
b1010 4
b1010 '
b1010 3
#28
b10000000000 )
b10000000000 *
#29
0"
1+
0-
b0 &
b0 2
b0 %
b0 1
b0 $
b0 0
b0 (
b0 4
b0 '
b0 3
#32
0/
#35
0!
b1100000000 )
b1100000000 *
#36
1"
0+
0,
1-
1#
#38
1/
#39
0.
#42
