[2025-09-17 17:57:24] START suite=cs trace=cassandra_phase0_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5959134 heartbeat IPC: 1.678 cumulative IPC: 1.678 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 9228810 cumulative IPC: 2.167 (Simulation time: 00 hr 01 min 39 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 9228810 cumulative IPC: 2.167 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 9228811 heartbeat IPC: 3.058 cumulative IPC: 5 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 21011241 heartbeat IPC: 0.8487 cumulative IPC: 0.8487 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 32555606 heartbeat IPC: 0.8662 cumulative IPC: 0.8574 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 45016762 heartbeat IPC: 0.8025 cumulative IPC: 0.8383 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 58072715 heartbeat IPC: 0.7659 cumulative IPC: 0.8189 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 70765535 heartbeat IPC: 0.7878 cumulative IPC: 0.8125 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 83436650 heartbeat IPC: 0.7892 cumulative IPC: 0.8085 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 96227843 heartbeat IPC: 0.7818 cumulative IPC: 0.8046 (Simulation time: 00 hr 10 min 35 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 109675839 heartbeat IPC: 0.7436 cumulative IPC: 0.7964 (Simulation time: 00 hr 12 min 02 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 122711689 heartbeat IPC: 0.7671 cumulative IPC: 0.7931 (Simulation time: 00 hr 13 min 23 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 126225670 cumulative IPC: 0.7922 (Simulation time: 00 hr 14 min 47 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 126225670 cumulative IPC: 0.7922 (Simulation time: 00 hr 14 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7922 instructions: 100000004 cycles: 126225670
CPU 0 Branch Prediction Accuracy: 99.31% MPKI: 0.01988 Average ROB Occupancy at Mispredict: 2.733e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00347
BRANCH_INDIRECT: 0.01526
BRANCH_CONDITIONAL: 0.00115
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7529691
LQ_STALL: 334236
SQ_STALL: 336400


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.1469
REPLAY_LOAD: 88.983154
NON_REPLAY_LOAD: 32.79527

== Total ==
ADDR_TRANS: 2398639
REPLAY_LOAD: 3576589
NON_REPLAY_LOAD: 1554463

== Counts ==
ADDR_TRANS: 14793
REPLAY_LOAD: 40194
NON_REPLAY_LOAD: 47399

cpu0->cpu0_STLB TOTAL        ACCESS:     655095 HIT:     423375 MISS:     231720 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     655095 HIT:     423375 MISS:     231720 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 227.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2275213 HIT:     883086 MISS:    1392127 MSHR_MERGE:     117919
cpu0->cpu0_L2C LOAD         ACCESS:     924298 HIT:     301383 MISS:     622915 MSHR_MERGE:      24206
cpu0->cpu0_L2C RFO          ACCESS:      94042 HIT:      36677 MISS:      57365 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:     556214 HIT:     235032 MISS:     321182 MSHR_MERGE:      93710
cpu0->cpu0_L2C WRITE        ACCESS:     251103 HIT:     250840 MISS:        263 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     449556 HIT:      59154 MISS:     390402 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     407717 ISSUED:     407715 USEFUL:     136527 USELESS:       5968
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2949969 HIT:    2600443 MISS:     349526 MSHR_MERGE:     114364
cpu0->cpu0_L1I LOAD         ACCESS:    2949969 HIT:    2600443 MISS:     349526 MSHR_MERGE:     114364
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 59.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14152775 HIT:   12193978 MISS:    1958797 MSHR_MERGE:     577406
cpu0->cpu0_L1D LOAD         ACCESS:    9365921 HIT:    8481183 MISS:     884738 MSHR_MERGE:     195600
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     687176 HIT:     468721 MISS:     218455 MSHR_MERGE:      69805
cpu0->cpu0_L1D WRITE        ACCESS:    3568444 HIT:    3188259 MISS:     380185 MSHR_MERGE:     286138
cpu0->cpu0_L1D TRANSLATION  ACCESS:     531234 HIT:      55815 MISS:     475419 MSHR_MERGE:      25863
cpu0->cpu0_L1D PREFETCH REQUESTED:     875633 ISSUED:     687176 USEFUL:     121822 USELESS:       5928
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 85.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2389584 HIT:    2299600 MISS:      89984 MSHR_MERGE:      49452
cpu0->cpu0_ITLB LOAD         ACCESS:    2389584 HIT:    2299600 MISS:      89984 MSHR_MERGE:      49452
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 76.51 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12712798 HIT:   11972339 MISS:     740459 MSHR_MERGE:     125896
cpu0->cpu0_DTLB LOAD         ACCESS:   12712798 HIT:   11972339 MISS:     740459 MSHR_MERGE:     125896
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 85.02 cycles
cpu0->LLC TOTAL        ACCESS:    1475706 HIT:     391981 MISS:    1083725 MSHR_MERGE:       6187
cpu0->LLC LOAD         ACCESS:     598709 HIT:     113099 MISS:     485610 MSHR_MERGE:        335
cpu0->LLC RFO          ACCESS:      57362 HIT:      15097 MISS:      42265 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     227471 HIT:       3320 MISS:     224151 MSHR_MERGE:       5852
cpu0->LLC WRITE        ACCESS:     201762 HIT:     201190 MISS:        572 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     390402 HIT:      59275 MISS:     331127 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30606
  ROW_BUFFER_MISS:    1046306
  AVG DBUS CONGESTED CYCLE: 7.381
Channel 0 WQ ROW_BUFFER_HIT:      62956
  ROW_BUFFER_MISS:     118980
  FULL:          0
Channel 0 REFRESHES ISSUED:      10518

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       214826        58481        24730        83920
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1300        10197         7422        96701
  STLB miss resolved @ L2C                0         1547         7553        11754        84873
  STLB miss resolved @ LLC                0          927        11287        19197        43951
  STLB miss resolved @ MEM                0         1567        23675        23441       304370

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              14577         1088        22701         8995         8546
---------------------------------------------------------------
  STLB miss resolved @ L1D              155           68          447         2277         2526
  STLB miss resolved @ L2C              266           75          589         1455         1147
  STLB miss resolved @ LLC              550          107          931         7122         2898
  STLB miss resolved @ MEM              337          111          894         6421        12833
[2025-09-17 18:12:12] END   suite=cs trace=cassandra_phase0_core0 (rc=0)
