{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 01:10:37 2024 " "Info: Processing started: Sun Aug 11 01:10:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Filter_1 -c Filter_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] register mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 267.31 MHz 3.741 ns Internal " "Info: Clock \"clk\" has Internal fmax of 267.31 MHz between source register \"mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]\" and destination register \"mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]\" (period= 3.741 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.527 ns + Longest register register " "Info: + Longest register to register delay is 3.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 1 REG LCFF_X27_Y9_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.150 ns) 1.432 ns mac:inst7\|ANDW:inst4\|output\[7\] 2 COMB LCCOMB_X20_Y13_N18 2 " "Info: 2: + IC(1.282 ns) + CELL(0.150 ns) = 1.432 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 2; COMB Node = 'mac:inst7\|ANDW:inst4\|output\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] mac:inst7|ANDW:inst4|output[7] } "NODE_NAME" } } { "andw.vhd" "" { Text "C:/workspace/еще фильтр тест/Filter_1/andw.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.393 ns) 3.033 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26 3 COMB LCCOMB_X27_Y9_N20 1 " "Info: 3: + IC(1.208 ns) + CELL(0.393 ns) = 3.033 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { mac:inst7|ANDW:inst4|output[7] mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.443 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27 4 COMB LCCOMB_X27_Y9_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 3.443 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.527 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 5 REG LCFF_X27_Y9_N23 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.527 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.037 ns ( 29.40 % ) " "Info: Total cell delay = 1.037 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.490 ns ( 70.60 % ) " "Info: Total interconnect delay = 2.490 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] mac:inst7|ANDW:inst4|output[7] mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.527 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} mac:inst7|ANDW:inst4|output[7] {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 1.282ns 1.208ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.371 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 3 REG LCFF_X27_Y9_N23 3 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.371 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 3 REG LCFF_X27_Y9_N23 3 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] mac:inst7|ANDW:inst4|output[7] mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.527 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} mac:inst7|ANDW:inst4|output[7] {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 1.282ns 1.208ns 0.000ns 0.000ns } { 0.000ns 0.150ns 0.393ns 0.410ns 0.084ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] add_sub clk 6.646 ns register " "Info: tsu for register \"mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]\" (data pin = \"add_sub\", clock pin = \"clk\") is 6.646 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.053 ns + Longest pin register " "Info: + Longest pin to register delay is 9.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns add_sub 1 PIN PIN_122 10 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_122; Fanout = 10; PIN Node = 'add_sub'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_sub } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1080 1248 320 "add_sub" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.792 ns) + CELL(0.420 ns) 7.062 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|_~6 2 COMB LCCOMB_X26_Y9_N18 2 " "Info: 2: + IC(5.792 ns) + CELL(0.420 ns) = 7.062 ns; Loc. = LCCOMB_X26_Y9_N18; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|_~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.414 ns) 8.116 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[2\]~16 3 COMB LCCOMB_X27_Y9_N10 2 " "Info: 3: + IC(0.640 ns) + CELL(0.414 ns) = 8.116 ns; Loc. = LCCOMB_X27_Y9_N10; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[2\]~16'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.187 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]~18 4 COMB LCCOMB_X27_Y9_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.187 ns; Loc. = LCCOMB_X27_Y9_N12; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]~18'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.346 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[4\]~20 5 COMB LCCOMB_X27_Y9_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 8.346 ns; Loc. = LCCOMB_X27_Y9_N14; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[4\]~20'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.417 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[5\]~22 6 COMB LCCOMB_X27_Y9_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.417 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[5\]~22'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.488 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[6\]~24 7 COMB LCCOMB_X27_Y9_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.488 ns; Loc. = LCCOMB_X27_Y9_N18; Fanout = 2; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[6\]~24'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.559 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26 8 COMB LCCOMB_X27_Y9_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.559 ns; Loc. = LCCOMB_X27_Y9_N20; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[7\]~26'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.969 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27 9 COMB LCCOMB_X27_Y9_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.969 ns; Loc. = LCCOMB_X27_Y9_N22; Fanout = 1; COMB Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.053 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 10 REG LCFF_X27_Y9_N23 3 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 9.053 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 28.95 % ) " "Info: Total cell delay = 2.621 ns ( 28.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.432 ns ( 71.05 % ) " "Info: Total interconnect delay = 6.432 ns ( 71.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { add_sub {} add_sub~combout {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 5.792ns 0.640ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.371 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\] 3 REG LCFF_X27_Y9_N23 3 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N23; Fanout = 3; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[8\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { add_sub mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.053 ns" { add_sub {} add_sub~combout {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|_~6 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[2]~16 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3]~18 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[4]~20 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[5]~22 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[6]~24 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[7]~26 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8]~27 {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 5.792ns 0.640ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[8] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[11\] mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\] 7.834 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[11\]\" through register \"mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]\" is 7.834 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.371 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.537 ns) 2.371 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\] 3 REG LCFF_X27_Y9_N13 2 " "Info: 3: + IC(0.723 ns) + CELL(0.537 ns) = 2.371 ns; Loc. = LCFF_X27_Y9_N13; Fanout = 2; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.36 % ) " "Info: Total cell delay = 1.526 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.845 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.213 ns + Longest register pin " "Info: + Longest register to pin delay is 5.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\] 1 REG LCFF_X27_Y9_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N13; Fanout = 2; REG Node = 'mac:inst7\|lpm_add_sub:inst\|add_sub_tth:auto_generated\|pipeline_dffe\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "db/add_sub_tth.tdf" "" { Text "C:/workspace/еще фильтр тест/Filter_1/db/add_sub_tth.tdf" 31 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(2.798 ns) 5.213 ns out\[11\] 2 PIN PIN_135 0 " "Info: 2: + IC(2.415 ns) + CELL(2.798 ns) = 5.213 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'out\[11\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] out[11] } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 304 1472 1648 320 "out\[W+N-1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 53.67 % ) " "Info: Total cell delay = 2.798 ns ( 53.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.415 ns ( 46.33 % ) " "Info: Total interconnect delay = 2.415 ns ( 46.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] out[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] {} out[11] {} } { 0.000ns 2.415ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.371 ns" { clk clk~clkctrl mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.371 ns" { clk {} clk~combout {} clk~clkctrl {} mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] {} } { 0.000ns 0.000ns 0.122ns 0.723ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] out[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.213 ns" { mac:inst7|lpm_add_sub:inst|add_sub_tth:auto_generated|pipeline_dffe[3] {} out[11] {} } { 0.000ns 2.415ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg:inst4\|dffs\[3\] input_data\[3\] clk -3.327 ns register " "Info: th for register \"lpm_shiftreg:inst4\|dffs\[3\]\" (data pin = \"input_data\[3\]\", clock pin = \"clk\") is -3.327 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.366 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 106 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 106; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 272 288 456 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.537 ns) 2.366 ns lpm_shiftreg:inst4\|dffs\[3\] 3 REG LCFF_X15_Y13_N23 1 " "Info: 3: + IC(0.718 ns) + CELL(0.537 ns) = 2.366 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 1; REG Node = 'lpm_shiftreg:inst4\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.50 % ) " "Info: Total cell delay = 1.526 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.840 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.840 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { clk clk~clkctrl lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.366 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg:inst4|dffs[3] {} } { 0.000ns 0.000ns 0.122ns 0.718ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.959 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns input_data\[3\] 1 PIN PIN_126 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_126; Fanout = 1; PIN Node = 'input_data\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_data[3] } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 152 0 176 168 "input_data\[n-1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.764 ns) + CELL(0.271 ns) 5.875 ns lpm_shiftreg:inst4\|_~3 2 COMB LCCOMB_X15_Y13_N22 1 " "Info: 2: + IC(4.764 ns) + CELL(0.271 ns) = 5.875 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 1; COMB Node = 'lpm_shiftreg:inst4\|_~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { input_data[3] lpm_shiftreg:inst4|_~3 } "NODE_NAME" } } { "Filter_1.bdf" "" { Schematic "C:/workspace/еще фильтр тест/Filter_1/Filter_1.bdf" { { 72 496 632 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.959 ns lpm_shiftreg:inst4\|dffs\[3\] 3 REG LCFF_X15_Y13_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.959 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 1; REG Node = 'lpm_shiftreg:inst4\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_shiftreg:inst4|_~3 lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.195 ns ( 20.05 % ) " "Info: Total cell delay = 1.195 ns ( 20.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 79.95 % ) " "Info: Total interconnect delay = 4.764 ns ( 79.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { input_data[3] lpm_shiftreg:inst4|_~3 lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { input_data[3] {} input_data[3]~combout {} lpm_shiftreg:inst4|_~3 {} lpm_shiftreg:inst4|dffs[3] {} } { 0.000ns 0.000ns 4.764ns 0.000ns } { 0.000ns 0.840ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { clk clk~clkctrl lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.366 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg:inst4|dffs[3] {} } { 0.000ns 0.000ns 0.122ns 0.718ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { input_data[3] lpm_shiftreg:inst4|_~3 lpm_shiftreg:inst4|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { input_data[3] {} input_data[3]~combout {} lpm_shiftreg:inst4|_~3 {} lpm_shiftreg:inst4|dffs[3] {} } { 0.000ns 0.000ns 4.764ns 0.000ns } { 0.000ns 0.840ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 01:10:37 2024 " "Info: Processing ended: Sun Aug 11 01:10:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
