// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Fri Aug 13 09:19:40 2021
// Host        : lbo-MS-7A70 running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_DataMoverUnit_s2mm_3_0_0_sim_netlist.v
// Design      : design_1_DataMoverUnit_s2mm_3_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_MM_VIDEO_OUT_ADDR_WIDTH = "32" *) (* C_M_AXI_MM_VIDEO_OUT_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_MM_VIDEO_OUT_AWUSER_WIDTH = "1" *) (* C_M_AXI_MM_VIDEO_OUT_BUSER_WIDTH = "1" *) (* C_M_AXI_MM_VIDEO_OUT_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_MM_VIDEO_OUT_DATA_WIDTH = "32" *) (* C_M_AXI_MM_VIDEO_OUT_ID_WIDTH = "1" *) (* C_M_AXI_MM_VIDEO_OUT_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_MM_VIDEO_OUT_RUSER_WIDTH = "1" *) (* C_M_AXI_MM_VIDEO_OUT_USER_VALUE = "0" *) (* C_M_AXI_MM_VIDEO_OUT_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_MM_VIDEO_OUT_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "3'b001" *) 
(* ap_ST_fsm_state2 = "3'b010" *) (* ap_ST_fsm_state3 = "3'b100" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    m_axi_MM_video_out_AWVALID,
    m_axi_MM_video_out_AWREADY,
    m_axi_MM_video_out_AWADDR,
    m_axi_MM_video_out_AWID,
    m_axi_MM_video_out_AWLEN,
    m_axi_MM_video_out_AWSIZE,
    m_axi_MM_video_out_AWBURST,
    m_axi_MM_video_out_AWLOCK,
    m_axi_MM_video_out_AWCACHE,
    m_axi_MM_video_out_AWPROT,
    m_axi_MM_video_out_AWQOS,
    m_axi_MM_video_out_AWREGION,
    m_axi_MM_video_out_AWUSER,
    m_axi_MM_video_out_WVALID,
    m_axi_MM_video_out_WREADY,
    m_axi_MM_video_out_WDATA,
    m_axi_MM_video_out_WSTRB,
    m_axi_MM_video_out_WLAST,
    m_axi_MM_video_out_WID,
    m_axi_MM_video_out_WUSER,
    m_axi_MM_video_out_ARVALID,
    m_axi_MM_video_out_ARREADY,
    m_axi_MM_video_out_ARADDR,
    m_axi_MM_video_out_ARID,
    m_axi_MM_video_out_ARLEN,
    m_axi_MM_video_out_ARSIZE,
    m_axi_MM_video_out_ARBURST,
    m_axi_MM_video_out_ARLOCK,
    m_axi_MM_video_out_ARCACHE,
    m_axi_MM_video_out_ARPROT,
    m_axi_MM_video_out_ARQOS,
    m_axi_MM_video_out_ARREGION,
    m_axi_MM_video_out_ARUSER,
    m_axi_MM_video_out_RVALID,
    m_axi_MM_video_out_RREADY,
    m_axi_MM_video_out_RDATA,
    m_axi_MM_video_out_RLAST,
    m_axi_MM_video_out_RID,
    m_axi_MM_video_out_RUSER,
    m_axi_MM_video_out_RRESP,
    m_axi_MM_video_out_BVALID,
    m_axi_MM_video_out_BREADY,
    m_axi_MM_video_out_BRESP,
    m_axi_MM_video_out_BID,
    m_axi_MM_video_out_BUSER,
    STR_video_in_TDATA,
    STR_video_in_TVALID,
    STR_video_in_TREADY,
    STR_video_in_TKEEP,
    STR_video_in_TSTRB,
    STR_video_in_TUSER,
    STR_video_in_TLAST,
    MM_video_out_offset,
    image_w,
    image_h,
    invert_X,
    invert_Y,
    s2mm_line_buffer_size);
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output m_axi_MM_video_out_AWVALID;
  input m_axi_MM_video_out_AWREADY;
  output [31:0]m_axi_MM_video_out_AWADDR;
  output [0:0]m_axi_MM_video_out_AWID;
  output [7:0]m_axi_MM_video_out_AWLEN;
  output [2:0]m_axi_MM_video_out_AWSIZE;
  output [1:0]m_axi_MM_video_out_AWBURST;
  output [1:0]m_axi_MM_video_out_AWLOCK;
  output [3:0]m_axi_MM_video_out_AWCACHE;
  output [2:0]m_axi_MM_video_out_AWPROT;
  output [3:0]m_axi_MM_video_out_AWQOS;
  output [3:0]m_axi_MM_video_out_AWREGION;
  output [0:0]m_axi_MM_video_out_AWUSER;
  output m_axi_MM_video_out_WVALID;
  input m_axi_MM_video_out_WREADY;
  output [31:0]m_axi_MM_video_out_WDATA;
  output [3:0]m_axi_MM_video_out_WSTRB;
  output m_axi_MM_video_out_WLAST;
  output [0:0]m_axi_MM_video_out_WID;
  output [0:0]m_axi_MM_video_out_WUSER;
  output m_axi_MM_video_out_ARVALID;
  input m_axi_MM_video_out_ARREADY;
  output [31:0]m_axi_MM_video_out_ARADDR;
  output [0:0]m_axi_MM_video_out_ARID;
  output [7:0]m_axi_MM_video_out_ARLEN;
  output [2:0]m_axi_MM_video_out_ARSIZE;
  output [1:0]m_axi_MM_video_out_ARBURST;
  output [1:0]m_axi_MM_video_out_ARLOCK;
  output [3:0]m_axi_MM_video_out_ARCACHE;
  output [2:0]m_axi_MM_video_out_ARPROT;
  output [3:0]m_axi_MM_video_out_ARQOS;
  output [3:0]m_axi_MM_video_out_ARREGION;
  output [0:0]m_axi_MM_video_out_ARUSER;
  input m_axi_MM_video_out_RVALID;
  output m_axi_MM_video_out_RREADY;
  input [31:0]m_axi_MM_video_out_RDATA;
  input m_axi_MM_video_out_RLAST;
  input [0:0]m_axi_MM_video_out_RID;
  input [0:0]m_axi_MM_video_out_RUSER;
  input [1:0]m_axi_MM_video_out_RRESP;
  input m_axi_MM_video_out_BVALID;
  output m_axi_MM_video_out_BREADY;
  input [1:0]m_axi_MM_video_out_BRESP;
  input [0:0]m_axi_MM_video_out_BID;
  input [0:0]m_axi_MM_video_out_BUSER;
  input [7:0]STR_video_in_TDATA;
  input STR_video_in_TVALID;
  output STR_video_in_TREADY;
  input [0:0]STR_video_in_TKEEP;
  input [0:0]STR_video_in_TSTRB;
  input [0:0]STR_video_in_TUSER;
  input [0:0]STR_video_in_TLAST;
  input [31:0]MM_video_out_offset;
  input [31:0]image_w;
  input [31:0]image_h;
  input [0:0]invert_X;
  input [0:0]invert_Y;
  output [15:0]s2mm_line_buffer_size;

  wire \<const0> ;
  wire B_V_data_1_sel;
  wire MM_video_out_AWREADY;
  wire MM_video_out_BVALID;
  wire MM_video_out_WREADY;
  wire MM_video_out_WVALID;
  wire MM_video_out_m_axi_U_n_9;
  wire [31:0]MM_video_out_offset;
  wire [7:0]STR_video_in_TDATA;
  wire STR_video_in_TREADY;
  wire STR_video_in_TVALID;
  wire STR_video_in_TVALID_int_regslice;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_n_0;
  wire \bus_write/fifo_resp_to_user/pop0 ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire \dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state11 ;
  wire \dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state12 ;
  wire \dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state3 ;
  wire \dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_NS_fsm124_out ;
  wire \dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_NS_fsm125_out ;
  wire \dataflow_in_loop_S2M_U0/FillLocalBuffer7_U0/ap_CS_fsm_state2 ;
  wire \dataflow_in_loop_S2M_U0/FillLocalBuffer7_U0/icmp_ln30_fu_222_p2 ;
  wire \dataflow_in_loop_S2M_U0/S2M_FormatLocalBuffer_U0_ap_start ;
  wire [7:0]\dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/buf_d0[0]_0 ;
  wire [7:0]\dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/buf_d0[1]_1 ;
  wire \dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/tptr ;
  wire grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  wire [29:0]grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWADDR;
  wire [30:0]grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN;
  wire [31:0]grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WDATA;
  wire grp_DataMover_s2mm_32bits_fu_114_n_169;
  wire grp_DataMover_s2mm_32bits_fu_114_n_170;
  wire grp_DataMover_s2mm_32bits_fu_114_n_66;
  wire grp_DataMover_s2mm_32bits_fu_114_n_67;
  wire [31:0]image_h;
  wire [31:0]image_w;
  wire [0:0]invert_X;
  wire [0:0]invert_Y;
  wire [31:2]\^m_axi_MM_video_out_AWADDR ;
  wire [5:0]\^m_axi_MM_video_out_AWLEN ;
  wire m_axi_MM_video_out_AWREADY;
  wire m_axi_MM_video_out_AWVALID;
  wire m_axi_MM_video_out_BREADY;
  wire m_axi_MM_video_out_BVALID;
  wire m_axi_MM_video_out_RREADY;
  wire m_axi_MM_video_out_RVALID;
  wire [31:0]m_axi_MM_video_out_WDATA;
  wire m_axi_MM_video_out_WLAST;
  wire m_axi_MM_video_out_WREADY;
  wire [3:0]m_axi_MM_video_out_WSTRB;
  wire m_axi_MM_video_out_WVALID;
  wire [29:0]trunc_ln332_2_reg_440;
  wire [29:0]trunc_ln332_3_reg_435;

  assign ap_done = ap_ready;
  assign m_axi_MM_video_out_ARADDR[31] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[30] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[29] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[28] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[27] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[26] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[25] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[24] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[23] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[22] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[21] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[20] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[19] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[18] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[17] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[16] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[15] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[14] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[13] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[12] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[11] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[10] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[9] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[8] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[7] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[6] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[5] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[4] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[3] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[2] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[1] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[0] = \<const0> ;
  assign m_axi_MM_video_out_ARBURST[1] = \<const0> ;
  assign m_axi_MM_video_out_ARBURST[0] = \<const0> ;
  assign m_axi_MM_video_out_ARCACHE[3] = \<const0> ;
  assign m_axi_MM_video_out_ARCACHE[2] = \<const0> ;
  assign m_axi_MM_video_out_ARCACHE[1] = \<const0> ;
  assign m_axi_MM_video_out_ARCACHE[0] = \<const0> ;
  assign m_axi_MM_video_out_ARID[0] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[7] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[6] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[5] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[4] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[3] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[2] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[1] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[0] = \<const0> ;
  assign m_axi_MM_video_out_ARLOCK[1] = \<const0> ;
  assign m_axi_MM_video_out_ARLOCK[0] = \<const0> ;
  assign m_axi_MM_video_out_ARPROT[2] = \<const0> ;
  assign m_axi_MM_video_out_ARPROT[1] = \<const0> ;
  assign m_axi_MM_video_out_ARPROT[0] = \<const0> ;
  assign m_axi_MM_video_out_ARQOS[3] = \<const0> ;
  assign m_axi_MM_video_out_ARQOS[2] = \<const0> ;
  assign m_axi_MM_video_out_ARQOS[1] = \<const0> ;
  assign m_axi_MM_video_out_ARQOS[0] = \<const0> ;
  assign m_axi_MM_video_out_ARREGION[3] = \<const0> ;
  assign m_axi_MM_video_out_ARREGION[2] = \<const0> ;
  assign m_axi_MM_video_out_ARREGION[1] = \<const0> ;
  assign m_axi_MM_video_out_ARREGION[0] = \<const0> ;
  assign m_axi_MM_video_out_ARSIZE[2] = \<const0> ;
  assign m_axi_MM_video_out_ARSIZE[1] = \<const0> ;
  assign m_axi_MM_video_out_ARSIZE[0] = \<const0> ;
  assign m_axi_MM_video_out_ARUSER[0] = \<const0> ;
  assign m_axi_MM_video_out_ARVALID = \<const0> ;
  assign m_axi_MM_video_out_AWADDR[31:2] = \^m_axi_MM_video_out_AWADDR [31:2];
  assign m_axi_MM_video_out_AWADDR[1] = \<const0> ;
  assign m_axi_MM_video_out_AWADDR[0] = \<const0> ;
  assign m_axi_MM_video_out_AWBURST[1] = \<const0> ;
  assign m_axi_MM_video_out_AWBURST[0] = \<const0> ;
  assign m_axi_MM_video_out_AWCACHE[3] = \<const0> ;
  assign m_axi_MM_video_out_AWCACHE[2] = \<const0> ;
  assign m_axi_MM_video_out_AWCACHE[1] = \<const0> ;
  assign m_axi_MM_video_out_AWCACHE[0] = \<const0> ;
  assign m_axi_MM_video_out_AWID[0] = \<const0> ;
  assign m_axi_MM_video_out_AWLEN[7] = \<const0> ;
  assign m_axi_MM_video_out_AWLEN[6] = \<const0> ;
  assign m_axi_MM_video_out_AWLEN[5:0] = \^m_axi_MM_video_out_AWLEN [5:0];
  assign m_axi_MM_video_out_AWLOCK[1] = \<const0> ;
  assign m_axi_MM_video_out_AWLOCK[0] = \<const0> ;
  assign m_axi_MM_video_out_AWPROT[2] = \<const0> ;
  assign m_axi_MM_video_out_AWPROT[1] = \<const0> ;
  assign m_axi_MM_video_out_AWPROT[0] = \<const0> ;
  assign m_axi_MM_video_out_AWQOS[3] = \<const0> ;
  assign m_axi_MM_video_out_AWQOS[2] = \<const0> ;
  assign m_axi_MM_video_out_AWQOS[1] = \<const0> ;
  assign m_axi_MM_video_out_AWQOS[0] = \<const0> ;
  assign m_axi_MM_video_out_AWREGION[3] = \<const0> ;
  assign m_axi_MM_video_out_AWREGION[2] = \<const0> ;
  assign m_axi_MM_video_out_AWREGION[1] = \<const0> ;
  assign m_axi_MM_video_out_AWREGION[0] = \<const0> ;
  assign m_axi_MM_video_out_AWSIZE[2] = \<const0> ;
  assign m_axi_MM_video_out_AWSIZE[1] = \<const0> ;
  assign m_axi_MM_video_out_AWSIZE[0] = \<const0> ;
  assign m_axi_MM_video_out_AWUSER[0] = \<const0> ;
  assign m_axi_MM_video_out_WID[0] = \<const0> ;
  assign m_axi_MM_video_out_WUSER[0] = \<const0> ;
  assign s2mm_line_buffer_size[15] = \<const0> ;
  assign s2mm_line_buffer_size[14] = \<const0> ;
  assign s2mm_line_buffer_size[13] = \<const0> ;
  assign s2mm_line_buffer_size[12] = \<const0> ;
  assign s2mm_line_buffer_size[11] = \<const0> ;
  assign s2mm_line_buffer_size[10] = \<const0> ;
  assign s2mm_line_buffer_size[9] = \<const0> ;
  assign s2mm_line_buffer_size[8] = \<const0> ;
  assign s2mm_line_buffer_size[7] = \<const0> ;
  assign s2mm_line_buffer_size[6] = \<const0> ;
  assign s2mm_line_buffer_size[5] = \<const0> ;
  assign s2mm_line_buffer_size[4] = \<const0> ;
  assign s2mm_line_buffer_size[3] = \<const0> ;
  assign s2mm_line_buffer_size[2] = \<const0> ;
  assign s2mm_line_buffer_size[1] = \<const0> ;
  assign s2mm_line_buffer_size[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi MM_video_out_m_axi_U
       (.D(grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WDATA),
        .MM_video_out_AWREADY(MM_video_out_AWREADY),
        .MM_video_out_BVALID(MM_video_out_BVALID),
        .MM_video_out_WREADY(MM_video_out_WREADY),
        .MM_video_out_WVALID(MM_video_out_WVALID),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (MM_video_out_m_axi_U_n_9),
        .ap_NS_fsm124_out(\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_NS_fsm124_out ),
        .ap_NS_fsm125_out(\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_NS_fsm125_out ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.awlen_buf_reg[5] (\^m_axi_MM_video_out_AWLEN ),
        .\data_p1_reg[29] (trunc_ln332_2_reg_440),
        .\data_p1_reg[29]_0 (trunc_ln332_3_reg_435),
        .\data_p2_reg[29] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWADDR),
        .full_n_reg(m_axi_MM_video_out_BREADY),
        .full_n_reg_0(m_axi_MM_video_out_RREADY),
        .grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN(grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN),
        .load_p2(\bus_write/rs_wreq/load_p2 ),
        .m_axi_MM_video_out_AWADDR(\^m_axi_MM_video_out_AWADDR ),
        .m_axi_MM_video_out_AWREADY(m_axi_MM_video_out_AWREADY),
        .m_axi_MM_video_out_AWVALID(m_axi_MM_video_out_AWVALID),
        .m_axi_MM_video_out_BVALID(m_axi_MM_video_out_BVALID),
        .m_axi_MM_video_out_RVALID(m_axi_MM_video_out_RVALID),
        .m_axi_MM_video_out_WDATA(m_axi_MM_video_out_WDATA),
        .m_axi_MM_video_out_WLAST(m_axi_MM_video_out_WLAST),
        .m_axi_MM_video_out_WREADY(m_axi_MM_video_out_WREADY),
        .m_axi_MM_video_out_WSTRB(m_axi_MM_video_out_WSTRB),
        .m_axi_MM_video_out_WVALID(m_axi_MM_video_out_WVALID),
        .\phi_ln332_reg_182_reg[29] ({\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state12 ,\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state11 ,\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state3 }),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_start),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DataMover_s2mm_32bits_fu_114_n_66),
        .Q(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DataMover_s2mm_32bits_fu_114_n_67),
        .Q(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_DataMover_s2mm_32bits grp_DataMover_s2mm_32bits_fu_114
       (.B_V_data_1_sel(B_V_data_1_sel),
        .CO(\dataflow_in_loop_S2M_U0/FillLocalBuffer7_U0/icmp_ln30_fu_222_p2 ),
        .D(grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_WDATA),
        .DIADI(\dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/buf_d0[0]_0 ),
        .MM_video_out_AWREADY(MM_video_out_AWREADY),
        .MM_video_out_BVALID(MM_video_out_BVALID),
        .MM_video_out_WREADY(MM_video_out_WREADY),
        .MM_video_out_WVALID(MM_video_out_WVALID),
        .MM_video_out_offset(MM_video_out_offset[31:1]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .S2M_FormatLocalBuffer_U0_ap_start(\dataflow_in_loop_S2M_U0/S2M_FormatLocalBuffer_U0_ap_start ),
        .SR(ap_rst_n_inv),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .\ap_CS_fsm_reg[1] ({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[1]_0 (\dataflow_in_loop_S2M_U0/FillLocalBuffer7_U0/ap_CS_fsm_state2 ),
        .\ap_CS_fsm_reg[1]_1 (grp_DataMover_s2mm_32bits_fu_114_n_169),
        .\ap_CS_fsm_reg[1]_2 (grp_DataMover_s2mm_32bits_fu_114_n_170),
        .\ap_CS_fsm_reg[9] ({\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state12 ,\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state11 ,\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_CS_fsm_state3 }),
        .ap_NS_fsm124_out(\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_NS_fsm124_out ),
        .ap_NS_fsm125_out(\dataflow_in_loop_S2M_U0/DMAWriteMM_U0/ap_NS_fsm125_out ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_DataMover_s2mm_32bits_fu_114_n_66),
        .ap_start(ap_start),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg(ap_ready),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_n_0),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg(grp_DataMover_s2mm_32bits_fu_114_n_67),
        .grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY(grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY),
        .grp_DataMover_s2mm_32bits_fu_114_ap_start_reg(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN(grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN),
        .image_h(image_h),
        .image_w(image_w),
        .invert_X(invert_X),
        .invert_Y(invert_Y),
        .load_p2(\bus_write/rs_wreq/load_p2 ),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .ram_reg(\dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/buf_d0[1]_1 ),
        .tptr(\dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/tptr ),
        .\trunc_ln332_2_reg_440_reg[29] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWADDR),
        .\trunc_ln332_2_reg_440_reg[29]_0 (trunc_ln332_2_reg_440),
        .\trunc_ln332_3_reg_435_reg[29] (trunc_ln332_3_reg_435),
        .\waddr_reg[0] (MM_video_out_m_axi_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DataMover_s2mm_32bits_fu_114_n_169),
        .Q(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_regslice_both regslice_both_STR_video_in_V_data_V_U
       (.\B_V_data_1_payload_A_reg[7]_0 (\dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/buf_d0[1]_1 ),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(grp_DataMover_s2mm_32bits_fu_114_n_170),
        .\B_V_data_1_state_reg[1]_0 (STR_video_in_TREADY),
        .\B_V_data_1_state_reg[1]_1 (\dataflow_in_loop_S2M_U0/FillLocalBuffer7_U0/ap_CS_fsm_state2 ),
        .CO(\dataflow_in_loop_S2M_U0/FillLocalBuffer7_U0/icmp_ln30_fu_222_p2 ),
        .DIADI(\dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/buf_d0[0]_0 ),
        .Q(ap_CS_fsm_state3),
        .S2M_FormatLocalBuffer_U0_ap_start(\dataflow_in_loop_S2M_U0/S2M_FormatLocalBuffer_U0_ap_start ),
        .SR(ap_rst_n_inv),
        .STR_video_in_TDATA(STR_video_in_TDATA),
        .STR_video_in_TVALID(STR_video_in_TVALID),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY(grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY),
        .tptr(\dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/tptr ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_DMAWriteMM
   (Q,
    \burst_size_reg_427_reg[29]_0 ,
    \burst_size_reg_427_reg[28]_0 ,
    \burst_size_reg_427_reg[27]_0 ,
    \burst_size_reg_427_reg[26]_0 ,
    \burst_size_reg_427_reg[25]_0 ,
    \burst_size_reg_427_reg[24]_0 ,
    \burst_size_reg_427_reg[23]_0 ,
    \burst_size_reg_427_reg[22]_0 ,
    \burst_size_reg_427_reg[21]_0 ,
    \burst_size_reg_427_reg[20]_0 ,
    \burst_size_reg_427_reg[19]_0 ,
    \burst_size_reg_427_reg[18]_0 ,
    \burst_size_reg_427_reg[17]_0 ,
    \burst_size_reg_427_reg[16]_0 ,
    \burst_size_reg_427_reg[15]_0 ,
    \burst_size_reg_427_reg[14]_0 ,
    \burst_size_reg_427_reg[13]_0 ,
    \burst_size_reg_427_reg[12]_0 ,
    \burst_size_reg_427_reg[11]_0 ,
    \burst_size_reg_427_reg[10]_0 ,
    \burst_size_reg_427_reg[9]_0 ,
    \burst_size_reg_427_reg[8]_0 ,
    \burst_size_reg_427_reg[7]_0 ,
    \burst_size_reg_427_reg[6]_0 ,
    \burst_size_reg_427_reg[5]_0 ,
    \burst_size_reg_427_reg[4]_0 ,
    \burst_size_reg_427_reg[3]_0 ,
    \burst_size_reg_427_reg[2]_0 ,
    \burst_size_reg_427_reg[1]_0 ,
    \burst_size_reg_427_reg[0]_0 ,
    ap_done_reg,
    \burst_size_reg_427_reg[30]_0 ,
    load_p2,
    pop0,
    MM_video_out_WVALID,
    reg_1930,
    DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0,
    loop_dataflow_output_count0,
    grp_DataMover_s2mm_32bits_fu_114_ap_done,
    S,
    \loop_dataflow_input_count_reg[30] ,
    \trunc_ln332_2_reg_440_reg[29]_0 ,
    \trunc_ln332_2_reg_440_reg[29]_1 ,
    \trunc_ln332_3_reg_435_reg[29]_0 ,
    ADDRBWRADDR,
    out,
    ap_clk,
    invert_Y_c_dout,
    ap_rst_n,
    MM_video_out_WREADY,
    ap_NS_fsm125_out,
    ap_NS_fsm124_out,
    \ap_CS_fsm_reg[1]_0 ,
    \data_p2_reg[62] ,
    MM_video_out_AWREADY,
    MM_video_out_BVALID,
    \waddr_reg[0] ,
    \loop_dataflow_output_count_reg[0] ,
    ap_done_reg_reg_0,
    loop_dataflow_output_count_reg,
    bound_minus_1,
    loop_dataflow_input_count_reg__0,
    SR,
    \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 ,
    \ddr_buffer_out_read_reg_391_reg[31]_0 ,
    \image_h_read_reg_403_reg[20]_0 );
  output [3:0]Q;
  output \burst_size_reg_427_reg[29]_0 ;
  output \burst_size_reg_427_reg[28]_0 ;
  output \burst_size_reg_427_reg[27]_0 ;
  output \burst_size_reg_427_reg[26]_0 ;
  output \burst_size_reg_427_reg[25]_0 ;
  output \burst_size_reg_427_reg[24]_0 ;
  output \burst_size_reg_427_reg[23]_0 ;
  output \burst_size_reg_427_reg[22]_0 ;
  output \burst_size_reg_427_reg[21]_0 ;
  output \burst_size_reg_427_reg[20]_0 ;
  output \burst_size_reg_427_reg[19]_0 ;
  output \burst_size_reg_427_reg[18]_0 ;
  output \burst_size_reg_427_reg[17]_0 ;
  output \burst_size_reg_427_reg[16]_0 ;
  output \burst_size_reg_427_reg[15]_0 ;
  output \burst_size_reg_427_reg[14]_0 ;
  output \burst_size_reg_427_reg[13]_0 ;
  output \burst_size_reg_427_reg[12]_0 ;
  output \burst_size_reg_427_reg[11]_0 ;
  output \burst_size_reg_427_reg[10]_0 ;
  output \burst_size_reg_427_reg[9]_0 ;
  output \burst_size_reg_427_reg[8]_0 ;
  output \burst_size_reg_427_reg[7]_0 ;
  output \burst_size_reg_427_reg[6]_0 ;
  output \burst_size_reg_427_reg[5]_0 ;
  output \burst_size_reg_427_reg[4]_0 ;
  output \burst_size_reg_427_reg[3]_0 ;
  output \burst_size_reg_427_reg[2]_0 ;
  output \burst_size_reg_427_reg[1]_0 ;
  output \burst_size_reg_427_reg[0]_0 ;
  output ap_done_reg;
  output \burst_size_reg_427_reg[30]_0 ;
  output load_p2;
  output pop0;
  output MM_video_out_WVALID;
  output reg_1930;
  output DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  output loop_dataflow_output_count0;
  output grp_DataMover_s2mm_32bits_fu_114_ap_done;
  output [2:0]S;
  output [2:0]\loop_dataflow_input_count_reg[30] ;
  output [29:0]\trunc_ln332_2_reg_440_reg[29]_0 ;
  output [29:0]\trunc_ln332_2_reg_440_reg[29]_1 ;
  output [29:0]\trunc_ln332_3_reg_435_reg[29]_0 ;
  output [8:0]ADDRBWRADDR;
  input [31:0]out;
  input ap_clk;
  input invert_Y_c_dout;
  input ap_rst_n;
  input MM_video_out_WREADY;
  input ap_NS_fsm125_out;
  input ap_NS_fsm124_out;
  input \ap_CS_fsm_reg[1]_0 ;
  input [1:0]\data_p2_reg[62] ;
  input MM_video_out_AWREADY;
  input MM_video_out_BVALID;
  input \waddr_reg[0] ;
  input [0:0]\loop_dataflow_output_count_reg[0] ;
  input ap_done_reg_reg_0;
  input [7:0]loop_dataflow_output_count_reg;
  input [7:0]bound_minus_1;
  input [7:0]loop_dataflow_input_count_reg__0;
  input [0:0]SR;
  input [20:0]\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 ;
  input [30:0]\ddr_buffer_out_read_reg_391_reg[31]_0 ;
  input [20:0]\image_h_read_reg_403_reg[20]_0 ;

  wire [8:0]ADDRBWRADDR;
  wire DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  wire [20:0]\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 ;
  wire MM_video_out_AWREADY;
  wire MM_video_out_BVALID;
  wire MM_video_out_WREADY;
  wire MM_video_out_WVALID;
  wire [3:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [31:2]add_ln332_1_fu_300_p2;
  wire add_ln332_1_fu_300_p2_carry__0_n_0;
  wire add_ln332_1_fu_300_p2_carry__0_n_1;
  wire add_ln332_1_fu_300_p2_carry__0_n_2;
  wire add_ln332_1_fu_300_p2_carry__0_n_3;
  wire add_ln332_1_fu_300_p2_carry__1_i_1_n_0;
  wire add_ln332_1_fu_300_p2_carry__1_i_2_n_0;
  wire add_ln332_1_fu_300_p2_carry__1_n_0;
  wire add_ln332_1_fu_300_p2_carry__1_n_1;
  wire add_ln332_1_fu_300_p2_carry__1_n_2;
  wire add_ln332_1_fu_300_p2_carry__1_n_3;
  wire add_ln332_1_fu_300_p2_carry__2_i_1_n_0;
  wire add_ln332_1_fu_300_p2_carry__2_i_2_n_0;
  wire add_ln332_1_fu_300_p2_carry__2_i_3_n_0;
  wire add_ln332_1_fu_300_p2_carry__2_i_4_n_0;
  wire add_ln332_1_fu_300_p2_carry__2_n_0;
  wire add_ln332_1_fu_300_p2_carry__2_n_1;
  wire add_ln332_1_fu_300_p2_carry__2_n_2;
  wire add_ln332_1_fu_300_p2_carry__2_n_3;
  wire add_ln332_1_fu_300_p2_carry__3_i_1_n_0;
  wire add_ln332_1_fu_300_p2_carry__3_i_2_n_0;
  wire add_ln332_1_fu_300_p2_carry__3_i_3_n_0;
  wire add_ln332_1_fu_300_p2_carry__3_i_4_n_0;
  wire add_ln332_1_fu_300_p2_carry__3_n_0;
  wire add_ln332_1_fu_300_p2_carry__3_n_1;
  wire add_ln332_1_fu_300_p2_carry__3_n_2;
  wire add_ln332_1_fu_300_p2_carry__3_n_3;
  wire add_ln332_1_fu_300_p2_carry__4_i_1_n_0;
  wire add_ln332_1_fu_300_p2_carry__4_i_2_n_0;
  wire add_ln332_1_fu_300_p2_carry__4_i_3_n_0;
  wire add_ln332_1_fu_300_p2_carry__4_i_4_n_0;
  wire add_ln332_1_fu_300_p2_carry__4_n_0;
  wire add_ln332_1_fu_300_p2_carry__4_n_1;
  wire add_ln332_1_fu_300_p2_carry__4_n_2;
  wire add_ln332_1_fu_300_p2_carry__4_n_3;
  wire add_ln332_1_fu_300_p2_carry__5_i_1_n_0;
  wire add_ln332_1_fu_300_p2_carry__5_i_2_n_0;
  wire add_ln332_1_fu_300_p2_carry__5_i_3_n_0;
  wire add_ln332_1_fu_300_p2_carry__5_i_4_n_0;
  wire add_ln332_1_fu_300_p2_carry__5_n_0;
  wire add_ln332_1_fu_300_p2_carry__5_n_1;
  wire add_ln332_1_fu_300_p2_carry__5_n_2;
  wire add_ln332_1_fu_300_p2_carry__5_n_3;
  wire add_ln332_1_fu_300_p2_carry__6_i_1_n_0;
  wire add_ln332_1_fu_300_p2_carry__6_i_2_n_0;
  wire add_ln332_1_fu_300_p2_carry__6_i_3_n_0;
  wire add_ln332_1_fu_300_p2_carry__6_n_2;
  wire add_ln332_1_fu_300_p2_carry__6_n_3;
  wire add_ln332_1_fu_300_p2_carry_n_0;
  wire add_ln332_1_fu_300_p2_carry_n_1;
  wire add_ln332_1_fu_300_p2_carry_n_2;
  wire add_ln332_1_fu_300_p2_carry_n_3;
  wire [31:10]add_ln332_2_fu_259_p2;
  wire add_ln332_2_fu_259_p2_carry__0_i_1_n_0;
  wire add_ln332_2_fu_259_p2_carry__0_i_2_n_0;
  wire add_ln332_2_fu_259_p2_carry__0_i_3_n_0;
  wire add_ln332_2_fu_259_p2_carry__0_i_4_n_0;
  wire add_ln332_2_fu_259_p2_carry__0_n_0;
  wire add_ln332_2_fu_259_p2_carry__0_n_1;
  wire add_ln332_2_fu_259_p2_carry__0_n_2;
  wire add_ln332_2_fu_259_p2_carry__0_n_3;
  wire add_ln332_2_fu_259_p2_carry__1_i_1_n_0;
  wire add_ln332_2_fu_259_p2_carry__1_i_2_n_0;
  wire add_ln332_2_fu_259_p2_carry__1_i_3_n_0;
  wire add_ln332_2_fu_259_p2_carry__1_i_4_n_0;
  wire add_ln332_2_fu_259_p2_carry__1_n_0;
  wire add_ln332_2_fu_259_p2_carry__1_n_1;
  wire add_ln332_2_fu_259_p2_carry__1_n_2;
  wire add_ln332_2_fu_259_p2_carry__1_n_3;
  wire add_ln332_2_fu_259_p2_carry__2_i_1_n_0;
  wire add_ln332_2_fu_259_p2_carry__2_i_2_n_0;
  wire add_ln332_2_fu_259_p2_carry__2_i_3_n_0;
  wire add_ln332_2_fu_259_p2_carry__2_i_4_n_0;
  wire add_ln332_2_fu_259_p2_carry__2_n_0;
  wire add_ln332_2_fu_259_p2_carry__2_n_1;
  wire add_ln332_2_fu_259_p2_carry__2_n_2;
  wire add_ln332_2_fu_259_p2_carry__2_n_3;
  wire add_ln332_2_fu_259_p2_carry__3_i_1_n_0;
  wire add_ln332_2_fu_259_p2_carry__3_i_2_n_0;
  wire add_ln332_2_fu_259_p2_carry__3_i_3_n_0;
  wire add_ln332_2_fu_259_p2_carry__3_i_4_n_0;
  wire add_ln332_2_fu_259_p2_carry__3_n_0;
  wire add_ln332_2_fu_259_p2_carry__3_n_1;
  wire add_ln332_2_fu_259_p2_carry__3_n_2;
  wire add_ln332_2_fu_259_p2_carry__3_n_3;
  wire add_ln332_2_fu_259_p2_carry__4_i_1_n_0;
  wire add_ln332_2_fu_259_p2_carry__4_i_2_n_0;
  wire add_ln332_2_fu_259_p2_carry__4_n_3;
  wire add_ln332_2_fu_259_p2_carry_i_1_n_0;
  wire add_ln332_2_fu_259_p2_carry_i_2_n_0;
  wire add_ln332_2_fu_259_p2_carry_i_3_n_0;
  wire add_ln332_2_fu_259_p2_carry_n_0;
  wire add_ln332_2_fu_259_p2_carry_n_1;
  wire add_ln332_2_fu_259_p2_carry_n_2;
  wire add_ln332_2_fu_259_p2_carry_n_3;
  wire [29:9]add_ln332_fu_286_p2;
  wire add_ln332_fu_286_p2_carry__0_i_1_n_0;
  wire add_ln332_fu_286_p2_carry__0_i_2_n_0;
  wire add_ln332_fu_286_p2_carry__0_i_3_n_0;
  wire add_ln332_fu_286_p2_carry__0_i_4_n_0;
  wire add_ln332_fu_286_p2_carry__0_n_0;
  wire add_ln332_fu_286_p2_carry__0_n_1;
  wire add_ln332_fu_286_p2_carry__0_n_2;
  wire add_ln332_fu_286_p2_carry__0_n_3;
  wire add_ln332_fu_286_p2_carry__1_i_1_n_0;
  wire add_ln332_fu_286_p2_carry__1_i_2_n_0;
  wire add_ln332_fu_286_p2_carry__1_i_3_n_0;
  wire add_ln332_fu_286_p2_carry__1_i_4_n_0;
  wire add_ln332_fu_286_p2_carry__1_n_0;
  wire add_ln332_fu_286_p2_carry__1_n_1;
  wire add_ln332_fu_286_p2_carry__1_n_2;
  wire add_ln332_fu_286_p2_carry__1_n_3;
  wire add_ln332_fu_286_p2_carry__2_i_1_n_0;
  wire add_ln332_fu_286_p2_carry__2_i_2_n_0;
  wire add_ln332_fu_286_p2_carry__2_i_3_n_0;
  wire add_ln332_fu_286_p2_carry__2_i_4_n_0;
  wire add_ln332_fu_286_p2_carry__2_n_0;
  wire add_ln332_fu_286_p2_carry__2_n_1;
  wire add_ln332_fu_286_p2_carry__2_n_2;
  wire add_ln332_fu_286_p2_carry__2_n_3;
  wire add_ln332_fu_286_p2_carry__3_i_1_n_0;
  wire add_ln332_fu_286_p2_carry__3_i_2_n_0;
  wire add_ln332_fu_286_p2_carry__3_i_3_n_0;
  wire add_ln332_fu_286_p2_carry__3_i_4_n_0;
  wire add_ln332_fu_286_p2_carry__3_n_0;
  wire add_ln332_fu_286_p2_carry__3_n_1;
  wire add_ln332_fu_286_p2_carry__3_n_2;
  wire add_ln332_fu_286_p2_carry__3_n_3;
  wire add_ln332_fu_286_p2_carry__4_i_1_n_0;
  wire add_ln332_fu_286_p2_carry__4_i_2_n_0;
  wire add_ln332_fu_286_p2_carry__4_n_3;
  wire add_ln332_fu_286_p2_carry_i_1_n_0;
  wire add_ln332_fu_286_p2_carry_i_2_n_0;
  wire add_ln332_fu_286_p2_carry_i_3_n_0;
  wire add_ln332_fu_286_p2_carry_n_0;
  wire add_ln332_fu_286_p2_carry_n_1;
  wire add_ln332_fu_286_p2_carry_n_2;
  wire add_ln332_fu_286_p2_carry_n_3;
  wire \ap_CS_fsm[10]_i_2_n_0 ;
  wire \ap_CS_fsm[11]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_state2;
  wire [11:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm124_out;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp1_iter2_i_1_n_0;
  wire ap_enable_reg_pp1_iter2_reg_n_0;
  wire ap_rst_n;
  wire [7:0]bound_minus_1;
  wire [29:0]burst_size_fu_245_p3;
  wire \burst_size_reg_427[12]_i_3_n_0 ;
  wire \burst_size_reg_427[12]_i_4_n_0 ;
  wire \burst_size_reg_427[12]_i_5_n_0 ;
  wire \burst_size_reg_427[12]_i_6_n_0 ;
  wire \burst_size_reg_427[16]_i_3_n_0 ;
  wire \burst_size_reg_427[16]_i_4_n_0 ;
  wire \burst_size_reg_427[16]_i_5_n_0 ;
  wire \burst_size_reg_427[16]_i_6_n_0 ;
  wire \burst_size_reg_427[20]_i_3_n_0 ;
  wire \burst_size_reg_427[20]_i_4_n_0 ;
  wire \burst_size_reg_427[20]_i_5_n_0 ;
  wire \burst_size_reg_427[20]_i_6_n_0 ;
  wire \burst_size_reg_427[24]_i_3_n_0 ;
  wire \burst_size_reg_427[24]_i_4_n_0 ;
  wire \burst_size_reg_427[24]_i_5_n_0 ;
  wire \burst_size_reg_427[24]_i_6_n_0 ;
  wire \burst_size_reg_427[28]_i_3_n_0 ;
  wire \burst_size_reg_427[28]_i_4_n_0 ;
  wire \burst_size_reg_427[28]_i_5_n_0 ;
  wire \burst_size_reg_427[28]_i_6_n_0 ;
  wire \burst_size_reg_427[29]_i_3_n_0 ;
  wire \burst_size_reg_427[30]_i_1_n_0 ;
  wire \burst_size_reg_427[4]_i_3_n_0 ;
  wire \burst_size_reg_427[4]_i_4_n_0 ;
  wire \burst_size_reg_427[4]_i_5_n_0 ;
  wire \burst_size_reg_427[4]_i_6_n_0 ;
  wire \burst_size_reg_427[4]_i_7_n_0 ;
  wire \burst_size_reg_427[8]_i_3_n_0 ;
  wire \burst_size_reg_427[8]_i_4_n_0 ;
  wire \burst_size_reg_427[8]_i_5_n_0 ;
  wire \burst_size_reg_427[8]_i_6_n_0 ;
  wire \burst_size_reg_427_reg[0]_0 ;
  wire \burst_size_reg_427_reg[10]_0 ;
  wire \burst_size_reg_427_reg[11]_0 ;
  wire \burst_size_reg_427_reg[12]_0 ;
  wire \burst_size_reg_427_reg[12]_i_2_n_0 ;
  wire \burst_size_reg_427_reg[12]_i_2_n_1 ;
  wire \burst_size_reg_427_reg[12]_i_2_n_2 ;
  wire \burst_size_reg_427_reg[12]_i_2_n_3 ;
  wire \burst_size_reg_427_reg[13]_0 ;
  wire \burst_size_reg_427_reg[14]_0 ;
  wire \burst_size_reg_427_reg[15]_0 ;
  wire \burst_size_reg_427_reg[16]_0 ;
  wire \burst_size_reg_427_reg[16]_i_2_n_0 ;
  wire \burst_size_reg_427_reg[16]_i_2_n_1 ;
  wire \burst_size_reg_427_reg[16]_i_2_n_2 ;
  wire \burst_size_reg_427_reg[16]_i_2_n_3 ;
  wire \burst_size_reg_427_reg[17]_0 ;
  wire \burst_size_reg_427_reg[18]_0 ;
  wire \burst_size_reg_427_reg[19]_0 ;
  wire \burst_size_reg_427_reg[1]_0 ;
  wire \burst_size_reg_427_reg[20]_0 ;
  wire \burst_size_reg_427_reg[20]_i_2_n_0 ;
  wire \burst_size_reg_427_reg[20]_i_2_n_1 ;
  wire \burst_size_reg_427_reg[20]_i_2_n_2 ;
  wire \burst_size_reg_427_reg[20]_i_2_n_3 ;
  wire \burst_size_reg_427_reg[21]_0 ;
  wire \burst_size_reg_427_reg[22]_0 ;
  wire \burst_size_reg_427_reg[23]_0 ;
  wire \burst_size_reg_427_reg[24]_0 ;
  wire \burst_size_reg_427_reg[24]_i_2_n_0 ;
  wire \burst_size_reg_427_reg[24]_i_2_n_1 ;
  wire \burst_size_reg_427_reg[24]_i_2_n_2 ;
  wire \burst_size_reg_427_reg[24]_i_2_n_3 ;
  wire \burst_size_reg_427_reg[25]_0 ;
  wire \burst_size_reg_427_reg[26]_0 ;
  wire \burst_size_reg_427_reg[27]_0 ;
  wire \burst_size_reg_427_reg[28]_0 ;
  wire \burst_size_reg_427_reg[28]_i_2_n_0 ;
  wire \burst_size_reg_427_reg[28]_i_2_n_1 ;
  wire \burst_size_reg_427_reg[28]_i_2_n_2 ;
  wire \burst_size_reg_427_reg[28]_i_2_n_3 ;
  wire \burst_size_reg_427_reg[29]_0 ;
  wire \burst_size_reg_427_reg[29]_i_2_n_2 ;
  wire \burst_size_reg_427_reg[2]_0 ;
  wire \burst_size_reg_427_reg[30]_0 ;
  wire \burst_size_reg_427_reg[3]_0 ;
  wire \burst_size_reg_427_reg[4]_0 ;
  wire \burst_size_reg_427_reg[4]_i_2_n_0 ;
  wire \burst_size_reg_427_reg[4]_i_2_n_1 ;
  wire \burst_size_reg_427_reg[4]_i_2_n_2 ;
  wire \burst_size_reg_427_reg[4]_i_2_n_3 ;
  wire \burst_size_reg_427_reg[5]_0 ;
  wire \burst_size_reg_427_reg[6]_0 ;
  wire \burst_size_reg_427_reg[7]_0 ;
  wire \burst_size_reg_427_reg[8]_0 ;
  wire \burst_size_reg_427_reg[8]_i_2_n_0 ;
  wire \burst_size_reg_427_reg[8]_i_2_n_1 ;
  wire \burst_size_reg_427_reg[8]_i_2_n_2 ;
  wire \burst_size_reg_427_reg[8]_i_2_n_3 ;
  wire \burst_size_reg_427_reg[9]_0 ;
  wire [1:0]\data_p2_reg[62] ;
  wire [31:1]ddr_buffer_out_read_reg_391;
  wire [30:0]\ddr_buffer_out_read_reg_391_reg[31]_0 ;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_done;
  wire icmp_ln63_fu_377_p2;
  wire icmp_ln63_fu_377_p2_carry__0_i_1_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_i_2_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_i_3_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_i_4_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_i_5_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_i_6_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_i_7_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_i_8_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_n_0;
  wire icmp_ln63_fu_377_p2_carry__0_n_1;
  wire icmp_ln63_fu_377_p2_carry__0_n_2;
  wire icmp_ln63_fu_377_p2_carry__0_n_3;
  wire icmp_ln63_fu_377_p2_carry__1_i_1_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_i_2_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_i_3_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_i_4_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_i_5_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_i_6_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_i_7_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_i_8_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_n_0;
  wire icmp_ln63_fu_377_p2_carry__1_n_1;
  wire icmp_ln63_fu_377_p2_carry__1_n_2;
  wire icmp_ln63_fu_377_p2_carry__1_n_3;
  wire icmp_ln63_fu_377_p2_carry__2_i_1_n_0;
  wire icmp_ln63_fu_377_p2_carry__2_i_2_n_0;
  wire icmp_ln63_fu_377_p2_carry__2_i_3_n_0;
  wire icmp_ln63_fu_377_p2_carry__2_i_4_n_0;
  wire icmp_ln63_fu_377_p2_carry__2_i_5_n_0;
  wire icmp_ln63_fu_377_p2_carry__2_i_6_n_0;
  wire icmp_ln63_fu_377_p2_carry__2_i_7_n_0;
  wire icmp_ln63_fu_377_p2_carry__2_n_1;
  wire icmp_ln63_fu_377_p2_carry__2_n_2;
  wire icmp_ln63_fu_377_p2_carry__2_n_3;
  wire icmp_ln63_fu_377_p2_carry_i_1_n_0;
  wire icmp_ln63_fu_377_p2_carry_i_2_n_0;
  wire icmp_ln63_fu_377_p2_carry_i_3_n_0;
  wire icmp_ln63_fu_377_p2_carry_i_4_n_0;
  wire icmp_ln63_fu_377_p2_carry_i_5_n_0;
  wire icmp_ln63_fu_377_p2_carry_i_6_n_0;
  wire icmp_ln63_fu_377_p2_carry_i_7_n_0;
  wire icmp_ln63_fu_377_p2_carry_i_8_n_0;
  wire icmp_ln63_fu_377_p2_carry_n_0;
  wire icmp_ln63_fu_377_p2_carry_n_1;
  wire icmp_ln63_fu_377_p2_carry_n_2;
  wire icmp_ln63_fu_377_p2_carry_n_3;
  wire icmp_ln63_reg_476;
  wire icmp_ln63_reg_4760;
  wire \icmp_ln63_reg_476[0]_i_1_n_0 ;
  wire icmp_ln63_reg_476_pp1_iter1_reg;
  wire \icmp_ln63_reg_476_pp1_iter1_reg[0]_i_1_n_0 ;
  wire icmp_ln69_fu_339_p2;
  wire icmp_ln69_fu_339_p2_carry__0_i_1_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_i_2_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_i_3_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_i_4_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_i_5_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_i_6_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_i_7_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_i_8_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_n_0;
  wire icmp_ln69_fu_339_p2_carry__0_n_1;
  wire icmp_ln69_fu_339_p2_carry__0_n_2;
  wire icmp_ln69_fu_339_p2_carry__0_n_3;
  wire icmp_ln69_fu_339_p2_carry__1_i_1_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_i_2_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_i_3_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_i_4_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_i_5_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_i_6_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_i_7_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_i_8_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_n_0;
  wire icmp_ln69_fu_339_p2_carry__1_n_1;
  wire icmp_ln69_fu_339_p2_carry__1_n_2;
  wire icmp_ln69_fu_339_p2_carry__1_n_3;
  wire icmp_ln69_fu_339_p2_carry__2_i_1_n_0;
  wire icmp_ln69_fu_339_p2_carry__2_i_2_n_0;
  wire icmp_ln69_fu_339_p2_carry__2_i_3_n_0;
  wire icmp_ln69_fu_339_p2_carry__2_i_4_n_0;
  wire icmp_ln69_fu_339_p2_carry__2_i_5_n_0;
  wire icmp_ln69_fu_339_p2_carry__2_i_6_n_0;
  wire icmp_ln69_fu_339_p2_carry__2_i_7_n_0;
  wire icmp_ln69_fu_339_p2_carry__2_n_1;
  wire icmp_ln69_fu_339_p2_carry__2_n_2;
  wire icmp_ln69_fu_339_p2_carry__2_n_3;
  wire icmp_ln69_fu_339_p2_carry_i_1_n_0;
  wire icmp_ln69_fu_339_p2_carry_i_2_n_0;
  wire icmp_ln69_fu_339_p2_carry_i_3_n_0;
  wire icmp_ln69_fu_339_p2_carry_i_4_n_0;
  wire icmp_ln69_fu_339_p2_carry_i_5_n_0;
  wire icmp_ln69_fu_339_p2_carry_i_6_n_0;
  wire icmp_ln69_fu_339_p2_carry_i_7_n_0;
  wire icmp_ln69_fu_339_p2_carry_i_8_n_0;
  wire icmp_ln69_fu_339_p2_carry_n_0;
  wire icmp_ln69_fu_339_p2_carry_n_1;
  wire icmp_ln69_fu_339_p2_carry_n_2;
  wire icmp_ln69_fu_339_p2_carry_n_3;
  wire icmp_ln69_reg_456;
  wire icmp_ln69_reg_4560;
  wire \icmp_ln69_reg_456[0]_i_1_n_0 ;
  wire icmp_ln69_reg_456_pp0_iter1_reg;
  wire \icmp_ln69_reg_456_pp0_iter1_reg[0]_i_1_n_0 ;
  wire [20:0]image_h_read_reg_403;
  wire [20:0]\image_h_read_reg_403_reg[20]_0 ;
  wire invert_Y_c_dout;
  wire \invert_Y_read_reg_408_reg_n_0_[0] ;
  wire load_p2;
  wire [2:0]\loop_dataflow_input_count_reg[30] ;
  wire [7:0]loop_dataflow_input_count_reg__0;
  wire loop_dataflow_output_count0;
  wire [7:0]loop_dataflow_output_count_reg;
  wire [0:0]\loop_dataflow_output_count_reg[0] ;
  wire [31:0]out;
  wire phi_ln332_1_reg_1710;
  wire \phi_ln332_1_reg_171[0]_i_4_n_0 ;
  wire [29:0]phi_ln332_1_reg_171_reg;
  wire \phi_ln332_1_reg_171_reg[0]_i_3_n_0 ;
  wire \phi_ln332_1_reg_171_reg[0]_i_3_n_1 ;
  wire \phi_ln332_1_reg_171_reg[0]_i_3_n_2 ;
  wire \phi_ln332_1_reg_171_reg[0]_i_3_n_3 ;
  wire \phi_ln332_1_reg_171_reg[0]_i_3_n_4 ;
  wire \phi_ln332_1_reg_171_reg[0]_i_3_n_5 ;
  wire \phi_ln332_1_reg_171_reg[0]_i_3_n_6 ;
  wire \phi_ln332_1_reg_171_reg[0]_i_3_n_7 ;
  wire \phi_ln332_1_reg_171_reg[12]_i_1_n_0 ;
  wire \phi_ln332_1_reg_171_reg[12]_i_1_n_1 ;
  wire \phi_ln332_1_reg_171_reg[12]_i_1_n_2 ;
  wire \phi_ln332_1_reg_171_reg[12]_i_1_n_3 ;
  wire \phi_ln332_1_reg_171_reg[12]_i_1_n_4 ;
  wire \phi_ln332_1_reg_171_reg[12]_i_1_n_5 ;
  wire \phi_ln332_1_reg_171_reg[12]_i_1_n_6 ;
  wire \phi_ln332_1_reg_171_reg[12]_i_1_n_7 ;
  wire \phi_ln332_1_reg_171_reg[16]_i_1_n_0 ;
  wire \phi_ln332_1_reg_171_reg[16]_i_1_n_1 ;
  wire \phi_ln332_1_reg_171_reg[16]_i_1_n_2 ;
  wire \phi_ln332_1_reg_171_reg[16]_i_1_n_3 ;
  wire \phi_ln332_1_reg_171_reg[16]_i_1_n_4 ;
  wire \phi_ln332_1_reg_171_reg[16]_i_1_n_5 ;
  wire \phi_ln332_1_reg_171_reg[16]_i_1_n_6 ;
  wire \phi_ln332_1_reg_171_reg[16]_i_1_n_7 ;
  wire \phi_ln332_1_reg_171_reg[20]_i_1_n_0 ;
  wire \phi_ln332_1_reg_171_reg[20]_i_1_n_1 ;
  wire \phi_ln332_1_reg_171_reg[20]_i_1_n_2 ;
  wire \phi_ln332_1_reg_171_reg[20]_i_1_n_3 ;
  wire \phi_ln332_1_reg_171_reg[20]_i_1_n_4 ;
  wire \phi_ln332_1_reg_171_reg[20]_i_1_n_5 ;
  wire \phi_ln332_1_reg_171_reg[20]_i_1_n_6 ;
  wire \phi_ln332_1_reg_171_reg[20]_i_1_n_7 ;
  wire \phi_ln332_1_reg_171_reg[24]_i_1_n_0 ;
  wire \phi_ln332_1_reg_171_reg[24]_i_1_n_1 ;
  wire \phi_ln332_1_reg_171_reg[24]_i_1_n_2 ;
  wire \phi_ln332_1_reg_171_reg[24]_i_1_n_3 ;
  wire \phi_ln332_1_reg_171_reg[24]_i_1_n_4 ;
  wire \phi_ln332_1_reg_171_reg[24]_i_1_n_5 ;
  wire \phi_ln332_1_reg_171_reg[24]_i_1_n_6 ;
  wire \phi_ln332_1_reg_171_reg[24]_i_1_n_7 ;
  wire \phi_ln332_1_reg_171_reg[28]_i_1_n_3 ;
  wire \phi_ln332_1_reg_171_reg[28]_i_1_n_6 ;
  wire \phi_ln332_1_reg_171_reg[28]_i_1_n_7 ;
  wire \phi_ln332_1_reg_171_reg[4]_i_1_n_0 ;
  wire \phi_ln332_1_reg_171_reg[4]_i_1_n_1 ;
  wire \phi_ln332_1_reg_171_reg[4]_i_1_n_2 ;
  wire \phi_ln332_1_reg_171_reg[4]_i_1_n_3 ;
  wire \phi_ln332_1_reg_171_reg[4]_i_1_n_4 ;
  wire \phi_ln332_1_reg_171_reg[4]_i_1_n_5 ;
  wire \phi_ln332_1_reg_171_reg[4]_i_1_n_6 ;
  wire \phi_ln332_1_reg_171_reg[4]_i_1_n_7 ;
  wire \phi_ln332_1_reg_171_reg[8]_i_1_n_0 ;
  wire \phi_ln332_1_reg_171_reg[8]_i_1_n_1 ;
  wire \phi_ln332_1_reg_171_reg[8]_i_1_n_2 ;
  wire \phi_ln332_1_reg_171_reg[8]_i_1_n_3 ;
  wire \phi_ln332_1_reg_171_reg[8]_i_1_n_4 ;
  wire \phi_ln332_1_reg_171_reg[8]_i_1_n_5 ;
  wire \phi_ln332_1_reg_171_reg[8]_i_1_n_6 ;
  wire \phi_ln332_1_reg_171_reg[8]_i_1_n_7 ;
  wire phi_ln332_reg_1820;
  wire \phi_ln332_reg_182[0]_i_4_n_0 ;
  wire [29:0]phi_ln332_reg_182_reg;
  wire \phi_ln332_reg_182_reg[0]_i_3_n_0 ;
  wire \phi_ln332_reg_182_reg[0]_i_3_n_1 ;
  wire \phi_ln332_reg_182_reg[0]_i_3_n_2 ;
  wire \phi_ln332_reg_182_reg[0]_i_3_n_3 ;
  wire \phi_ln332_reg_182_reg[0]_i_3_n_4 ;
  wire \phi_ln332_reg_182_reg[0]_i_3_n_5 ;
  wire \phi_ln332_reg_182_reg[0]_i_3_n_6 ;
  wire \phi_ln332_reg_182_reg[0]_i_3_n_7 ;
  wire \phi_ln332_reg_182_reg[12]_i_1_n_0 ;
  wire \phi_ln332_reg_182_reg[12]_i_1_n_1 ;
  wire \phi_ln332_reg_182_reg[12]_i_1_n_2 ;
  wire \phi_ln332_reg_182_reg[12]_i_1_n_3 ;
  wire \phi_ln332_reg_182_reg[12]_i_1_n_4 ;
  wire \phi_ln332_reg_182_reg[12]_i_1_n_5 ;
  wire \phi_ln332_reg_182_reg[12]_i_1_n_6 ;
  wire \phi_ln332_reg_182_reg[12]_i_1_n_7 ;
  wire \phi_ln332_reg_182_reg[16]_i_1_n_0 ;
  wire \phi_ln332_reg_182_reg[16]_i_1_n_1 ;
  wire \phi_ln332_reg_182_reg[16]_i_1_n_2 ;
  wire \phi_ln332_reg_182_reg[16]_i_1_n_3 ;
  wire \phi_ln332_reg_182_reg[16]_i_1_n_4 ;
  wire \phi_ln332_reg_182_reg[16]_i_1_n_5 ;
  wire \phi_ln332_reg_182_reg[16]_i_1_n_6 ;
  wire \phi_ln332_reg_182_reg[16]_i_1_n_7 ;
  wire \phi_ln332_reg_182_reg[20]_i_1_n_0 ;
  wire \phi_ln332_reg_182_reg[20]_i_1_n_1 ;
  wire \phi_ln332_reg_182_reg[20]_i_1_n_2 ;
  wire \phi_ln332_reg_182_reg[20]_i_1_n_3 ;
  wire \phi_ln332_reg_182_reg[20]_i_1_n_4 ;
  wire \phi_ln332_reg_182_reg[20]_i_1_n_5 ;
  wire \phi_ln332_reg_182_reg[20]_i_1_n_6 ;
  wire \phi_ln332_reg_182_reg[20]_i_1_n_7 ;
  wire \phi_ln332_reg_182_reg[24]_i_1_n_0 ;
  wire \phi_ln332_reg_182_reg[24]_i_1_n_1 ;
  wire \phi_ln332_reg_182_reg[24]_i_1_n_2 ;
  wire \phi_ln332_reg_182_reg[24]_i_1_n_3 ;
  wire \phi_ln332_reg_182_reg[24]_i_1_n_4 ;
  wire \phi_ln332_reg_182_reg[24]_i_1_n_5 ;
  wire \phi_ln332_reg_182_reg[24]_i_1_n_6 ;
  wire \phi_ln332_reg_182_reg[24]_i_1_n_7 ;
  wire \phi_ln332_reg_182_reg[28]_i_1_n_3 ;
  wire \phi_ln332_reg_182_reg[28]_i_1_n_6 ;
  wire \phi_ln332_reg_182_reg[28]_i_1_n_7 ;
  wire \phi_ln332_reg_182_reg[4]_i_1_n_0 ;
  wire \phi_ln332_reg_182_reg[4]_i_1_n_1 ;
  wire \phi_ln332_reg_182_reg[4]_i_1_n_2 ;
  wire \phi_ln332_reg_182_reg[4]_i_1_n_3 ;
  wire \phi_ln332_reg_182_reg[4]_i_1_n_4 ;
  wire \phi_ln332_reg_182_reg[4]_i_1_n_5 ;
  wire \phi_ln332_reg_182_reg[4]_i_1_n_6 ;
  wire \phi_ln332_reg_182_reg[4]_i_1_n_7 ;
  wire \phi_ln332_reg_182_reg[8]_i_1_n_0 ;
  wire \phi_ln332_reg_182_reg[8]_i_1_n_1 ;
  wire \phi_ln332_reg_182_reg[8]_i_1_n_2 ;
  wire \phi_ln332_reg_182_reg[8]_i_1_n_3 ;
  wire \phi_ln332_reg_182_reg[8]_i_1_n_4 ;
  wire \phi_ln332_reg_182_reg[8]_i_1_n_5 ;
  wire \phi_ln332_reg_182_reg[8]_i_1_n_6 ;
  wire \phi_ln332_reg_182_reg[8]_i_1_n_7 ;
  wire pop0;
  wire ram_reg_i_31__1_n_0;
  wire reg_1930;
  wire [31:11]shl_ln332_4_fu_252_p3;
  wire [20:0]sub2_i_i_i_fu_274_p2;
  wire sub2_i_i_i_fu_274_p2_carry__0_i_1_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__0_i_2_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__0_i_3_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__0_i_4_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__0_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__0_n_1;
  wire sub2_i_i_i_fu_274_p2_carry__0_n_2;
  wire sub2_i_i_i_fu_274_p2_carry__0_n_3;
  wire sub2_i_i_i_fu_274_p2_carry__1_i_1_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__1_i_2_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__1_i_3_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__1_i_4_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__1_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__1_n_1;
  wire sub2_i_i_i_fu_274_p2_carry__1_n_2;
  wire sub2_i_i_i_fu_274_p2_carry__1_n_3;
  wire sub2_i_i_i_fu_274_p2_carry__2_i_1_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__2_i_2_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__2_i_3_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__2_i_4_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__2_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__2_n_1;
  wire sub2_i_i_i_fu_274_p2_carry__2_n_2;
  wire sub2_i_i_i_fu_274_p2_carry__2_n_3;
  wire sub2_i_i_i_fu_274_p2_carry__3_i_1_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__3_i_2_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__3_i_3_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__3_i_4_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__3_n_0;
  wire sub2_i_i_i_fu_274_p2_carry__3_n_1;
  wire sub2_i_i_i_fu_274_p2_carry__3_n_2;
  wire sub2_i_i_i_fu_274_p2_carry__3_n_3;
  wire sub2_i_i_i_fu_274_p2_carry__4_i_1_n_0;
  wire sub2_i_i_i_fu_274_p2_carry_i_1_n_0;
  wire sub2_i_i_i_fu_274_p2_carry_i_2_n_0;
  wire sub2_i_i_i_fu_274_p2_carry_i_3_n_0;
  wire sub2_i_i_i_fu_274_p2_carry_i_4_n_0;
  wire sub2_i_i_i_fu_274_p2_carry_n_0;
  wire sub2_i_i_i_fu_274_p2_carry_n_1;
  wire sub2_i_i_i_fu_274_p2_carry_n_2;
  wire sub2_i_i_i_fu_274_p2_carry_n_3;
  wire [29:1]sub_ln60_1_fu_236_p2;
  wire [31:2]sub_ln60_fu_207_p2;
  wire tmp_reg_412;
  wire [29:0]\trunc_ln332_2_reg_440_reg[29]_0 ;
  wire [29:0]\trunc_ln332_2_reg_440_reg[29]_1 ;
  wire trunc_ln332_3_reg_4350;
  wire [29:0]\trunc_ln332_3_reg_435_reg[29]_0 ;
  wire [29:0]trunc_ln60_1_reg_417;
  wire \trunc_ln60_1_reg_417[13]_i_2_n_0 ;
  wire \trunc_ln60_1_reg_417[13]_i_3_n_0 ;
  wire \trunc_ln60_1_reg_417[13]_i_4_n_0 ;
  wire \trunc_ln60_1_reg_417[13]_i_5_n_0 ;
  wire \trunc_ln60_1_reg_417[17]_i_2_n_0 ;
  wire \trunc_ln60_1_reg_417[17]_i_3_n_0 ;
  wire \trunc_ln60_1_reg_417[17]_i_4_n_0 ;
  wire \trunc_ln60_1_reg_417[17]_i_5_n_0 ;
  wire \trunc_ln60_1_reg_417[1]_i_2_n_0 ;
  wire \trunc_ln60_1_reg_417[1]_i_3_n_0 ;
  wire \trunc_ln60_1_reg_417[1]_i_4_n_0 ;
  wire \trunc_ln60_1_reg_417[21]_i_2_n_0 ;
  wire \trunc_ln60_1_reg_417[21]_i_3_n_0 ;
  wire \trunc_ln60_1_reg_417[21]_i_4_n_0 ;
  wire \trunc_ln60_1_reg_417[21]_i_5_n_0 ;
  wire \trunc_ln60_1_reg_417[25]_i_2_n_0 ;
  wire \trunc_ln60_1_reg_417[25]_i_3_n_0 ;
  wire \trunc_ln60_1_reg_417[25]_i_4_n_0 ;
  wire \trunc_ln60_1_reg_417[25]_i_5_n_0 ;
  wire \trunc_ln60_1_reg_417[29]_i_2_n_0 ;
  wire \trunc_ln60_1_reg_417[29]_i_3_n_0 ;
  wire \trunc_ln60_1_reg_417[29]_i_4_n_0 ;
  wire \trunc_ln60_1_reg_417[29]_i_5_n_0 ;
  wire \trunc_ln60_1_reg_417[5]_i_2_n_0 ;
  wire \trunc_ln60_1_reg_417[5]_i_3_n_0 ;
  wire \trunc_ln60_1_reg_417[5]_i_4_n_0 ;
  wire \trunc_ln60_1_reg_417[5]_i_5_n_0 ;
  wire \trunc_ln60_1_reg_417[9]_i_2_n_0 ;
  wire \trunc_ln60_1_reg_417[9]_i_3_n_0 ;
  wire \trunc_ln60_1_reg_417[9]_i_4_n_0 ;
  wire \trunc_ln60_1_reg_417[9]_i_5_n_0 ;
  wire \trunc_ln60_1_reg_417_reg[13]_i_1_n_0 ;
  wire \trunc_ln60_1_reg_417_reg[13]_i_1_n_1 ;
  wire \trunc_ln60_1_reg_417_reg[13]_i_1_n_2 ;
  wire \trunc_ln60_1_reg_417_reg[13]_i_1_n_3 ;
  wire \trunc_ln60_1_reg_417_reg[17]_i_1_n_0 ;
  wire \trunc_ln60_1_reg_417_reg[17]_i_1_n_1 ;
  wire \trunc_ln60_1_reg_417_reg[17]_i_1_n_2 ;
  wire \trunc_ln60_1_reg_417_reg[17]_i_1_n_3 ;
  wire \trunc_ln60_1_reg_417_reg[1]_i_1_n_0 ;
  wire \trunc_ln60_1_reg_417_reg[1]_i_1_n_1 ;
  wire \trunc_ln60_1_reg_417_reg[1]_i_1_n_2 ;
  wire \trunc_ln60_1_reg_417_reg[1]_i_1_n_3 ;
  wire \trunc_ln60_1_reg_417_reg[21]_i_1_n_0 ;
  wire \trunc_ln60_1_reg_417_reg[21]_i_1_n_1 ;
  wire \trunc_ln60_1_reg_417_reg[21]_i_1_n_2 ;
  wire \trunc_ln60_1_reg_417_reg[21]_i_1_n_3 ;
  wire \trunc_ln60_1_reg_417_reg[25]_i_1_n_0 ;
  wire \trunc_ln60_1_reg_417_reg[25]_i_1_n_1 ;
  wire \trunc_ln60_1_reg_417_reg[25]_i_1_n_2 ;
  wire \trunc_ln60_1_reg_417_reg[25]_i_1_n_3 ;
  wire \trunc_ln60_1_reg_417_reg[29]_i_1_n_1 ;
  wire \trunc_ln60_1_reg_417_reg[29]_i_1_n_2 ;
  wire \trunc_ln60_1_reg_417_reg[29]_i_1_n_3 ;
  wire \trunc_ln60_1_reg_417_reg[5]_i_1_n_0 ;
  wire \trunc_ln60_1_reg_417_reg[5]_i_1_n_1 ;
  wire \trunc_ln60_1_reg_417_reg[5]_i_1_n_2 ;
  wire \trunc_ln60_1_reg_417_reg[5]_i_1_n_3 ;
  wire \trunc_ln60_1_reg_417_reg[9]_i_1_n_0 ;
  wire \trunc_ln60_1_reg_417_reg[9]_i_1_n_1 ;
  wire \trunc_ln60_1_reg_417_reg[9]_i_1_n_2 ;
  wire \trunc_ln60_1_reg_417_reg[9]_i_1_n_3 ;
  wire [28:0]trunc_ln60_2_reg_422;
  wire \waddr_reg[0] ;
  wire [0:0]NLW_add_ln332_1_fu_300_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_add_ln332_1_fu_300_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln332_1_fu_300_p2_carry__6_O_UNCONNECTED;
  wire [3:1]NLW_add_ln332_2_fu_259_p2_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln332_2_fu_259_p2_carry__4_O_UNCONNECTED;
  wire [0:0]NLW_add_ln332_fu_286_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_add_ln332_fu_286_p2_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln332_fu_286_p2_carry__4_O_UNCONNECTED;
  wire [3:0]\NLW_burst_size_reg_427_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_burst_size_reg_427_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln63_fu_377_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln63_fu_377_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln63_fu_377_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln63_fu_377_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln69_fu_339_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln69_fu_339_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln69_fu_339_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln69_fu_339_p2_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_phi_ln332_1_reg_171_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln332_1_reg_171_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln332_reg_182_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln332_reg_182_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_sub2_i_i_i_fu_274_p2_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_sub2_i_i_i_fu_274_p2_carry__4_O_UNCONNECTED;
  wire [1:0]\NLW_trunc_ln60_1_reg_417_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln60_1_reg_417_reg[29]_i_1_CO_UNCONNECTED ;

  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [0]),
        .Q(shl_ln332_4_fu_252_p3[11]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [10]),
        .Q(shl_ln332_4_fu_252_p3[21]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [11]),
        .Q(shl_ln332_4_fu_252_p3[22]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [12]),
        .Q(shl_ln332_4_fu_252_p3[23]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [13]),
        .Q(shl_ln332_4_fu_252_p3[24]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [14]),
        .Q(shl_ln332_4_fu_252_p3[25]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [15]),
        .Q(shl_ln332_4_fu_252_p3[26]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [16]),
        .Q(shl_ln332_4_fu_252_p3[27]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [17]),
        .Q(shl_ln332_4_fu_252_p3[28]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [18]),
        .Q(shl_ln332_4_fu_252_p3[29]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [19]),
        .Q(shl_ln332_4_fu_252_p3[30]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [1]),
        .Q(shl_ln332_4_fu_252_p3[12]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [20]),
        .Q(shl_ln332_4_fu_252_p3[31]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [2]),
        .Q(shl_ln332_4_fu_252_p3[13]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [3]),
        .Q(shl_ln332_4_fu_252_p3[14]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [4]),
        .Q(shl_ln332_4_fu_252_p3[15]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [5]),
        .Q(shl_ln332_4_fu_252_p3[16]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [6]),
        .Q(shl_ln332_4_fu_252_p3[17]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [7]),
        .Q(shl_ln332_4_fu_252_p3[18]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [8]),
        .Q(shl_ln332_4_fu_252_p3[19]),
        .R(1'b0));
  FDRE \DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 [9]),
        .Q(shl_ln332_4_fu_252_p3[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_1_fu_300_p2_carry
       (.CI(1'b0),
        .CO({add_ln332_1_fu_300_p2_carry_n_0,add_ln332_1_fu_300_p2_carry_n_1,add_ln332_1_fu_300_p2_carry_n_2,add_ln332_1_fu_300_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ddr_buffer_out_read_reg_391[4:2],1'b0}),
        .O({add_ln332_1_fu_300_p2[4:2],NLW_add_ln332_1_fu_300_p2_carry_O_UNCONNECTED[0]}),
        .S(ddr_buffer_out_read_reg_391[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_1_fu_300_p2_carry__0
       (.CI(add_ln332_1_fu_300_p2_carry_n_0),
        .CO({add_ln332_1_fu_300_p2_carry__0_n_0,add_ln332_1_fu_300_p2_carry__0_n_1,add_ln332_1_fu_300_p2_carry__0_n_2,add_ln332_1_fu_300_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[8:5]),
        .O(add_ln332_1_fu_300_p2[8:5]),
        .S(ddr_buffer_out_read_reg_391[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_1_fu_300_p2_carry__1
       (.CI(add_ln332_1_fu_300_p2_carry__0_n_0),
        .CO({add_ln332_1_fu_300_p2_carry__1_n_0,add_ln332_1_fu_300_p2_carry__1_n_1,add_ln332_1_fu_300_p2_carry__1_n_2,add_ln332_1_fu_300_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[12:9]),
        .O(add_ln332_1_fu_300_p2[12:9]),
        .S({add_ln332_1_fu_300_p2_carry__1_i_1_n_0,add_ln332_1_fu_300_p2_carry__1_i_2_n_0,ddr_buffer_out_read_reg_391[10:9]}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__1_i_1
       (.I0(ddr_buffer_out_read_reg_391[12]),
        .I1(add_ln332_fu_286_p2[10]),
        .O(add_ln332_1_fu_300_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__1_i_2
       (.I0(ddr_buffer_out_read_reg_391[11]),
        .I1(add_ln332_fu_286_p2[9]),
        .O(add_ln332_1_fu_300_p2_carry__1_i_2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_1_fu_300_p2_carry__2
       (.CI(add_ln332_1_fu_300_p2_carry__1_n_0),
        .CO({add_ln332_1_fu_300_p2_carry__2_n_0,add_ln332_1_fu_300_p2_carry__2_n_1,add_ln332_1_fu_300_p2_carry__2_n_2,add_ln332_1_fu_300_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[16:13]),
        .O(add_ln332_1_fu_300_p2[16:13]),
        .S({add_ln332_1_fu_300_p2_carry__2_i_1_n_0,add_ln332_1_fu_300_p2_carry__2_i_2_n_0,add_ln332_1_fu_300_p2_carry__2_i_3_n_0,add_ln332_1_fu_300_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__2_i_1
       (.I0(ddr_buffer_out_read_reg_391[16]),
        .I1(add_ln332_fu_286_p2[14]),
        .O(add_ln332_1_fu_300_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__2_i_2
       (.I0(ddr_buffer_out_read_reg_391[15]),
        .I1(add_ln332_fu_286_p2[13]),
        .O(add_ln332_1_fu_300_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__2_i_3
       (.I0(ddr_buffer_out_read_reg_391[14]),
        .I1(add_ln332_fu_286_p2[12]),
        .O(add_ln332_1_fu_300_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__2_i_4
       (.I0(ddr_buffer_out_read_reg_391[13]),
        .I1(add_ln332_fu_286_p2[11]),
        .O(add_ln332_1_fu_300_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_1_fu_300_p2_carry__3
       (.CI(add_ln332_1_fu_300_p2_carry__2_n_0),
        .CO({add_ln332_1_fu_300_p2_carry__3_n_0,add_ln332_1_fu_300_p2_carry__3_n_1,add_ln332_1_fu_300_p2_carry__3_n_2,add_ln332_1_fu_300_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[20:17]),
        .O(add_ln332_1_fu_300_p2[20:17]),
        .S({add_ln332_1_fu_300_p2_carry__3_i_1_n_0,add_ln332_1_fu_300_p2_carry__3_i_2_n_0,add_ln332_1_fu_300_p2_carry__3_i_3_n_0,add_ln332_1_fu_300_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__3_i_1
       (.I0(ddr_buffer_out_read_reg_391[20]),
        .I1(add_ln332_fu_286_p2[18]),
        .O(add_ln332_1_fu_300_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__3_i_2
       (.I0(ddr_buffer_out_read_reg_391[19]),
        .I1(add_ln332_fu_286_p2[17]),
        .O(add_ln332_1_fu_300_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__3_i_3
       (.I0(ddr_buffer_out_read_reg_391[18]),
        .I1(add_ln332_fu_286_p2[16]),
        .O(add_ln332_1_fu_300_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__3_i_4
       (.I0(ddr_buffer_out_read_reg_391[17]),
        .I1(add_ln332_fu_286_p2[15]),
        .O(add_ln332_1_fu_300_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_1_fu_300_p2_carry__4
       (.CI(add_ln332_1_fu_300_p2_carry__3_n_0),
        .CO({add_ln332_1_fu_300_p2_carry__4_n_0,add_ln332_1_fu_300_p2_carry__4_n_1,add_ln332_1_fu_300_p2_carry__4_n_2,add_ln332_1_fu_300_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[24:21]),
        .O(add_ln332_1_fu_300_p2[24:21]),
        .S({add_ln332_1_fu_300_p2_carry__4_i_1_n_0,add_ln332_1_fu_300_p2_carry__4_i_2_n_0,add_ln332_1_fu_300_p2_carry__4_i_3_n_0,add_ln332_1_fu_300_p2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__4_i_1
       (.I0(ddr_buffer_out_read_reg_391[24]),
        .I1(add_ln332_fu_286_p2[22]),
        .O(add_ln332_1_fu_300_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__4_i_2
       (.I0(ddr_buffer_out_read_reg_391[23]),
        .I1(add_ln332_fu_286_p2[21]),
        .O(add_ln332_1_fu_300_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__4_i_3
       (.I0(ddr_buffer_out_read_reg_391[22]),
        .I1(add_ln332_fu_286_p2[20]),
        .O(add_ln332_1_fu_300_p2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__4_i_4
       (.I0(ddr_buffer_out_read_reg_391[21]),
        .I1(add_ln332_fu_286_p2[19]),
        .O(add_ln332_1_fu_300_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_1_fu_300_p2_carry__5
       (.CI(add_ln332_1_fu_300_p2_carry__4_n_0),
        .CO({add_ln332_1_fu_300_p2_carry__5_n_0,add_ln332_1_fu_300_p2_carry__5_n_1,add_ln332_1_fu_300_p2_carry__5_n_2,add_ln332_1_fu_300_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[28:25]),
        .O(add_ln332_1_fu_300_p2[28:25]),
        .S({add_ln332_1_fu_300_p2_carry__5_i_1_n_0,add_ln332_1_fu_300_p2_carry__5_i_2_n_0,add_ln332_1_fu_300_p2_carry__5_i_3_n_0,add_ln332_1_fu_300_p2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__5_i_1
       (.I0(ddr_buffer_out_read_reg_391[28]),
        .I1(add_ln332_fu_286_p2[26]),
        .O(add_ln332_1_fu_300_p2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__5_i_2
       (.I0(ddr_buffer_out_read_reg_391[27]),
        .I1(add_ln332_fu_286_p2[25]),
        .O(add_ln332_1_fu_300_p2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__5_i_3
       (.I0(ddr_buffer_out_read_reg_391[26]),
        .I1(add_ln332_fu_286_p2[24]),
        .O(add_ln332_1_fu_300_p2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__5_i_4
       (.I0(ddr_buffer_out_read_reg_391[25]),
        .I1(add_ln332_fu_286_p2[23]),
        .O(add_ln332_1_fu_300_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_1_fu_300_p2_carry__6
       (.CI(add_ln332_1_fu_300_p2_carry__5_n_0),
        .CO({NLW_add_ln332_1_fu_300_p2_carry__6_CO_UNCONNECTED[3:2],add_ln332_1_fu_300_p2_carry__6_n_2,add_ln332_1_fu_300_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ddr_buffer_out_read_reg_391[30:29]}),
        .O({NLW_add_ln332_1_fu_300_p2_carry__6_O_UNCONNECTED[3],add_ln332_1_fu_300_p2[31:29]}),
        .S({1'b0,add_ln332_1_fu_300_p2_carry__6_i_1_n_0,add_ln332_1_fu_300_p2_carry__6_i_2_n_0,add_ln332_1_fu_300_p2_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__6_i_1
       (.I0(ddr_buffer_out_read_reg_391[31]),
        .I1(add_ln332_fu_286_p2[29]),
        .O(add_ln332_1_fu_300_p2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__6_i_2
       (.I0(ddr_buffer_out_read_reg_391[30]),
        .I1(add_ln332_fu_286_p2[28]),
        .O(add_ln332_1_fu_300_p2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_1_fu_300_p2_carry__6_i_3
       (.I0(ddr_buffer_out_read_reg_391[29]),
        .I1(add_ln332_fu_286_p2[27]),
        .O(add_ln332_1_fu_300_p2_carry__6_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_2_fu_259_p2_carry
       (.CI(1'b0),
        .CO({add_ln332_2_fu_259_p2_carry_n_0,add_ln332_2_fu_259_p2_carry_n_1,add_ln332_2_fu_259_p2_carry_n_2,add_ln332_2_fu_259_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ddr_buffer_out_read_reg_391[13:11],1'b0}),
        .O(add_ln332_2_fu_259_p2[13:10]),
        .S({add_ln332_2_fu_259_p2_carry_i_1_n_0,add_ln332_2_fu_259_p2_carry_i_2_n_0,add_ln332_2_fu_259_p2_carry_i_3_n_0,ddr_buffer_out_read_reg_391[10]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_2_fu_259_p2_carry__0
       (.CI(add_ln332_2_fu_259_p2_carry_n_0),
        .CO({add_ln332_2_fu_259_p2_carry__0_n_0,add_ln332_2_fu_259_p2_carry__0_n_1,add_ln332_2_fu_259_p2_carry__0_n_2,add_ln332_2_fu_259_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[17:14]),
        .O(add_ln332_2_fu_259_p2[17:14]),
        .S({add_ln332_2_fu_259_p2_carry__0_i_1_n_0,add_ln332_2_fu_259_p2_carry__0_i_2_n_0,add_ln332_2_fu_259_p2_carry__0_i_3_n_0,add_ln332_2_fu_259_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__0_i_1
       (.I0(ddr_buffer_out_read_reg_391[17]),
        .I1(shl_ln332_4_fu_252_p3[17]),
        .O(add_ln332_2_fu_259_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__0_i_2
       (.I0(ddr_buffer_out_read_reg_391[16]),
        .I1(shl_ln332_4_fu_252_p3[16]),
        .O(add_ln332_2_fu_259_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__0_i_3
       (.I0(ddr_buffer_out_read_reg_391[15]),
        .I1(shl_ln332_4_fu_252_p3[15]),
        .O(add_ln332_2_fu_259_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__0_i_4
       (.I0(ddr_buffer_out_read_reg_391[14]),
        .I1(shl_ln332_4_fu_252_p3[14]),
        .O(add_ln332_2_fu_259_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_2_fu_259_p2_carry__1
       (.CI(add_ln332_2_fu_259_p2_carry__0_n_0),
        .CO({add_ln332_2_fu_259_p2_carry__1_n_0,add_ln332_2_fu_259_p2_carry__1_n_1,add_ln332_2_fu_259_p2_carry__1_n_2,add_ln332_2_fu_259_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[21:18]),
        .O(add_ln332_2_fu_259_p2[21:18]),
        .S({add_ln332_2_fu_259_p2_carry__1_i_1_n_0,add_ln332_2_fu_259_p2_carry__1_i_2_n_0,add_ln332_2_fu_259_p2_carry__1_i_3_n_0,add_ln332_2_fu_259_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__1_i_1
       (.I0(ddr_buffer_out_read_reg_391[21]),
        .I1(shl_ln332_4_fu_252_p3[21]),
        .O(add_ln332_2_fu_259_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__1_i_2
       (.I0(ddr_buffer_out_read_reg_391[20]),
        .I1(shl_ln332_4_fu_252_p3[20]),
        .O(add_ln332_2_fu_259_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__1_i_3
       (.I0(ddr_buffer_out_read_reg_391[19]),
        .I1(shl_ln332_4_fu_252_p3[19]),
        .O(add_ln332_2_fu_259_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__1_i_4
       (.I0(ddr_buffer_out_read_reg_391[18]),
        .I1(shl_ln332_4_fu_252_p3[18]),
        .O(add_ln332_2_fu_259_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_2_fu_259_p2_carry__2
       (.CI(add_ln332_2_fu_259_p2_carry__1_n_0),
        .CO({add_ln332_2_fu_259_p2_carry__2_n_0,add_ln332_2_fu_259_p2_carry__2_n_1,add_ln332_2_fu_259_p2_carry__2_n_2,add_ln332_2_fu_259_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[25:22]),
        .O(add_ln332_2_fu_259_p2[25:22]),
        .S({add_ln332_2_fu_259_p2_carry__2_i_1_n_0,add_ln332_2_fu_259_p2_carry__2_i_2_n_0,add_ln332_2_fu_259_p2_carry__2_i_3_n_0,add_ln332_2_fu_259_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__2_i_1
       (.I0(ddr_buffer_out_read_reg_391[25]),
        .I1(shl_ln332_4_fu_252_p3[25]),
        .O(add_ln332_2_fu_259_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__2_i_2
       (.I0(ddr_buffer_out_read_reg_391[24]),
        .I1(shl_ln332_4_fu_252_p3[24]),
        .O(add_ln332_2_fu_259_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__2_i_3
       (.I0(ddr_buffer_out_read_reg_391[23]),
        .I1(shl_ln332_4_fu_252_p3[23]),
        .O(add_ln332_2_fu_259_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__2_i_4
       (.I0(ddr_buffer_out_read_reg_391[22]),
        .I1(shl_ln332_4_fu_252_p3[22]),
        .O(add_ln332_2_fu_259_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_2_fu_259_p2_carry__3
       (.CI(add_ln332_2_fu_259_p2_carry__2_n_0),
        .CO({add_ln332_2_fu_259_p2_carry__3_n_0,add_ln332_2_fu_259_p2_carry__3_n_1,add_ln332_2_fu_259_p2_carry__3_n_2,add_ln332_2_fu_259_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(ddr_buffer_out_read_reg_391[29:26]),
        .O(add_ln332_2_fu_259_p2[29:26]),
        .S({add_ln332_2_fu_259_p2_carry__3_i_1_n_0,add_ln332_2_fu_259_p2_carry__3_i_2_n_0,add_ln332_2_fu_259_p2_carry__3_i_3_n_0,add_ln332_2_fu_259_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__3_i_1
       (.I0(ddr_buffer_out_read_reg_391[29]),
        .I1(shl_ln332_4_fu_252_p3[29]),
        .O(add_ln332_2_fu_259_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__3_i_2
       (.I0(ddr_buffer_out_read_reg_391[28]),
        .I1(shl_ln332_4_fu_252_p3[28]),
        .O(add_ln332_2_fu_259_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__3_i_3
       (.I0(ddr_buffer_out_read_reg_391[27]),
        .I1(shl_ln332_4_fu_252_p3[27]),
        .O(add_ln332_2_fu_259_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__3_i_4
       (.I0(ddr_buffer_out_read_reg_391[26]),
        .I1(shl_ln332_4_fu_252_p3[26]),
        .O(add_ln332_2_fu_259_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_2_fu_259_p2_carry__4
       (.CI(add_ln332_2_fu_259_p2_carry__3_n_0),
        .CO({NLW_add_ln332_2_fu_259_p2_carry__4_CO_UNCONNECTED[3:1],add_ln332_2_fu_259_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ddr_buffer_out_read_reg_391[30]}),
        .O({NLW_add_ln332_2_fu_259_p2_carry__4_O_UNCONNECTED[3:2],add_ln332_2_fu_259_p2[31:30]}),
        .S({1'b0,1'b0,add_ln332_2_fu_259_p2_carry__4_i_1_n_0,add_ln332_2_fu_259_p2_carry__4_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__4_i_1
       (.I0(ddr_buffer_out_read_reg_391[31]),
        .I1(shl_ln332_4_fu_252_p3[31]),
        .O(add_ln332_2_fu_259_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry__4_i_2
       (.I0(ddr_buffer_out_read_reg_391[30]),
        .I1(shl_ln332_4_fu_252_p3[30]),
        .O(add_ln332_2_fu_259_p2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry_i_1
       (.I0(ddr_buffer_out_read_reg_391[13]),
        .I1(shl_ln332_4_fu_252_p3[13]),
        .O(add_ln332_2_fu_259_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry_i_2
       (.I0(ddr_buffer_out_read_reg_391[12]),
        .I1(shl_ln332_4_fu_252_p3[12]),
        .O(add_ln332_2_fu_259_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln332_2_fu_259_p2_carry_i_3
       (.I0(ddr_buffer_out_read_reg_391[11]),
        .I1(shl_ln332_4_fu_252_p3[11]),
        .O(add_ln332_2_fu_259_p2_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_fu_286_p2_carry
       (.CI(1'b0),
        .CO({add_ln332_fu_286_p2_carry_n_0,add_ln332_fu_286_p2_carry_n_1,add_ln332_fu_286_p2_carry_n_2,add_ln332_fu_286_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sub2_i_i_i_fu_274_p2[2:0],1'b0}),
        .O({add_ln332_fu_286_p2[11:9],NLW_add_ln332_fu_286_p2_carry_O_UNCONNECTED[0]}),
        .S({add_ln332_fu_286_p2_carry_i_1_n_0,add_ln332_fu_286_p2_carry_i_2_n_0,add_ln332_fu_286_p2_carry_i_3_n_0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_fu_286_p2_carry__0
       (.CI(add_ln332_fu_286_p2_carry_n_0),
        .CO({add_ln332_fu_286_p2_carry__0_n_0,add_ln332_fu_286_p2_carry__0_n_1,add_ln332_fu_286_p2_carry__0_n_2,add_ln332_fu_286_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sub2_i_i_i_fu_274_p2[6:3]),
        .O(add_ln332_fu_286_p2[15:12]),
        .S({add_ln332_fu_286_p2_carry__0_i_1_n_0,add_ln332_fu_286_p2_carry__0_i_2_n_0,add_ln332_fu_286_p2_carry__0_i_3_n_0,add_ln332_fu_286_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__0_i_1
       (.I0(sub2_i_i_i_fu_274_p2[6]),
        .O(add_ln332_fu_286_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__0_i_2
       (.I0(sub2_i_i_i_fu_274_p2[5]),
        .O(add_ln332_fu_286_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__0_i_3
       (.I0(sub2_i_i_i_fu_274_p2[4]),
        .O(add_ln332_fu_286_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__0_i_4
       (.I0(sub2_i_i_i_fu_274_p2[3]),
        .O(add_ln332_fu_286_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_fu_286_p2_carry__1
       (.CI(add_ln332_fu_286_p2_carry__0_n_0),
        .CO({add_ln332_fu_286_p2_carry__1_n_0,add_ln332_fu_286_p2_carry__1_n_1,add_ln332_fu_286_p2_carry__1_n_2,add_ln332_fu_286_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sub2_i_i_i_fu_274_p2[10:7]),
        .O(add_ln332_fu_286_p2[19:16]),
        .S({add_ln332_fu_286_p2_carry__1_i_1_n_0,add_ln332_fu_286_p2_carry__1_i_2_n_0,add_ln332_fu_286_p2_carry__1_i_3_n_0,add_ln332_fu_286_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__1_i_1
       (.I0(sub2_i_i_i_fu_274_p2[10]),
        .O(add_ln332_fu_286_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__1_i_2
       (.I0(sub2_i_i_i_fu_274_p2[9]),
        .O(add_ln332_fu_286_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__1_i_3
       (.I0(sub2_i_i_i_fu_274_p2[8]),
        .O(add_ln332_fu_286_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__1_i_4
       (.I0(sub2_i_i_i_fu_274_p2[7]),
        .O(add_ln332_fu_286_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_fu_286_p2_carry__2
       (.CI(add_ln332_fu_286_p2_carry__1_n_0),
        .CO({add_ln332_fu_286_p2_carry__2_n_0,add_ln332_fu_286_p2_carry__2_n_1,add_ln332_fu_286_p2_carry__2_n_2,add_ln332_fu_286_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sub2_i_i_i_fu_274_p2[14:11]),
        .O(add_ln332_fu_286_p2[23:20]),
        .S({add_ln332_fu_286_p2_carry__2_i_1_n_0,add_ln332_fu_286_p2_carry__2_i_2_n_0,add_ln332_fu_286_p2_carry__2_i_3_n_0,add_ln332_fu_286_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__2_i_1
       (.I0(sub2_i_i_i_fu_274_p2[14]),
        .O(add_ln332_fu_286_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__2_i_2
       (.I0(sub2_i_i_i_fu_274_p2[13]),
        .O(add_ln332_fu_286_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__2_i_3
       (.I0(sub2_i_i_i_fu_274_p2[12]),
        .O(add_ln332_fu_286_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__2_i_4
       (.I0(sub2_i_i_i_fu_274_p2[11]),
        .O(add_ln332_fu_286_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_fu_286_p2_carry__3
       (.CI(add_ln332_fu_286_p2_carry__2_n_0),
        .CO({add_ln332_fu_286_p2_carry__3_n_0,add_ln332_fu_286_p2_carry__3_n_1,add_ln332_fu_286_p2_carry__3_n_2,add_ln332_fu_286_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sub2_i_i_i_fu_274_p2[18:15]),
        .O(add_ln332_fu_286_p2[27:24]),
        .S({add_ln332_fu_286_p2_carry__3_i_1_n_0,add_ln332_fu_286_p2_carry__3_i_2_n_0,add_ln332_fu_286_p2_carry__3_i_3_n_0,add_ln332_fu_286_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__3_i_1
       (.I0(sub2_i_i_i_fu_274_p2[18]),
        .O(add_ln332_fu_286_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__3_i_2
       (.I0(sub2_i_i_i_fu_274_p2[17]),
        .O(add_ln332_fu_286_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__3_i_3
       (.I0(sub2_i_i_i_fu_274_p2[16]),
        .O(add_ln332_fu_286_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__3_i_4
       (.I0(sub2_i_i_i_fu_274_p2[15]),
        .O(add_ln332_fu_286_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln332_fu_286_p2_carry__4
       (.CI(add_ln332_fu_286_p2_carry__3_n_0),
        .CO({NLW_add_ln332_fu_286_p2_carry__4_CO_UNCONNECTED[3:1],add_ln332_fu_286_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sub2_i_i_i_fu_274_p2[19]}),
        .O({NLW_add_ln332_fu_286_p2_carry__4_O_UNCONNECTED[3:2],add_ln332_fu_286_p2[29:28]}),
        .S({1'b0,1'b0,add_ln332_fu_286_p2_carry__4_i_1_n_0,add_ln332_fu_286_p2_carry__4_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__4_i_1
       (.I0(sub2_i_i_i_fu_274_p2[20]),
        .O(add_ln332_fu_286_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry__4_i_2
       (.I0(sub2_i_i_i_fu_274_p2[19]),
        .O(add_ln332_fu_286_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry_i_1
       (.I0(sub2_i_i_i_fu_274_p2[2]),
        .O(add_ln332_fu_286_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry_i_2
       (.I0(sub2_i_i_i_fu_274_p2[1]),
        .O(add_ln332_fu_286_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln332_fu_286_p2_carry_i_3
       (.I0(sub2_i_i_i_fu_274_p2[0]),
        .O(add_ln332_fu_286_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h3222)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(MM_video_out_BVALID),
        .I3(Q[2]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFE000E0)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\ap_CS_fsm[11]_i_2_n_0 ),
        .I1(\ap_CS_fsm[10]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(Q[3]),
        .I4(MM_video_out_AWREADY),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hAFAB)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter2_reg_n_0),
        .I3(icmp_ln63_fu_377_p2),
        .O(\ap_CS_fsm[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044044400)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\ap_CS_fsm[11]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln63_fu_377_p2),
        .I3(ap_enable_reg_pp1_iter2_reg_n_0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(MM_video_out_WREADY),
        .I1(icmp_ln63_reg_476_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2_reg_n_0),
        .O(\ap_CS_fsm[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg_n_0_[4] ),
        .I5(\ap_CS_fsm[1]_i_5_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg_n_0_[7] ),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_0_[11] ),
        .I1(\ap_CS_fsm_reg_n_0_[12] ),
        .I2(\ap_CS_fsm_reg_n_0_[13] ),
        .I3(\ap_CS_fsm_reg_n_0_[14] ),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4474)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\invert_Y_read_reg_408_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(MM_video_out_AWREADY),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hF808)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(MM_video_out_AWREADY),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0F00DDDD)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln69_fu_339_p2),
        .I2(MM_video_out_WREADY),
        .I3(icmp_ln69_reg_456_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0202020200020000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[4]_i_2_n_0 ),
        .I3(icmp_ln69_fu_339_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(MM_video_out_WREADY),
        .I1(icmp_ln69_reg_456_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[14] ),
        .I1(\ap_CS_fsm_reg_n_0_[7] ),
        .I2(MM_video_out_BVALID),
        .I3(Q[2]),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\invert_Y_read_reg_408_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(Q[3]),
        .I3(MM_video_out_AWREADY),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h9009)) 
    ap_continue2_carry__1_i_1
       (.I0(loop_dataflow_output_count_reg[6]),
        .I1(bound_minus_1[6]),
        .I2(bound_minus_1[7]),
        .I3(loop_dataflow_output_count_reg[7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry__1_i_2
       (.I0(loop_dataflow_output_count_reg[4]),
        .I1(bound_minus_1[4]),
        .I2(bound_minus_1[5]),
        .I3(loop_dataflow_output_count_reg[5]),
        .I4(bound_minus_1[3]),
        .I5(loop_dataflow_output_count_reg[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry__1_i_3
       (.I0(loop_dataflow_output_count_reg[0]),
        .I1(bound_minus_1[0]),
        .I2(bound_minus_1[2]),
        .I3(loop_dataflow_output_count_reg[2]),
        .I4(bound_minus_1[1]),
        .I5(loop_dataflow_output_count_reg[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0000000088888000)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(\loop_dataflow_output_count_reg[0] ),
        .I2(MM_video_out_BVALID),
        .I3(Q[2]),
        .I4(ap_done_reg),
        .I5(ap_done_reg_reg_0),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA80AA800000AA80)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(Q[1]),
        .I2(MM_video_out_AWREADY),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln69_reg_4560),
        .I5(icmp_ln69_fu_339_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[4]_i_2_n_0 ),
        .I4(icmp_ln69_fu_339_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h808888888A888888)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(MM_video_out_WREADY),
        .I3(icmp_ln69_reg_456_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ap_NS_fsm125_out),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A800A8)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm124_out),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\ap_CS_fsm[11]_i_2_n_0 ),
        .I5(icmp_ln63_fu_377_p2),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[11]_i_2_n_0 ),
        .I4(icmp_ln63_fu_377_p2),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h808888888A888888)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(MM_video_out_WREADY),
        .I3(icmp_ln63_reg_476_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2_reg_n_0),
        .I5(ap_NS_fsm124_out),
        .O(ap_enable_reg_pp1_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    ap_ready_INST_0_i_2
       (.I0(\loop_dataflow_output_count_reg[0] ),
        .I1(MM_video_out_BVALID),
        .I2(Q[2]),
        .I3(ap_done_reg),
        .O(grp_DataMover_s2mm_32bits_fu_114_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[0]_i_1 
       (.I0(trunc_ln60_1_reg_417[0]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[0]),
        .O(burst_size_fu_245_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[10]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[10]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[10]),
        .O(burst_size_fu_245_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[11]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[11]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[11]),
        .O(burst_size_fu_245_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[12]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[12]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[12]),
        .O(burst_size_fu_245_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[12]_i_3 
       (.I0(trunc_ln60_1_reg_417[12]),
        .O(\burst_size_reg_427[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[12]_i_4 
       (.I0(trunc_ln60_1_reg_417[11]),
        .O(\burst_size_reg_427[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[12]_i_5 
       (.I0(trunc_ln60_1_reg_417[10]),
        .O(\burst_size_reg_427[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[12]_i_6 
       (.I0(trunc_ln60_1_reg_417[9]),
        .O(\burst_size_reg_427[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[13]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[13]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[13]),
        .O(burst_size_fu_245_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[14]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[14]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[14]),
        .O(burst_size_fu_245_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[15]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[15]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[15]),
        .O(burst_size_fu_245_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[16]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[16]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[16]),
        .O(burst_size_fu_245_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[16]_i_3 
       (.I0(trunc_ln60_1_reg_417[16]),
        .O(\burst_size_reg_427[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[16]_i_4 
       (.I0(trunc_ln60_1_reg_417[15]),
        .O(\burst_size_reg_427[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[16]_i_5 
       (.I0(trunc_ln60_1_reg_417[14]),
        .O(\burst_size_reg_427[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[16]_i_6 
       (.I0(trunc_ln60_1_reg_417[13]),
        .O(\burst_size_reg_427[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[17]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[17]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[17]),
        .O(burst_size_fu_245_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[18]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[18]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[18]),
        .O(burst_size_fu_245_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[19]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[19]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[19]),
        .O(burst_size_fu_245_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[1]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[1]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[1]),
        .O(burst_size_fu_245_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[20]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[20]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[20]),
        .O(burst_size_fu_245_p3[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[20]_i_3 
       (.I0(trunc_ln60_1_reg_417[20]),
        .O(\burst_size_reg_427[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[20]_i_4 
       (.I0(trunc_ln60_1_reg_417[19]),
        .O(\burst_size_reg_427[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[20]_i_5 
       (.I0(trunc_ln60_1_reg_417[18]),
        .O(\burst_size_reg_427[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[20]_i_6 
       (.I0(trunc_ln60_1_reg_417[17]),
        .O(\burst_size_reg_427[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[21]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[21]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[21]),
        .O(burst_size_fu_245_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[22]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[22]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[22]),
        .O(burst_size_fu_245_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[23]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[23]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[23]),
        .O(burst_size_fu_245_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[24]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[24]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[24]),
        .O(burst_size_fu_245_p3[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[24]_i_3 
       (.I0(trunc_ln60_1_reg_417[24]),
        .O(\burst_size_reg_427[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[24]_i_4 
       (.I0(trunc_ln60_1_reg_417[23]),
        .O(\burst_size_reg_427[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[24]_i_5 
       (.I0(trunc_ln60_1_reg_417[22]),
        .O(\burst_size_reg_427[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[24]_i_6 
       (.I0(trunc_ln60_1_reg_417[21]),
        .O(\burst_size_reg_427[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[25]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[25]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[25]),
        .O(burst_size_fu_245_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[26]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[26]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[26]),
        .O(burst_size_fu_245_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[27]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[27]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[27]),
        .O(burst_size_fu_245_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[28]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[28]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[28]),
        .O(burst_size_fu_245_p3[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[28]_i_3 
       (.I0(trunc_ln60_1_reg_417[28]),
        .O(\burst_size_reg_427[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[28]_i_4 
       (.I0(trunc_ln60_1_reg_417[27]),
        .O(\burst_size_reg_427[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[28]_i_5 
       (.I0(trunc_ln60_1_reg_417[26]),
        .O(\burst_size_reg_427[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[28]_i_6 
       (.I0(trunc_ln60_1_reg_417[25]),
        .O(\burst_size_reg_427[28]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \burst_size_reg_427[29]_i_1 
       (.I0(tmp_reg_412),
        .I1(sub_ln60_1_fu_236_p2[29]),
        .O(burst_size_fu_245_p3[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[29]_i_3 
       (.I0(trunc_ln60_1_reg_417[29]),
        .O(\burst_size_reg_427[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[2]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[2]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[2]),
        .O(burst_size_fu_245_p3[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \burst_size_reg_427[30]_i_1 
       (.I0(tmp_reg_412),
        .I1(\burst_size_reg_427_reg[29]_i_2_n_2 ),
        .I2(ap_CS_fsm_state2),
        .I3(\burst_size_reg_427_reg[30]_0 ),
        .O(\burst_size_reg_427[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[3]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[3]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[3]),
        .O(burst_size_fu_245_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[4]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[4]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[4]),
        .O(burst_size_fu_245_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[4]_i_3 
       (.I0(trunc_ln60_1_reg_417[0]),
        .O(\burst_size_reg_427[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[4]_i_4 
       (.I0(trunc_ln60_1_reg_417[4]),
        .O(\burst_size_reg_427[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[4]_i_5 
       (.I0(trunc_ln60_1_reg_417[3]),
        .O(\burst_size_reg_427[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[4]_i_6 
       (.I0(trunc_ln60_1_reg_417[2]),
        .O(\burst_size_reg_427[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[4]_i_7 
       (.I0(trunc_ln60_1_reg_417[1]),
        .O(\burst_size_reg_427[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[5]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[5]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[5]),
        .O(burst_size_fu_245_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[6]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[6]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[6]),
        .O(burst_size_fu_245_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[7]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[7]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[7]),
        .O(burst_size_fu_245_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[8]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[8]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[8]),
        .O(burst_size_fu_245_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[8]_i_3 
       (.I0(trunc_ln60_1_reg_417[8]),
        .O(\burst_size_reg_427[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[8]_i_4 
       (.I0(trunc_ln60_1_reg_417[7]),
        .O(\burst_size_reg_427[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[8]_i_5 
       (.I0(trunc_ln60_1_reg_417[6]),
        .O(\burst_size_reg_427[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_size_reg_427[8]_i_6 
       (.I0(trunc_ln60_1_reg_417[5]),
        .O(\burst_size_reg_427[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_size_reg_427[9]_i_1 
       (.I0(sub_ln60_1_fu_236_p2[9]),
        .I1(tmp_reg_412),
        .I2(trunc_ln60_2_reg_422[9]),
        .O(burst_size_fu_245_p3[9]));
  FDRE \burst_size_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[0]),
        .Q(\burst_size_reg_427_reg[0]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[10]),
        .Q(\burst_size_reg_427_reg[10]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[11]),
        .Q(\burst_size_reg_427_reg[11]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[12]),
        .Q(\burst_size_reg_427_reg[12]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \burst_size_reg_427_reg[12]_i_2 
       (.CI(\burst_size_reg_427_reg[8]_i_2_n_0 ),
        .CO({\burst_size_reg_427_reg[12]_i_2_n_0 ,\burst_size_reg_427_reg[12]_i_2_n_1 ,\burst_size_reg_427_reg[12]_i_2_n_2 ,\burst_size_reg_427_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_1_fu_236_p2[12:9]),
        .S({\burst_size_reg_427[12]_i_3_n_0 ,\burst_size_reg_427[12]_i_4_n_0 ,\burst_size_reg_427[12]_i_5_n_0 ,\burst_size_reg_427[12]_i_6_n_0 }));
  FDRE \burst_size_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[13]),
        .Q(\burst_size_reg_427_reg[13]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[14]),
        .Q(\burst_size_reg_427_reg[14]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[15]),
        .Q(\burst_size_reg_427_reg[15]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[16]),
        .Q(\burst_size_reg_427_reg[16]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \burst_size_reg_427_reg[16]_i_2 
       (.CI(\burst_size_reg_427_reg[12]_i_2_n_0 ),
        .CO({\burst_size_reg_427_reg[16]_i_2_n_0 ,\burst_size_reg_427_reg[16]_i_2_n_1 ,\burst_size_reg_427_reg[16]_i_2_n_2 ,\burst_size_reg_427_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_1_fu_236_p2[16:13]),
        .S({\burst_size_reg_427[16]_i_3_n_0 ,\burst_size_reg_427[16]_i_4_n_0 ,\burst_size_reg_427[16]_i_5_n_0 ,\burst_size_reg_427[16]_i_6_n_0 }));
  FDRE \burst_size_reg_427_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[17]),
        .Q(\burst_size_reg_427_reg[17]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[18]),
        .Q(\burst_size_reg_427_reg[18]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[19]),
        .Q(\burst_size_reg_427_reg[19]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[1]),
        .Q(\burst_size_reg_427_reg[1]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[20]),
        .Q(\burst_size_reg_427_reg[20]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \burst_size_reg_427_reg[20]_i_2 
       (.CI(\burst_size_reg_427_reg[16]_i_2_n_0 ),
        .CO({\burst_size_reg_427_reg[20]_i_2_n_0 ,\burst_size_reg_427_reg[20]_i_2_n_1 ,\burst_size_reg_427_reg[20]_i_2_n_2 ,\burst_size_reg_427_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_1_fu_236_p2[20:17]),
        .S({\burst_size_reg_427[20]_i_3_n_0 ,\burst_size_reg_427[20]_i_4_n_0 ,\burst_size_reg_427[20]_i_5_n_0 ,\burst_size_reg_427[20]_i_6_n_0 }));
  FDRE \burst_size_reg_427_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[21]),
        .Q(\burst_size_reg_427_reg[21]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[22]),
        .Q(\burst_size_reg_427_reg[22]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[23]),
        .Q(\burst_size_reg_427_reg[23]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[24]),
        .Q(\burst_size_reg_427_reg[24]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \burst_size_reg_427_reg[24]_i_2 
       (.CI(\burst_size_reg_427_reg[20]_i_2_n_0 ),
        .CO({\burst_size_reg_427_reg[24]_i_2_n_0 ,\burst_size_reg_427_reg[24]_i_2_n_1 ,\burst_size_reg_427_reg[24]_i_2_n_2 ,\burst_size_reg_427_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_1_fu_236_p2[24:21]),
        .S({\burst_size_reg_427[24]_i_3_n_0 ,\burst_size_reg_427[24]_i_4_n_0 ,\burst_size_reg_427[24]_i_5_n_0 ,\burst_size_reg_427[24]_i_6_n_0 }));
  FDRE \burst_size_reg_427_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[25]),
        .Q(\burst_size_reg_427_reg[25]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[26]),
        .Q(\burst_size_reg_427_reg[26]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[27]),
        .Q(\burst_size_reg_427_reg[27]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[28]),
        .Q(\burst_size_reg_427_reg[28]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \burst_size_reg_427_reg[28]_i_2 
       (.CI(\burst_size_reg_427_reg[24]_i_2_n_0 ),
        .CO({\burst_size_reg_427_reg[28]_i_2_n_0 ,\burst_size_reg_427_reg[28]_i_2_n_1 ,\burst_size_reg_427_reg[28]_i_2_n_2 ,\burst_size_reg_427_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_1_fu_236_p2[28:25]),
        .S({\burst_size_reg_427[28]_i_3_n_0 ,\burst_size_reg_427[28]_i_4_n_0 ,\burst_size_reg_427[28]_i_5_n_0 ,\burst_size_reg_427[28]_i_6_n_0 }));
  FDRE \burst_size_reg_427_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[29]),
        .Q(\burst_size_reg_427_reg[29]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \burst_size_reg_427_reg[29]_i_2 
       (.CI(\burst_size_reg_427_reg[28]_i_2_n_0 ),
        .CO({\NLW_burst_size_reg_427_reg[29]_i_2_CO_UNCONNECTED [3:2],\burst_size_reg_427_reg[29]_i_2_n_2 ,\NLW_burst_size_reg_427_reg[29]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_burst_size_reg_427_reg[29]_i_2_O_UNCONNECTED [3:1],sub_ln60_1_fu_236_p2[29]}),
        .S({1'b0,1'b0,1'b1,\burst_size_reg_427[29]_i_3_n_0 }));
  FDRE \burst_size_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[2]),
        .Q(\burst_size_reg_427_reg[2]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\burst_size_reg_427[30]_i_1_n_0 ),
        .Q(\burst_size_reg_427_reg[30]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[3]),
        .Q(\burst_size_reg_427_reg[3]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[4]),
        .Q(\burst_size_reg_427_reg[4]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \burst_size_reg_427_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\burst_size_reg_427_reg[4]_i_2_n_0 ,\burst_size_reg_427_reg[4]_i_2_n_1 ,\burst_size_reg_427_reg[4]_i_2_n_2 ,\burst_size_reg_427_reg[4]_i_2_n_3 }),
        .CYINIT(\burst_size_reg_427[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_1_fu_236_p2[4:1]),
        .S({\burst_size_reg_427[4]_i_4_n_0 ,\burst_size_reg_427[4]_i_5_n_0 ,\burst_size_reg_427[4]_i_6_n_0 ,\burst_size_reg_427[4]_i_7_n_0 }));
  FDRE \burst_size_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[5]),
        .Q(\burst_size_reg_427_reg[5]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[6]),
        .Q(\burst_size_reg_427_reg[6]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[7]),
        .Q(\burst_size_reg_427_reg[7]_0 ),
        .R(1'b0));
  FDRE \burst_size_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[8]),
        .Q(\burst_size_reg_427_reg[8]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \burst_size_reg_427_reg[8]_i_2 
       (.CI(\burst_size_reg_427_reg[4]_i_2_n_0 ),
        .CO({\burst_size_reg_427_reg[8]_i_2_n_0 ,\burst_size_reg_427_reg[8]_i_2_n_1 ,\burst_size_reg_427_reg[8]_i_2_n_2 ,\burst_size_reg_427_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_1_fu_236_p2[8:5]),
        .S({\burst_size_reg_427[8]_i_3_n_0 ,\burst_size_reg_427[8]_i_4_n_0 ,\burst_size_reg_427[8]_i_5_n_0 ,\burst_size_reg_427[8]_i_6_n_0 }));
  FDRE \burst_size_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_size_fu_245_p3[9]),
        .Q(\burst_size_reg_427_reg[9]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [0]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [0]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [10]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [10]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [11]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [11]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [12]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [12]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [13]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [13]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [14]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [14]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [15]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [15]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [16]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [16]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [17]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [17]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [18]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [18]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [19]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [19]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [1]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [1]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [20]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [20]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [21]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [21]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [22]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [22]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [23]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [23]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [24]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [24]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [25]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [25]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [26]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [26]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [27]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [27]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [28]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [28]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [29]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [29]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [2]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [2]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [3]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [3]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [4]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [4]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [5]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [5]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [5]));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    \data_p2[62]_i_1 
       (.I0(\data_p2_reg[62] [0]),
        .I1(\data_p2_reg[62] [1]),
        .I2(MM_video_out_AWREADY),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [6]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [6]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [7]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [7]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [8]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [8]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\trunc_ln332_2_reg_440_reg[29]_1 [9]),
        .I1(Q[3]),
        .I2(\trunc_ln332_3_reg_435_reg[29]_0 [9]),
        .O(\trunc_ln332_2_reg_440_reg[29]_0 [9]));
  FDRE \ddr_buffer_out_read_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [9]),
        .Q(ddr_buffer_out_read_reg_391[10]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [10]),
        .Q(ddr_buffer_out_read_reg_391[11]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [11]),
        .Q(ddr_buffer_out_read_reg_391[12]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [12]),
        .Q(ddr_buffer_out_read_reg_391[13]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [13]),
        .Q(ddr_buffer_out_read_reg_391[14]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [14]),
        .Q(ddr_buffer_out_read_reg_391[15]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [15]),
        .Q(ddr_buffer_out_read_reg_391[16]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [16]),
        .Q(ddr_buffer_out_read_reg_391[17]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [17]),
        .Q(ddr_buffer_out_read_reg_391[18]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [18]),
        .Q(ddr_buffer_out_read_reg_391[19]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [0]),
        .Q(ddr_buffer_out_read_reg_391[1]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [19]),
        .Q(ddr_buffer_out_read_reg_391[20]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [20]),
        .Q(ddr_buffer_out_read_reg_391[21]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [21]),
        .Q(ddr_buffer_out_read_reg_391[22]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [22]),
        .Q(ddr_buffer_out_read_reg_391[23]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [23]),
        .Q(ddr_buffer_out_read_reg_391[24]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [24]),
        .Q(ddr_buffer_out_read_reg_391[25]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [25]),
        .Q(ddr_buffer_out_read_reg_391[26]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [26]),
        .Q(ddr_buffer_out_read_reg_391[27]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [27]),
        .Q(ddr_buffer_out_read_reg_391[28]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [28]),
        .Q(ddr_buffer_out_read_reg_391[29]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [1]),
        .Q(ddr_buffer_out_read_reg_391[2]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [29]),
        .Q(ddr_buffer_out_read_reg_391[30]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [30]),
        .Q(ddr_buffer_out_read_reg_391[31]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [2]),
        .Q(ddr_buffer_out_read_reg_391[3]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [3]),
        .Q(ddr_buffer_out_read_reg_391[4]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [4]),
        .Q(ddr_buffer_out_read_reg_391[5]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [5]),
        .Q(ddr_buffer_out_read_reg_391[6]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [6]),
        .Q(ddr_buffer_out_read_reg_391[7]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [7]),
        .Q(ddr_buffer_out_read_reg_391[8]),
        .R(1'b0));
  FDRE \ddr_buffer_out_read_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\ddr_buffer_out_read_reg_391_reg[31]_0 [8]),
        .Q(ddr_buffer_out_read_reg_391[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln63_fu_377_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln63_fu_377_p2_carry_n_0,icmp_ln63_fu_377_p2_carry_n_1,icmp_ln63_fu_377_p2_carry_n_2,icmp_ln63_fu_377_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln63_fu_377_p2_carry_i_1_n_0,icmp_ln63_fu_377_p2_carry_i_2_n_0,icmp_ln63_fu_377_p2_carry_i_3_n_0,icmp_ln63_fu_377_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln63_fu_377_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln63_fu_377_p2_carry_i_5_n_0,icmp_ln63_fu_377_p2_carry_i_6_n_0,icmp_ln63_fu_377_p2_carry_i_7_n_0,icmp_ln63_fu_377_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln63_fu_377_p2_carry__0
       (.CI(icmp_ln63_fu_377_p2_carry_n_0),
        .CO({icmp_ln63_fu_377_p2_carry__0_n_0,icmp_ln63_fu_377_p2_carry__0_n_1,icmp_ln63_fu_377_p2_carry__0_n_2,icmp_ln63_fu_377_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln63_fu_377_p2_carry__0_i_1_n_0,icmp_ln63_fu_377_p2_carry__0_i_2_n_0,icmp_ln63_fu_377_p2_carry__0_i_3_n_0,icmp_ln63_fu_377_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln63_fu_377_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln63_fu_377_p2_carry__0_i_5_n_0,icmp_ln63_fu_377_p2_carry__0_i_6_n_0,icmp_ln63_fu_377_p2_carry__0_i_7_n_0,icmp_ln63_fu_377_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__0_i_1
       (.I0(\burst_size_reg_427_reg[14]_0 ),
        .I1(phi_ln332_reg_182_reg[14]),
        .I2(phi_ln332_reg_182_reg[15]),
        .I3(\burst_size_reg_427_reg[15]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__0_i_2
       (.I0(\burst_size_reg_427_reg[12]_0 ),
        .I1(phi_ln332_reg_182_reg[12]),
        .I2(phi_ln332_reg_182_reg[13]),
        .I3(\burst_size_reg_427_reg[13]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__0_i_3
       (.I0(\burst_size_reg_427_reg[10]_0 ),
        .I1(phi_ln332_reg_182_reg[10]),
        .I2(phi_ln332_reg_182_reg[11]),
        .I3(\burst_size_reg_427_reg[11]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__0_i_4
       (.I0(\burst_size_reg_427_reg[8]_0 ),
        .I1(phi_ln332_reg_182_reg[8]),
        .I2(phi_ln332_reg_182_reg[9]),
        .I3(\burst_size_reg_427_reg[9]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__0_i_5
       (.I0(\burst_size_reg_427_reg[15]_0 ),
        .I1(phi_ln332_reg_182_reg[15]),
        .I2(phi_ln332_reg_182_reg[14]),
        .I3(\burst_size_reg_427_reg[14]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__0_i_6
       (.I0(\burst_size_reg_427_reg[13]_0 ),
        .I1(phi_ln332_reg_182_reg[13]),
        .I2(phi_ln332_reg_182_reg[12]),
        .I3(\burst_size_reg_427_reg[12]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__0_i_7
       (.I0(\burst_size_reg_427_reg[11]_0 ),
        .I1(phi_ln332_reg_182_reg[11]),
        .I2(phi_ln332_reg_182_reg[10]),
        .I3(\burst_size_reg_427_reg[10]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__0_i_8
       (.I0(\burst_size_reg_427_reg[9]_0 ),
        .I1(phi_ln332_reg_182_reg[9]),
        .I2(phi_ln332_reg_182_reg[8]),
        .I3(\burst_size_reg_427_reg[8]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln63_fu_377_p2_carry__1
       (.CI(icmp_ln63_fu_377_p2_carry__0_n_0),
        .CO({icmp_ln63_fu_377_p2_carry__1_n_0,icmp_ln63_fu_377_p2_carry__1_n_1,icmp_ln63_fu_377_p2_carry__1_n_2,icmp_ln63_fu_377_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln63_fu_377_p2_carry__1_i_1_n_0,icmp_ln63_fu_377_p2_carry__1_i_2_n_0,icmp_ln63_fu_377_p2_carry__1_i_3_n_0,icmp_ln63_fu_377_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln63_fu_377_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln63_fu_377_p2_carry__1_i_5_n_0,icmp_ln63_fu_377_p2_carry__1_i_6_n_0,icmp_ln63_fu_377_p2_carry__1_i_7_n_0,icmp_ln63_fu_377_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__1_i_1
       (.I0(\burst_size_reg_427_reg[22]_0 ),
        .I1(phi_ln332_reg_182_reg[22]),
        .I2(phi_ln332_reg_182_reg[23]),
        .I3(\burst_size_reg_427_reg[23]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__1_i_2
       (.I0(\burst_size_reg_427_reg[20]_0 ),
        .I1(phi_ln332_reg_182_reg[20]),
        .I2(phi_ln332_reg_182_reg[21]),
        .I3(\burst_size_reg_427_reg[21]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__1_i_3
       (.I0(\burst_size_reg_427_reg[18]_0 ),
        .I1(phi_ln332_reg_182_reg[18]),
        .I2(phi_ln332_reg_182_reg[19]),
        .I3(\burst_size_reg_427_reg[19]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__1_i_4
       (.I0(\burst_size_reg_427_reg[16]_0 ),
        .I1(phi_ln332_reg_182_reg[16]),
        .I2(phi_ln332_reg_182_reg[17]),
        .I3(\burst_size_reg_427_reg[17]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__1_i_5
       (.I0(\burst_size_reg_427_reg[23]_0 ),
        .I1(phi_ln332_reg_182_reg[23]),
        .I2(phi_ln332_reg_182_reg[22]),
        .I3(\burst_size_reg_427_reg[22]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__1_i_6
       (.I0(\burst_size_reg_427_reg[21]_0 ),
        .I1(phi_ln332_reg_182_reg[21]),
        .I2(phi_ln332_reg_182_reg[20]),
        .I3(\burst_size_reg_427_reg[20]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__1_i_7
       (.I0(\burst_size_reg_427_reg[19]_0 ),
        .I1(phi_ln332_reg_182_reg[19]),
        .I2(phi_ln332_reg_182_reg[18]),
        .I3(\burst_size_reg_427_reg[18]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__1_i_8
       (.I0(\burst_size_reg_427_reg[17]_0 ),
        .I1(phi_ln332_reg_182_reg[17]),
        .I2(phi_ln332_reg_182_reg[16]),
        .I3(\burst_size_reg_427_reg[16]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln63_fu_377_p2_carry__2
       (.CI(icmp_ln63_fu_377_p2_carry__1_n_0),
        .CO({icmp_ln63_fu_377_p2,icmp_ln63_fu_377_p2_carry__2_n_1,icmp_ln63_fu_377_p2_carry__2_n_2,icmp_ln63_fu_377_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln63_fu_377_p2_carry__2_i_1_n_0,icmp_ln63_fu_377_p2_carry__2_i_2_n_0,icmp_ln63_fu_377_p2_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln63_fu_377_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln63_fu_377_p2_carry__2_i_4_n_0,icmp_ln63_fu_377_p2_carry__2_i_5_n_0,icmp_ln63_fu_377_p2_carry__2_i_6_n_0,icmp_ln63_fu_377_p2_carry__2_i_7_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__2_i_1
       (.I0(\burst_size_reg_427_reg[28]_0 ),
        .I1(phi_ln332_reg_182_reg[28]),
        .I2(phi_ln332_reg_182_reg[29]),
        .I3(\burst_size_reg_427_reg[29]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__2_i_2
       (.I0(\burst_size_reg_427_reg[26]_0 ),
        .I1(phi_ln332_reg_182_reg[26]),
        .I2(phi_ln332_reg_182_reg[27]),
        .I3(\burst_size_reg_427_reg[27]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry__2_i_3
       (.I0(\burst_size_reg_427_reg[24]_0 ),
        .I1(phi_ln332_reg_182_reg[24]),
        .I2(phi_ln332_reg_182_reg[25]),
        .I3(\burst_size_reg_427_reg[25]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln63_fu_377_p2_carry__2_i_4
       (.I0(\burst_size_reg_427_reg[30]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__2_i_5
       (.I0(\burst_size_reg_427_reg[29]_0 ),
        .I1(phi_ln332_reg_182_reg[29]),
        .I2(phi_ln332_reg_182_reg[28]),
        .I3(\burst_size_reg_427_reg[28]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__2_i_6
       (.I0(\burst_size_reg_427_reg[27]_0 ),
        .I1(phi_ln332_reg_182_reg[27]),
        .I2(phi_ln332_reg_182_reg[26]),
        .I3(\burst_size_reg_427_reg[26]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry__2_i_7
       (.I0(\burst_size_reg_427_reg[25]_0 ),
        .I1(phi_ln332_reg_182_reg[25]),
        .I2(phi_ln332_reg_182_reg[24]),
        .I3(\burst_size_reg_427_reg[24]_0 ),
        .O(icmp_ln63_fu_377_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry_i_1
       (.I0(\burst_size_reg_427_reg[6]_0 ),
        .I1(phi_ln332_reg_182_reg[6]),
        .I2(phi_ln332_reg_182_reg[7]),
        .I3(\burst_size_reg_427_reg[7]_0 ),
        .O(icmp_ln63_fu_377_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry_i_2
       (.I0(\burst_size_reg_427_reg[4]_0 ),
        .I1(phi_ln332_reg_182_reg[4]),
        .I2(phi_ln332_reg_182_reg[5]),
        .I3(\burst_size_reg_427_reg[5]_0 ),
        .O(icmp_ln63_fu_377_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry_i_3
       (.I0(\burst_size_reg_427_reg[2]_0 ),
        .I1(phi_ln332_reg_182_reg[2]),
        .I2(phi_ln332_reg_182_reg[3]),
        .I3(\burst_size_reg_427_reg[3]_0 ),
        .O(icmp_ln63_fu_377_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln63_fu_377_p2_carry_i_4
       (.I0(\burst_size_reg_427_reg[0]_0 ),
        .I1(phi_ln332_reg_182_reg[0]),
        .I2(phi_ln332_reg_182_reg[1]),
        .I3(\burst_size_reg_427_reg[1]_0 ),
        .O(icmp_ln63_fu_377_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry_i_5
       (.I0(\burst_size_reg_427_reg[7]_0 ),
        .I1(phi_ln332_reg_182_reg[7]),
        .I2(phi_ln332_reg_182_reg[6]),
        .I3(\burst_size_reg_427_reg[6]_0 ),
        .O(icmp_ln63_fu_377_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry_i_6
       (.I0(\burst_size_reg_427_reg[5]_0 ),
        .I1(phi_ln332_reg_182_reg[5]),
        .I2(phi_ln332_reg_182_reg[4]),
        .I3(\burst_size_reg_427_reg[4]_0 ),
        .O(icmp_ln63_fu_377_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry_i_7
       (.I0(\burst_size_reg_427_reg[3]_0 ),
        .I1(phi_ln332_reg_182_reg[3]),
        .I2(phi_ln332_reg_182_reg[2]),
        .I3(\burst_size_reg_427_reg[2]_0 ),
        .O(icmp_ln63_fu_377_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln63_fu_377_p2_carry_i_8
       (.I0(\burst_size_reg_427_reg[1]_0 ),
        .I1(phi_ln332_reg_182_reg[1]),
        .I2(phi_ln332_reg_182_reg[0]),
        .I3(\burst_size_reg_427_reg[0]_0 ),
        .O(icmp_ln63_fu_377_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hBBBBFBBB88880888)) 
    \icmp_ln63_reg_476[0]_i_1 
       (.I0(icmp_ln63_fu_377_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter2_reg_n_0),
        .I3(icmp_ln63_reg_476_pp1_iter1_reg),
        .I4(MM_video_out_WREADY),
        .I5(icmp_ln63_reg_476),
        .O(\icmp_ln63_reg_476[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hBB88FB88)) 
    \icmp_ln63_reg_476_pp1_iter1_reg[0]_i_1 
       (.I0(icmp_ln63_reg_476),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter2_reg_n_0),
        .I3(icmp_ln63_reg_476_pp1_iter1_reg),
        .I4(MM_video_out_WREADY),
        .O(\icmp_ln63_reg_476_pp1_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln63_reg_476_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln63_reg_476_pp1_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln63_reg_476_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln63_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln63_reg_476[0]_i_1_n_0 ),
        .Q(icmp_ln63_reg_476),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln69_fu_339_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln69_fu_339_p2_carry_n_0,icmp_ln69_fu_339_p2_carry_n_1,icmp_ln69_fu_339_p2_carry_n_2,icmp_ln69_fu_339_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln69_fu_339_p2_carry_i_1_n_0,icmp_ln69_fu_339_p2_carry_i_2_n_0,icmp_ln69_fu_339_p2_carry_i_3_n_0,icmp_ln69_fu_339_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln69_fu_339_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln69_fu_339_p2_carry_i_5_n_0,icmp_ln69_fu_339_p2_carry_i_6_n_0,icmp_ln69_fu_339_p2_carry_i_7_n_0,icmp_ln69_fu_339_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln69_fu_339_p2_carry__0
       (.CI(icmp_ln69_fu_339_p2_carry_n_0),
        .CO({icmp_ln69_fu_339_p2_carry__0_n_0,icmp_ln69_fu_339_p2_carry__0_n_1,icmp_ln69_fu_339_p2_carry__0_n_2,icmp_ln69_fu_339_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln69_fu_339_p2_carry__0_i_1_n_0,icmp_ln69_fu_339_p2_carry__0_i_2_n_0,icmp_ln69_fu_339_p2_carry__0_i_3_n_0,icmp_ln69_fu_339_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln69_fu_339_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln69_fu_339_p2_carry__0_i_5_n_0,icmp_ln69_fu_339_p2_carry__0_i_6_n_0,icmp_ln69_fu_339_p2_carry__0_i_7_n_0,icmp_ln69_fu_339_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__0_i_1
       (.I0(\burst_size_reg_427_reg[14]_0 ),
        .I1(phi_ln332_1_reg_171_reg[14]),
        .I2(phi_ln332_1_reg_171_reg[15]),
        .I3(\burst_size_reg_427_reg[15]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__0_i_2
       (.I0(\burst_size_reg_427_reg[12]_0 ),
        .I1(phi_ln332_1_reg_171_reg[12]),
        .I2(phi_ln332_1_reg_171_reg[13]),
        .I3(\burst_size_reg_427_reg[13]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__0_i_3
       (.I0(\burst_size_reg_427_reg[10]_0 ),
        .I1(phi_ln332_1_reg_171_reg[10]),
        .I2(phi_ln332_1_reg_171_reg[11]),
        .I3(\burst_size_reg_427_reg[11]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__0_i_4
       (.I0(\burst_size_reg_427_reg[8]_0 ),
        .I1(phi_ln332_1_reg_171_reg[8]),
        .I2(phi_ln332_1_reg_171_reg[9]),
        .I3(\burst_size_reg_427_reg[9]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__0_i_5
       (.I0(\burst_size_reg_427_reg[15]_0 ),
        .I1(phi_ln332_1_reg_171_reg[15]),
        .I2(\burst_size_reg_427_reg[14]_0 ),
        .I3(phi_ln332_1_reg_171_reg[14]),
        .O(icmp_ln69_fu_339_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__0_i_6
       (.I0(\burst_size_reg_427_reg[13]_0 ),
        .I1(phi_ln332_1_reg_171_reg[13]),
        .I2(\burst_size_reg_427_reg[12]_0 ),
        .I3(phi_ln332_1_reg_171_reg[12]),
        .O(icmp_ln69_fu_339_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__0_i_7
       (.I0(\burst_size_reg_427_reg[11]_0 ),
        .I1(phi_ln332_1_reg_171_reg[11]),
        .I2(\burst_size_reg_427_reg[10]_0 ),
        .I3(phi_ln332_1_reg_171_reg[10]),
        .O(icmp_ln69_fu_339_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__0_i_8
       (.I0(\burst_size_reg_427_reg[9]_0 ),
        .I1(phi_ln332_1_reg_171_reg[9]),
        .I2(\burst_size_reg_427_reg[8]_0 ),
        .I3(phi_ln332_1_reg_171_reg[8]),
        .O(icmp_ln69_fu_339_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln69_fu_339_p2_carry__1
       (.CI(icmp_ln69_fu_339_p2_carry__0_n_0),
        .CO({icmp_ln69_fu_339_p2_carry__1_n_0,icmp_ln69_fu_339_p2_carry__1_n_1,icmp_ln69_fu_339_p2_carry__1_n_2,icmp_ln69_fu_339_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln69_fu_339_p2_carry__1_i_1_n_0,icmp_ln69_fu_339_p2_carry__1_i_2_n_0,icmp_ln69_fu_339_p2_carry__1_i_3_n_0,icmp_ln69_fu_339_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln69_fu_339_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln69_fu_339_p2_carry__1_i_5_n_0,icmp_ln69_fu_339_p2_carry__1_i_6_n_0,icmp_ln69_fu_339_p2_carry__1_i_7_n_0,icmp_ln69_fu_339_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__1_i_1
       (.I0(\burst_size_reg_427_reg[22]_0 ),
        .I1(phi_ln332_1_reg_171_reg[22]),
        .I2(phi_ln332_1_reg_171_reg[23]),
        .I3(\burst_size_reg_427_reg[23]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__1_i_2
       (.I0(\burst_size_reg_427_reg[20]_0 ),
        .I1(phi_ln332_1_reg_171_reg[20]),
        .I2(phi_ln332_1_reg_171_reg[21]),
        .I3(\burst_size_reg_427_reg[21]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__1_i_3
       (.I0(\burst_size_reg_427_reg[18]_0 ),
        .I1(phi_ln332_1_reg_171_reg[18]),
        .I2(phi_ln332_1_reg_171_reg[19]),
        .I3(\burst_size_reg_427_reg[19]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__1_i_4
       (.I0(\burst_size_reg_427_reg[16]_0 ),
        .I1(phi_ln332_1_reg_171_reg[16]),
        .I2(phi_ln332_1_reg_171_reg[17]),
        .I3(\burst_size_reg_427_reg[17]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__1_i_5
       (.I0(\burst_size_reg_427_reg[23]_0 ),
        .I1(phi_ln332_1_reg_171_reg[23]),
        .I2(\burst_size_reg_427_reg[22]_0 ),
        .I3(phi_ln332_1_reg_171_reg[22]),
        .O(icmp_ln69_fu_339_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__1_i_6
       (.I0(\burst_size_reg_427_reg[21]_0 ),
        .I1(phi_ln332_1_reg_171_reg[21]),
        .I2(\burst_size_reg_427_reg[20]_0 ),
        .I3(phi_ln332_1_reg_171_reg[20]),
        .O(icmp_ln69_fu_339_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__1_i_7
       (.I0(\burst_size_reg_427_reg[19]_0 ),
        .I1(phi_ln332_1_reg_171_reg[19]),
        .I2(\burst_size_reg_427_reg[18]_0 ),
        .I3(phi_ln332_1_reg_171_reg[18]),
        .O(icmp_ln69_fu_339_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__1_i_8
       (.I0(\burst_size_reg_427_reg[17]_0 ),
        .I1(phi_ln332_1_reg_171_reg[17]),
        .I2(\burst_size_reg_427_reg[16]_0 ),
        .I3(phi_ln332_1_reg_171_reg[16]),
        .O(icmp_ln69_fu_339_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln69_fu_339_p2_carry__2
       (.CI(icmp_ln69_fu_339_p2_carry__1_n_0),
        .CO({icmp_ln69_fu_339_p2,icmp_ln69_fu_339_p2_carry__2_n_1,icmp_ln69_fu_339_p2_carry__2_n_2,icmp_ln69_fu_339_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln69_fu_339_p2_carry__2_i_1_n_0,icmp_ln69_fu_339_p2_carry__2_i_2_n_0,icmp_ln69_fu_339_p2_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln69_fu_339_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln69_fu_339_p2_carry__2_i_4_n_0,icmp_ln69_fu_339_p2_carry__2_i_5_n_0,icmp_ln69_fu_339_p2_carry__2_i_6_n_0,icmp_ln69_fu_339_p2_carry__2_i_7_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__2_i_1
       (.I0(\burst_size_reg_427_reg[28]_0 ),
        .I1(phi_ln332_1_reg_171_reg[28]),
        .I2(phi_ln332_1_reg_171_reg[29]),
        .I3(\burst_size_reg_427_reg[29]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__2_i_2
       (.I0(\burst_size_reg_427_reg[26]_0 ),
        .I1(phi_ln332_1_reg_171_reg[26]),
        .I2(phi_ln332_1_reg_171_reg[27]),
        .I3(\burst_size_reg_427_reg[27]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry__2_i_3
       (.I0(\burst_size_reg_427_reg[24]_0 ),
        .I1(phi_ln332_1_reg_171_reg[24]),
        .I2(phi_ln332_1_reg_171_reg[25]),
        .I3(\burst_size_reg_427_reg[25]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln69_fu_339_p2_carry__2_i_4
       (.I0(\burst_size_reg_427_reg[30]_0 ),
        .O(icmp_ln69_fu_339_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__2_i_5
       (.I0(\burst_size_reg_427_reg[29]_0 ),
        .I1(phi_ln332_1_reg_171_reg[29]),
        .I2(\burst_size_reg_427_reg[28]_0 ),
        .I3(phi_ln332_1_reg_171_reg[28]),
        .O(icmp_ln69_fu_339_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__2_i_6
       (.I0(\burst_size_reg_427_reg[27]_0 ),
        .I1(phi_ln332_1_reg_171_reg[27]),
        .I2(\burst_size_reg_427_reg[26]_0 ),
        .I3(phi_ln332_1_reg_171_reg[26]),
        .O(icmp_ln69_fu_339_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry__2_i_7
       (.I0(\burst_size_reg_427_reg[25]_0 ),
        .I1(phi_ln332_1_reg_171_reg[25]),
        .I2(\burst_size_reg_427_reg[24]_0 ),
        .I3(phi_ln332_1_reg_171_reg[24]),
        .O(icmp_ln69_fu_339_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry_i_1
       (.I0(\burst_size_reg_427_reg[6]_0 ),
        .I1(phi_ln332_1_reg_171_reg[6]),
        .I2(phi_ln332_1_reg_171_reg[7]),
        .I3(\burst_size_reg_427_reg[7]_0 ),
        .O(icmp_ln69_fu_339_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry_i_2
       (.I0(\burst_size_reg_427_reg[4]_0 ),
        .I1(phi_ln332_1_reg_171_reg[4]),
        .I2(phi_ln332_1_reg_171_reg[5]),
        .I3(\burst_size_reg_427_reg[5]_0 ),
        .O(icmp_ln69_fu_339_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry_i_3
       (.I0(\burst_size_reg_427_reg[2]_0 ),
        .I1(phi_ln332_1_reg_171_reg[2]),
        .I2(phi_ln332_1_reg_171_reg[3]),
        .I3(\burst_size_reg_427_reg[3]_0 ),
        .O(icmp_ln69_fu_339_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln69_fu_339_p2_carry_i_4
       (.I0(\burst_size_reg_427_reg[0]_0 ),
        .I1(phi_ln332_1_reg_171_reg[0]),
        .I2(phi_ln332_1_reg_171_reg[1]),
        .I3(\burst_size_reg_427_reg[1]_0 ),
        .O(icmp_ln69_fu_339_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry_i_5
       (.I0(\burst_size_reg_427_reg[7]_0 ),
        .I1(phi_ln332_1_reg_171_reg[7]),
        .I2(\burst_size_reg_427_reg[6]_0 ),
        .I3(phi_ln332_1_reg_171_reg[6]),
        .O(icmp_ln69_fu_339_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry_i_6
       (.I0(\burst_size_reg_427_reg[5]_0 ),
        .I1(phi_ln332_1_reg_171_reg[5]),
        .I2(\burst_size_reg_427_reg[4]_0 ),
        .I3(phi_ln332_1_reg_171_reg[4]),
        .O(icmp_ln69_fu_339_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry_i_7
       (.I0(\burst_size_reg_427_reg[3]_0 ),
        .I1(phi_ln332_1_reg_171_reg[3]),
        .I2(\burst_size_reg_427_reg[2]_0 ),
        .I3(phi_ln332_1_reg_171_reg[2]),
        .O(icmp_ln69_fu_339_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln69_fu_339_p2_carry_i_8
       (.I0(\burst_size_reg_427_reg[1]_0 ),
        .I1(phi_ln332_1_reg_171_reg[1]),
        .I2(\burst_size_reg_427_reg[0]_0 ),
        .I3(phi_ln332_1_reg_171_reg[0]),
        .O(icmp_ln69_fu_339_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hBBBBFBBB88880888)) 
    \icmp_ln69_reg_456[0]_i_1 
       (.I0(icmp_ln69_fu_339_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(icmp_ln69_reg_456_pp0_iter1_reg),
        .I4(MM_video_out_WREADY),
        .I5(icmp_ln69_reg_456),
        .O(\icmp_ln69_reg_456[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hBB88FB88)) 
    \icmp_ln69_reg_456_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln69_reg_456),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(icmp_ln69_reg_456_pp0_iter1_reg),
        .I4(MM_video_out_WREADY),
        .O(\icmp_ln69_reg_456_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln69_reg_456_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln69_reg_456_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln69_reg_456_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln69_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln69_reg_456[0]_i_1_n_0 ),
        .Q(icmp_ln69_reg_456),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [0]),
        .Q(image_h_read_reg_403[0]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [10]),
        .Q(image_h_read_reg_403[10]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [11]),
        .Q(image_h_read_reg_403[11]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [12]),
        .Q(image_h_read_reg_403[12]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [13]),
        .Q(image_h_read_reg_403[13]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [14]),
        .Q(image_h_read_reg_403[14]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [15]),
        .Q(image_h_read_reg_403[15]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [16]),
        .Q(image_h_read_reg_403[16]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [17]),
        .Q(image_h_read_reg_403[17]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [18]),
        .Q(image_h_read_reg_403[18]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [19]),
        .Q(image_h_read_reg_403[19]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [1]),
        .Q(image_h_read_reg_403[1]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [20]),
        .Q(image_h_read_reg_403[20]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [2]),
        .Q(image_h_read_reg_403[2]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [3]),
        .Q(image_h_read_reg_403[3]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [4]),
        .Q(image_h_read_reg_403[4]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [5]),
        .Q(image_h_read_reg_403[5]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [6]),
        .Q(image_h_read_reg_403[6]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [7]),
        .Q(image_h_read_reg_403[7]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [8]),
        .Q(image_h_read_reg_403[8]),
        .R(1'b0));
  FDRE \image_h_read_reg_403_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_h_read_reg_403_reg[20]_0 [9]),
        .Q(image_h_read_reg_403[9]),
        .R(1'b0));
  FDRE \invert_Y_read_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(invert_Y_c_dout),
        .Q(\invert_Y_read_reg_408_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    loop_dataflow_input_count3_carry__1_i_1
       (.I0(loop_dataflow_input_count_reg__0[6]),
        .I1(bound_minus_1[6]),
        .I2(loop_dataflow_input_count_reg__0[7]),
        .I3(bound_minus_1[7]),
        .O(\loop_dataflow_input_count_reg[30] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry__1_i_2
       (.I0(loop_dataflow_input_count_reg__0[4]),
        .I1(bound_minus_1[4]),
        .I2(loop_dataflow_input_count_reg__0[5]),
        .I3(bound_minus_1[5]),
        .I4(loop_dataflow_input_count_reg__0[3]),
        .I5(bound_minus_1[3]),
        .O(\loop_dataflow_input_count_reg[30] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry__1_i_3
       (.I0(loop_dataflow_input_count_reg__0[0]),
        .I1(bound_minus_1[0]),
        .I2(loop_dataflow_input_count_reg__0[2]),
        .I3(bound_minus_1[2]),
        .I4(loop_dataflow_input_count_reg__0[1]),
        .I5(bound_minus_1[1]),
        .O(\loop_dataflow_input_count_reg[30] [0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \loop_dataflow_output_count[0]_i_2 
       (.I0(\loop_dataflow_output_count_reg[0] ),
        .I1(MM_video_out_BVALID),
        .I2(Q[2]),
        .I3(ap_done_reg),
        .O(loop_dataflow_output_count0));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    mem_reg_i_11
       (.I0(\waddr_reg[0] ),
        .I1(MM_video_out_WREADY),
        .I2(ap_enable_reg_pp1_iter2_reg_n_0),
        .I3(icmp_ln63_reg_476_pp1_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(icmp_ln69_reg_456_pp0_iter1_reg),
        .O(MM_video_out_WVALID));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    \phi_ln332_1_reg_171[0]_i_2 
       (.I0(icmp_ln69_fu_339_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(MM_video_out_WREADY),
        .I3(icmp_ln69_reg_456_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(phi_ln332_1_reg_1710));
  LUT1 #(
    .INIT(2'h1)) 
    \phi_ln332_1_reg_171[0]_i_4 
       (.I0(phi_ln332_1_reg_171_reg[0]),
        .O(\phi_ln332_1_reg_171[0]_i_4_n_0 ));
  FDRE \phi_ln332_1_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[0]_i_3_n_7 ),
        .Q(phi_ln332_1_reg_171_reg[0]),
        .R(ap_NS_fsm125_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_1_reg_171_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\phi_ln332_1_reg_171_reg[0]_i_3_n_0 ,\phi_ln332_1_reg_171_reg[0]_i_3_n_1 ,\phi_ln332_1_reg_171_reg[0]_i_3_n_2 ,\phi_ln332_1_reg_171_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\phi_ln332_1_reg_171_reg[0]_i_3_n_4 ,\phi_ln332_1_reg_171_reg[0]_i_3_n_5 ,\phi_ln332_1_reg_171_reg[0]_i_3_n_6 ,\phi_ln332_1_reg_171_reg[0]_i_3_n_7 }),
        .S({phi_ln332_1_reg_171_reg[3:1],\phi_ln332_1_reg_171[0]_i_4_n_0 }));
  FDRE \phi_ln332_1_reg_171_reg[10] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[8]_i_1_n_5 ),
        .Q(phi_ln332_1_reg_171_reg[10]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[11] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[8]_i_1_n_4 ),
        .Q(phi_ln332_1_reg_171_reg[11]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[12] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[12]_i_1_n_7 ),
        .Q(phi_ln332_1_reg_171_reg[12]),
        .R(ap_NS_fsm125_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_1_reg_171_reg[12]_i_1 
       (.CI(\phi_ln332_1_reg_171_reg[8]_i_1_n_0 ),
        .CO({\phi_ln332_1_reg_171_reg[12]_i_1_n_0 ,\phi_ln332_1_reg_171_reg[12]_i_1_n_1 ,\phi_ln332_1_reg_171_reg[12]_i_1_n_2 ,\phi_ln332_1_reg_171_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_1_reg_171_reg[12]_i_1_n_4 ,\phi_ln332_1_reg_171_reg[12]_i_1_n_5 ,\phi_ln332_1_reg_171_reg[12]_i_1_n_6 ,\phi_ln332_1_reg_171_reg[12]_i_1_n_7 }),
        .S(phi_ln332_1_reg_171_reg[15:12]));
  FDRE \phi_ln332_1_reg_171_reg[13] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[12]_i_1_n_6 ),
        .Q(phi_ln332_1_reg_171_reg[13]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[14] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[12]_i_1_n_5 ),
        .Q(phi_ln332_1_reg_171_reg[14]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[15] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[12]_i_1_n_4 ),
        .Q(phi_ln332_1_reg_171_reg[15]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[16] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[16]_i_1_n_7 ),
        .Q(phi_ln332_1_reg_171_reg[16]),
        .R(ap_NS_fsm125_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_1_reg_171_reg[16]_i_1 
       (.CI(\phi_ln332_1_reg_171_reg[12]_i_1_n_0 ),
        .CO({\phi_ln332_1_reg_171_reg[16]_i_1_n_0 ,\phi_ln332_1_reg_171_reg[16]_i_1_n_1 ,\phi_ln332_1_reg_171_reg[16]_i_1_n_2 ,\phi_ln332_1_reg_171_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_1_reg_171_reg[16]_i_1_n_4 ,\phi_ln332_1_reg_171_reg[16]_i_1_n_5 ,\phi_ln332_1_reg_171_reg[16]_i_1_n_6 ,\phi_ln332_1_reg_171_reg[16]_i_1_n_7 }),
        .S(phi_ln332_1_reg_171_reg[19:16]));
  FDRE \phi_ln332_1_reg_171_reg[17] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[16]_i_1_n_6 ),
        .Q(phi_ln332_1_reg_171_reg[17]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[18] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[16]_i_1_n_5 ),
        .Q(phi_ln332_1_reg_171_reg[18]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[19] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[16]_i_1_n_4 ),
        .Q(phi_ln332_1_reg_171_reg[19]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[0]_i_3_n_6 ),
        .Q(phi_ln332_1_reg_171_reg[1]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[20] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[20]_i_1_n_7 ),
        .Q(phi_ln332_1_reg_171_reg[20]),
        .R(ap_NS_fsm125_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_1_reg_171_reg[20]_i_1 
       (.CI(\phi_ln332_1_reg_171_reg[16]_i_1_n_0 ),
        .CO({\phi_ln332_1_reg_171_reg[20]_i_1_n_0 ,\phi_ln332_1_reg_171_reg[20]_i_1_n_1 ,\phi_ln332_1_reg_171_reg[20]_i_1_n_2 ,\phi_ln332_1_reg_171_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_1_reg_171_reg[20]_i_1_n_4 ,\phi_ln332_1_reg_171_reg[20]_i_1_n_5 ,\phi_ln332_1_reg_171_reg[20]_i_1_n_6 ,\phi_ln332_1_reg_171_reg[20]_i_1_n_7 }),
        .S(phi_ln332_1_reg_171_reg[23:20]));
  FDRE \phi_ln332_1_reg_171_reg[21] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[20]_i_1_n_6 ),
        .Q(phi_ln332_1_reg_171_reg[21]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[22] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[20]_i_1_n_5 ),
        .Q(phi_ln332_1_reg_171_reg[22]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[23] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[20]_i_1_n_4 ),
        .Q(phi_ln332_1_reg_171_reg[23]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[24] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[24]_i_1_n_7 ),
        .Q(phi_ln332_1_reg_171_reg[24]),
        .R(ap_NS_fsm125_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_1_reg_171_reg[24]_i_1 
       (.CI(\phi_ln332_1_reg_171_reg[20]_i_1_n_0 ),
        .CO({\phi_ln332_1_reg_171_reg[24]_i_1_n_0 ,\phi_ln332_1_reg_171_reg[24]_i_1_n_1 ,\phi_ln332_1_reg_171_reg[24]_i_1_n_2 ,\phi_ln332_1_reg_171_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_1_reg_171_reg[24]_i_1_n_4 ,\phi_ln332_1_reg_171_reg[24]_i_1_n_5 ,\phi_ln332_1_reg_171_reg[24]_i_1_n_6 ,\phi_ln332_1_reg_171_reg[24]_i_1_n_7 }),
        .S(phi_ln332_1_reg_171_reg[27:24]));
  FDRE \phi_ln332_1_reg_171_reg[25] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[24]_i_1_n_6 ),
        .Q(phi_ln332_1_reg_171_reg[25]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[26] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[24]_i_1_n_5 ),
        .Q(phi_ln332_1_reg_171_reg[26]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[27] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[24]_i_1_n_4 ),
        .Q(phi_ln332_1_reg_171_reg[27]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[28] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[28]_i_1_n_7 ),
        .Q(phi_ln332_1_reg_171_reg[28]),
        .R(ap_NS_fsm125_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_1_reg_171_reg[28]_i_1 
       (.CI(\phi_ln332_1_reg_171_reg[24]_i_1_n_0 ),
        .CO({\NLW_phi_ln332_1_reg_171_reg[28]_i_1_CO_UNCONNECTED [3:1],\phi_ln332_1_reg_171_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln332_1_reg_171_reg[28]_i_1_O_UNCONNECTED [3:2],\phi_ln332_1_reg_171_reg[28]_i_1_n_6 ,\phi_ln332_1_reg_171_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,phi_ln332_1_reg_171_reg[29:28]}));
  FDRE \phi_ln332_1_reg_171_reg[29] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[28]_i_1_n_6 ),
        .Q(phi_ln332_1_reg_171_reg[29]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[0]_i_3_n_5 ),
        .Q(phi_ln332_1_reg_171_reg[2]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[0]_i_3_n_4 ),
        .Q(phi_ln332_1_reg_171_reg[3]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[4] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[4]_i_1_n_7 ),
        .Q(phi_ln332_1_reg_171_reg[4]),
        .R(ap_NS_fsm125_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_1_reg_171_reg[4]_i_1 
       (.CI(\phi_ln332_1_reg_171_reg[0]_i_3_n_0 ),
        .CO({\phi_ln332_1_reg_171_reg[4]_i_1_n_0 ,\phi_ln332_1_reg_171_reg[4]_i_1_n_1 ,\phi_ln332_1_reg_171_reg[4]_i_1_n_2 ,\phi_ln332_1_reg_171_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_1_reg_171_reg[4]_i_1_n_4 ,\phi_ln332_1_reg_171_reg[4]_i_1_n_5 ,\phi_ln332_1_reg_171_reg[4]_i_1_n_6 ,\phi_ln332_1_reg_171_reg[4]_i_1_n_7 }),
        .S(phi_ln332_1_reg_171_reg[7:4]));
  FDRE \phi_ln332_1_reg_171_reg[5] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[4]_i_1_n_6 ),
        .Q(phi_ln332_1_reg_171_reg[5]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[6] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[4]_i_1_n_5 ),
        .Q(phi_ln332_1_reg_171_reg[6]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[7] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[4]_i_1_n_4 ),
        .Q(phi_ln332_1_reg_171_reg[7]),
        .R(ap_NS_fsm125_out));
  FDRE \phi_ln332_1_reg_171_reg[8] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[8]_i_1_n_7 ),
        .Q(phi_ln332_1_reg_171_reg[8]),
        .R(ap_NS_fsm125_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_1_reg_171_reg[8]_i_1 
       (.CI(\phi_ln332_1_reg_171_reg[4]_i_1_n_0 ),
        .CO({\phi_ln332_1_reg_171_reg[8]_i_1_n_0 ,\phi_ln332_1_reg_171_reg[8]_i_1_n_1 ,\phi_ln332_1_reg_171_reg[8]_i_1_n_2 ,\phi_ln332_1_reg_171_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_1_reg_171_reg[8]_i_1_n_4 ,\phi_ln332_1_reg_171_reg[8]_i_1_n_5 ,\phi_ln332_1_reg_171_reg[8]_i_1_n_6 ,\phi_ln332_1_reg_171_reg[8]_i_1_n_7 }),
        .S(phi_ln332_1_reg_171_reg[11:8]));
  FDRE \phi_ln332_1_reg_171_reg[9] 
       (.C(ap_clk),
        .CE(phi_ln332_1_reg_1710),
        .D(\phi_ln332_1_reg_171_reg[8]_i_1_n_6 ),
        .Q(phi_ln332_1_reg_171_reg[9]),
        .R(ap_NS_fsm125_out));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \phi_ln332_reg_182[0]_i_2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln63_fu_377_p2),
        .I3(ap_enable_reg_pp1_iter2_reg_n_0),
        .I4(icmp_ln63_reg_476_pp1_iter1_reg),
        .I5(MM_video_out_WREADY),
        .O(phi_ln332_reg_1820));
  LUT1 #(
    .INIT(2'h1)) 
    \phi_ln332_reg_182[0]_i_4 
       (.I0(phi_ln332_reg_182_reg[0]),
        .O(\phi_ln332_reg_182[0]_i_4_n_0 ));
  FDRE \phi_ln332_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[0]_i_3_n_7 ),
        .Q(phi_ln332_reg_182_reg[0]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_reg_182_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\phi_ln332_reg_182_reg[0]_i_3_n_0 ,\phi_ln332_reg_182_reg[0]_i_3_n_1 ,\phi_ln332_reg_182_reg[0]_i_3_n_2 ,\phi_ln332_reg_182_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\phi_ln332_reg_182_reg[0]_i_3_n_4 ,\phi_ln332_reg_182_reg[0]_i_3_n_5 ,\phi_ln332_reg_182_reg[0]_i_3_n_6 ,\phi_ln332_reg_182_reg[0]_i_3_n_7 }),
        .S({phi_ln332_reg_182_reg[3:1],\phi_ln332_reg_182[0]_i_4_n_0 }));
  FDRE \phi_ln332_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[8]_i_1_n_5 ),
        .Q(phi_ln332_reg_182_reg[10]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[11] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[8]_i_1_n_4 ),
        .Q(phi_ln332_reg_182_reg[11]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[12] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[12]_i_1_n_7 ),
        .Q(phi_ln332_reg_182_reg[12]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_reg_182_reg[12]_i_1 
       (.CI(\phi_ln332_reg_182_reg[8]_i_1_n_0 ),
        .CO({\phi_ln332_reg_182_reg[12]_i_1_n_0 ,\phi_ln332_reg_182_reg[12]_i_1_n_1 ,\phi_ln332_reg_182_reg[12]_i_1_n_2 ,\phi_ln332_reg_182_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_reg_182_reg[12]_i_1_n_4 ,\phi_ln332_reg_182_reg[12]_i_1_n_5 ,\phi_ln332_reg_182_reg[12]_i_1_n_6 ,\phi_ln332_reg_182_reg[12]_i_1_n_7 }),
        .S(phi_ln332_reg_182_reg[15:12]));
  FDRE \phi_ln332_reg_182_reg[13] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[12]_i_1_n_6 ),
        .Q(phi_ln332_reg_182_reg[13]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[14] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[12]_i_1_n_5 ),
        .Q(phi_ln332_reg_182_reg[14]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[15] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[12]_i_1_n_4 ),
        .Q(phi_ln332_reg_182_reg[15]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[16] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[16]_i_1_n_7 ),
        .Q(phi_ln332_reg_182_reg[16]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_reg_182_reg[16]_i_1 
       (.CI(\phi_ln332_reg_182_reg[12]_i_1_n_0 ),
        .CO({\phi_ln332_reg_182_reg[16]_i_1_n_0 ,\phi_ln332_reg_182_reg[16]_i_1_n_1 ,\phi_ln332_reg_182_reg[16]_i_1_n_2 ,\phi_ln332_reg_182_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_reg_182_reg[16]_i_1_n_4 ,\phi_ln332_reg_182_reg[16]_i_1_n_5 ,\phi_ln332_reg_182_reg[16]_i_1_n_6 ,\phi_ln332_reg_182_reg[16]_i_1_n_7 }),
        .S(phi_ln332_reg_182_reg[19:16]));
  FDRE \phi_ln332_reg_182_reg[17] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[16]_i_1_n_6 ),
        .Q(phi_ln332_reg_182_reg[17]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[18] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[16]_i_1_n_5 ),
        .Q(phi_ln332_reg_182_reg[18]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[19] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[16]_i_1_n_4 ),
        .Q(phi_ln332_reg_182_reg[19]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[0]_i_3_n_6 ),
        .Q(phi_ln332_reg_182_reg[1]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[20] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[20]_i_1_n_7 ),
        .Q(phi_ln332_reg_182_reg[20]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_reg_182_reg[20]_i_1 
       (.CI(\phi_ln332_reg_182_reg[16]_i_1_n_0 ),
        .CO({\phi_ln332_reg_182_reg[20]_i_1_n_0 ,\phi_ln332_reg_182_reg[20]_i_1_n_1 ,\phi_ln332_reg_182_reg[20]_i_1_n_2 ,\phi_ln332_reg_182_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_reg_182_reg[20]_i_1_n_4 ,\phi_ln332_reg_182_reg[20]_i_1_n_5 ,\phi_ln332_reg_182_reg[20]_i_1_n_6 ,\phi_ln332_reg_182_reg[20]_i_1_n_7 }),
        .S(phi_ln332_reg_182_reg[23:20]));
  FDRE \phi_ln332_reg_182_reg[21] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[20]_i_1_n_6 ),
        .Q(phi_ln332_reg_182_reg[21]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[22] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[20]_i_1_n_5 ),
        .Q(phi_ln332_reg_182_reg[22]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[23] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[20]_i_1_n_4 ),
        .Q(phi_ln332_reg_182_reg[23]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[24] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[24]_i_1_n_7 ),
        .Q(phi_ln332_reg_182_reg[24]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_reg_182_reg[24]_i_1 
       (.CI(\phi_ln332_reg_182_reg[20]_i_1_n_0 ),
        .CO({\phi_ln332_reg_182_reg[24]_i_1_n_0 ,\phi_ln332_reg_182_reg[24]_i_1_n_1 ,\phi_ln332_reg_182_reg[24]_i_1_n_2 ,\phi_ln332_reg_182_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_reg_182_reg[24]_i_1_n_4 ,\phi_ln332_reg_182_reg[24]_i_1_n_5 ,\phi_ln332_reg_182_reg[24]_i_1_n_6 ,\phi_ln332_reg_182_reg[24]_i_1_n_7 }),
        .S(phi_ln332_reg_182_reg[27:24]));
  FDRE \phi_ln332_reg_182_reg[25] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[24]_i_1_n_6 ),
        .Q(phi_ln332_reg_182_reg[25]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[26] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[24]_i_1_n_5 ),
        .Q(phi_ln332_reg_182_reg[26]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[27] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[24]_i_1_n_4 ),
        .Q(phi_ln332_reg_182_reg[27]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[28] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[28]_i_1_n_7 ),
        .Q(phi_ln332_reg_182_reg[28]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_reg_182_reg[28]_i_1 
       (.CI(\phi_ln332_reg_182_reg[24]_i_1_n_0 ),
        .CO({\NLW_phi_ln332_reg_182_reg[28]_i_1_CO_UNCONNECTED [3:1],\phi_ln332_reg_182_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln332_reg_182_reg[28]_i_1_O_UNCONNECTED [3:2],\phi_ln332_reg_182_reg[28]_i_1_n_6 ,\phi_ln332_reg_182_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,phi_ln332_reg_182_reg[29:28]}));
  FDRE \phi_ln332_reg_182_reg[29] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[28]_i_1_n_6 ),
        .Q(phi_ln332_reg_182_reg[29]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[0]_i_3_n_5 ),
        .Q(phi_ln332_reg_182_reg[2]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[0]_i_3_n_4 ),
        .Q(phi_ln332_reg_182_reg[3]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[4]_i_1_n_7 ),
        .Q(phi_ln332_reg_182_reg[4]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_reg_182_reg[4]_i_1 
       (.CI(\phi_ln332_reg_182_reg[0]_i_3_n_0 ),
        .CO({\phi_ln332_reg_182_reg[4]_i_1_n_0 ,\phi_ln332_reg_182_reg[4]_i_1_n_1 ,\phi_ln332_reg_182_reg[4]_i_1_n_2 ,\phi_ln332_reg_182_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_reg_182_reg[4]_i_1_n_4 ,\phi_ln332_reg_182_reg[4]_i_1_n_5 ,\phi_ln332_reg_182_reg[4]_i_1_n_6 ,\phi_ln332_reg_182_reg[4]_i_1_n_7 }),
        .S(phi_ln332_reg_182_reg[7:4]));
  FDRE \phi_ln332_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[4]_i_1_n_6 ),
        .Q(phi_ln332_reg_182_reg[5]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[4]_i_1_n_5 ),
        .Q(phi_ln332_reg_182_reg[6]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[4]_i_1_n_4 ),
        .Q(phi_ln332_reg_182_reg[7]),
        .R(ap_NS_fsm124_out));
  FDRE \phi_ln332_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[8]_i_1_n_7 ),
        .Q(phi_ln332_reg_182_reg[8]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_ln332_reg_182_reg[8]_i_1 
       (.CI(\phi_ln332_reg_182_reg[4]_i_1_n_0 ),
        .CO({\phi_ln332_reg_182_reg[8]_i_1_n_0 ,\phi_ln332_reg_182_reg[8]_i_1_n_1 ,\phi_ln332_reg_182_reg[8]_i_1_n_2 ,\phi_ln332_reg_182_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln332_reg_182_reg[8]_i_1_n_4 ,\phi_ln332_reg_182_reg[8]_i_1_n_5 ,\phi_ln332_reg_182_reg[8]_i_1_n_6 ,\phi_ln332_reg_182_reg[8]_i_1_n_7 }),
        .S(phi_ln332_reg_182_reg[11:8]));
  FDRE \phi_ln332_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(phi_ln332_reg_1820),
        .D(\phi_ln332_reg_182_reg[8]_i_1_n_6 ),
        .Q(phi_ln332_reg_182_reg[9]),
        .R(ap_NS_fsm124_out));
  LUT4 #(
    .INIT(16'hE0FF)) 
    \pout[2]_i_3 
       (.I0(\data_p2_reg[62] [0]),
        .I1(\data_p2_reg[62] [1]),
        .I2(Q[2]),
        .I3(MM_video_out_BVALID),
        .O(pop0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_10__1
       (.I0(phi_ln332_1_reg_171_reg[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[2]),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_11__1
       (.I0(phi_ln332_1_reg_171_reg[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_12__1
       (.I0(phi_ln332_1_reg_171_reg[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[0]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h8F888F8F8F8F8F8F)) 
    ram_reg_i_2__1
       (.I0(icmp_ln69_reg_4560),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ram_reg_i_31__1_n_0),
        .I3(MM_video_out_WREADY),
        .I4(icmp_ln63_reg_476_pp1_iter1_reg),
        .I5(ap_enable_reg_pp1_iter2_reg_n_0),
        .O(DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    ram_reg_i_30
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(icmp_ln69_reg_456_pp0_iter1_reg),
        .I3(MM_video_out_WREADY),
        .O(icmp_ln69_reg_4560));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_31__1
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_31__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    ram_reg_i_32__1
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter2_reg_n_0),
        .I2(icmp_ln63_reg_476_pp1_iter1_reg),
        .I3(MM_video_out_WREADY),
        .O(icmp_ln63_reg_4760));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_i_3__1
       (.I0(icmp_ln69_reg_4560),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(icmp_ln69_reg_456),
        .I3(icmp_ln63_reg_4760),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .I5(icmp_ln63_reg_476),
        .O(reg_1930));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_4__1
       (.I0(phi_ln332_1_reg_171_reg[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[8]),
        .O(ADDRBWRADDR[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_5__1
       (.I0(phi_ln332_1_reg_171_reg[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[7]),
        .O(ADDRBWRADDR[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_6__1
       (.I0(phi_ln332_1_reg_171_reg[6]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_7__1
       (.I0(phi_ln332_1_reg_171_reg[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[5]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_8__1
       (.I0(phi_ln332_1_reg_171_reg[4]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[4]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_9__1
       (.I0(phi_ln332_1_reg_171_reg[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(phi_ln332_reg_182_reg[3]),
        .O(ADDRBWRADDR[3]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub2_i_i_i_fu_274_p2_carry
       (.CI(1'b0),
        .CO({sub2_i_i_i_fu_274_p2_carry_n_0,sub2_i_i_i_fu_274_p2_carry_n_1,sub2_i_i_i_fu_274_p2_carry_n_2,sub2_i_i_i_fu_274_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(image_h_read_reg_403[3:0]),
        .O(sub2_i_i_i_fu_274_p2[3:0]),
        .S({sub2_i_i_i_fu_274_p2_carry_i_1_n_0,sub2_i_i_i_fu_274_p2_carry_i_2_n_0,sub2_i_i_i_fu_274_p2_carry_i_3_n_0,sub2_i_i_i_fu_274_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub2_i_i_i_fu_274_p2_carry__0
       (.CI(sub2_i_i_i_fu_274_p2_carry_n_0),
        .CO({sub2_i_i_i_fu_274_p2_carry__0_n_0,sub2_i_i_i_fu_274_p2_carry__0_n_1,sub2_i_i_i_fu_274_p2_carry__0_n_2,sub2_i_i_i_fu_274_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(image_h_read_reg_403[7:4]),
        .O(sub2_i_i_i_fu_274_p2[7:4]),
        .S({sub2_i_i_i_fu_274_p2_carry__0_i_1_n_0,sub2_i_i_i_fu_274_p2_carry__0_i_2_n_0,sub2_i_i_i_fu_274_p2_carry__0_i_3_n_0,sub2_i_i_i_fu_274_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__0_i_1
       (.I0(image_h_read_reg_403[7]),
        .I1(shl_ln332_4_fu_252_p3[18]),
        .O(sub2_i_i_i_fu_274_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__0_i_2
       (.I0(image_h_read_reg_403[6]),
        .I1(shl_ln332_4_fu_252_p3[17]),
        .O(sub2_i_i_i_fu_274_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__0_i_3
       (.I0(image_h_read_reg_403[5]),
        .I1(shl_ln332_4_fu_252_p3[16]),
        .O(sub2_i_i_i_fu_274_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__0_i_4
       (.I0(image_h_read_reg_403[4]),
        .I1(shl_ln332_4_fu_252_p3[15]),
        .O(sub2_i_i_i_fu_274_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub2_i_i_i_fu_274_p2_carry__1
       (.CI(sub2_i_i_i_fu_274_p2_carry__0_n_0),
        .CO({sub2_i_i_i_fu_274_p2_carry__1_n_0,sub2_i_i_i_fu_274_p2_carry__1_n_1,sub2_i_i_i_fu_274_p2_carry__1_n_2,sub2_i_i_i_fu_274_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(image_h_read_reg_403[11:8]),
        .O(sub2_i_i_i_fu_274_p2[11:8]),
        .S({sub2_i_i_i_fu_274_p2_carry__1_i_1_n_0,sub2_i_i_i_fu_274_p2_carry__1_i_2_n_0,sub2_i_i_i_fu_274_p2_carry__1_i_3_n_0,sub2_i_i_i_fu_274_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__1_i_1
       (.I0(image_h_read_reg_403[11]),
        .I1(shl_ln332_4_fu_252_p3[22]),
        .O(sub2_i_i_i_fu_274_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__1_i_2
       (.I0(image_h_read_reg_403[10]),
        .I1(shl_ln332_4_fu_252_p3[21]),
        .O(sub2_i_i_i_fu_274_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__1_i_3
       (.I0(image_h_read_reg_403[9]),
        .I1(shl_ln332_4_fu_252_p3[20]),
        .O(sub2_i_i_i_fu_274_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__1_i_4
       (.I0(image_h_read_reg_403[8]),
        .I1(shl_ln332_4_fu_252_p3[19]),
        .O(sub2_i_i_i_fu_274_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub2_i_i_i_fu_274_p2_carry__2
       (.CI(sub2_i_i_i_fu_274_p2_carry__1_n_0),
        .CO({sub2_i_i_i_fu_274_p2_carry__2_n_0,sub2_i_i_i_fu_274_p2_carry__2_n_1,sub2_i_i_i_fu_274_p2_carry__2_n_2,sub2_i_i_i_fu_274_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(image_h_read_reg_403[15:12]),
        .O(sub2_i_i_i_fu_274_p2[15:12]),
        .S({sub2_i_i_i_fu_274_p2_carry__2_i_1_n_0,sub2_i_i_i_fu_274_p2_carry__2_i_2_n_0,sub2_i_i_i_fu_274_p2_carry__2_i_3_n_0,sub2_i_i_i_fu_274_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__2_i_1
       (.I0(image_h_read_reg_403[15]),
        .I1(shl_ln332_4_fu_252_p3[26]),
        .O(sub2_i_i_i_fu_274_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__2_i_2
       (.I0(image_h_read_reg_403[14]),
        .I1(shl_ln332_4_fu_252_p3[25]),
        .O(sub2_i_i_i_fu_274_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__2_i_3
       (.I0(image_h_read_reg_403[13]),
        .I1(shl_ln332_4_fu_252_p3[24]),
        .O(sub2_i_i_i_fu_274_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__2_i_4
       (.I0(image_h_read_reg_403[12]),
        .I1(shl_ln332_4_fu_252_p3[23]),
        .O(sub2_i_i_i_fu_274_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub2_i_i_i_fu_274_p2_carry__3
       (.CI(sub2_i_i_i_fu_274_p2_carry__2_n_0),
        .CO({sub2_i_i_i_fu_274_p2_carry__3_n_0,sub2_i_i_i_fu_274_p2_carry__3_n_1,sub2_i_i_i_fu_274_p2_carry__3_n_2,sub2_i_i_i_fu_274_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(image_h_read_reg_403[19:16]),
        .O(sub2_i_i_i_fu_274_p2[19:16]),
        .S({sub2_i_i_i_fu_274_p2_carry__3_i_1_n_0,sub2_i_i_i_fu_274_p2_carry__3_i_2_n_0,sub2_i_i_i_fu_274_p2_carry__3_i_3_n_0,sub2_i_i_i_fu_274_p2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__3_i_1
       (.I0(image_h_read_reg_403[19]),
        .I1(shl_ln332_4_fu_252_p3[30]),
        .O(sub2_i_i_i_fu_274_p2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__3_i_2
       (.I0(image_h_read_reg_403[18]),
        .I1(shl_ln332_4_fu_252_p3[29]),
        .O(sub2_i_i_i_fu_274_p2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__3_i_3
       (.I0(image_h_read_reg_403[17]),
        .I1(shl_ln332_4_fu_252_p3[28]),
        .O(sub2_i_i_i_fu_274_p2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__3_i_4
       (.I0(image_h_read_reg_403[16]),
        .I1(shl_ln332_4_fu_252_p3[27]),
        .O(sub2_i_i_i_fu_274_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub2_i_i_i_fu_274_p2_carry__4
       (.CI(sub2_i_i_i_fu_274_p2_carry__3_n_0),
        .CO(NLW_sub2_i_i_i_fu_274_p2_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub2_i_i_i_fu_274_p2_carry__4_O_UNCONNECTED[3:1],sub2_i_i_i_fu_274_p2[20]}),
        .S({1'b0,1'b0,1'b0,sub2_i_i_i_fu_274_p2_carry__4_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry__4_i_1
       (.I0(image_h_read_reg_403[20]),
        .I1(shl_ln332_4_fu_252_p3[31]),
        .O(sub2_i_i_i_fu_274_p2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry_i_1
       (.I0(image_h_read_reg_403[3]),
        .I1(shl_ln332_4_fu_252_p3[14]),
        .O(sub2_i_i_i_fu_274_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry_i_2
       (.I0(image_h_read_reg_403[2]),
        .I1(shl_ln332_4_fu_252_p3[13]),
        .O(sub2_i_i_i_fu_274_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry_i_3
       (.I0(image_h_read_reg_403[1]),
        .I1(shl_ln332_4_fu_252_p3[12]),
        .O(sub2_i_i_i_fu_274_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub2_i_i_i_fu_274_p2_carry_i_4
       (.I0(image_h_read_reg_403[0]),
        .I1(shl_ln332_4_fu_252_p3[11]),
        .O(sub2_i_i_i_fu_274_p2_carry_i_4_n_0));
  FDRE \tmp_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[31]),
        .Q(tmp_reg_412),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln332_2_reg_440[29]_i_1 
       (.I0(\invert_Y_read_reg_408_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm1));
  FDRE \trunc_ln332_2_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[2]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [0]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[12]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [10]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[13]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [11]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[14]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [12]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[15]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [13]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[16]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [14]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[17]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [15]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[18]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [16]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[19]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [17]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[20]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [18]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[21]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [19]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[3]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [1]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[22]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [20]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[23]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [21]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[24]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [22]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[25]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [23]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[26]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [24]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[27]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [25]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[28]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [26]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[29]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [27]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[30]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [28]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[31]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [29]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[4]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [2]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[5]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [3]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[6]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [4]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[7]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [5]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[8]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [6]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[9]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [7]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[10]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [8]),
        .R(1'b0));
  FDRE \trunc_ln332_2_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln332_1_fu_300_p2[11]),
        .Q(\trunc_ln332_2_reg_440_reg[29]_1 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln332_3_reg_435[29]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\invert_Y_read_reg_408_reg_n_0_[0] ),
        .O(trunc_ln332_3_reg_4350));
  FDRE \trunc_ln332_3_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(ddr_buffer_out_read_reg_391[2]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[12]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[13]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[14]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[15]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[16]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[17]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[18]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[19]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[20]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[21]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(ddr_buffer_out_read_reg_391[3]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[22]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[23]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[24]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[25]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[26]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[27]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[28]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[29]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[30]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[31]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(ddr_buffer_out_read_reg_391[4]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(ddr_buffer_out_read_reg_391[5]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(ddr_buffer_out_read_reg_391[6]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(ddr_buffer_out_read_reg_391[7]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(ddr_buffer_out_read_reg_391[8]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(ddr_buffer_out_read_reg_391[9]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[10]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \trunc_ln332_3_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln332_3_reg_4350),
        .D(add_ln332_2_fu_259_p2[11]),
        .Q(\trunc_ln332_3_reg_435_reg[29]_0 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[13]_i_2 
       (.I0(out[15]),
        .O(\trunc_ln60_1_reg_417[13]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[13]_i_3 
       (.I0(out[14]),
        .O(\trunc_ln60_1_reg_417[13]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[13]_i_4 
       (.I0(out[13]),
        .O(\trunc_ln60_1_reg_417[13]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[13]_i_5 
       (.I0(out[12]),
        .O(\trunc_ln60_1_reg_417[13]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[17]_i_2 
       (.I0(out[19]),
        .O(\trunc_ln60_1_reg_417[17]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[17]_i_3 
       (.I0(out[18]),
        .O(\trunc_ln60_1_reg_417[17]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[17]_i_4 
       (.I0(out[17]),
        .O(\trunc_ln60_1_reg_417[17]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[17]_i_5 
       (.I0(out[16]),
        .O(\trunc_ln60_1_reg_417[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[1]_i_2 
       (.I0(out[3]),
        .O(\trunc_ln60_1_reg_417[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[1]_i_3 
       (.I0(out[2]),
        .O(\trunc_ln60_1_reg_417[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[1]_i_4 
       (.I0(out[1]),
        .O(\trunc_ln60_1_reg_417[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[21]_i_2 
       (.I0(out[23]),
        .O(\trunc_ln60_1_reg_417[21]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[21]_i_3 
       (.I0(out[22]),
        .O(\trunc_ln60_1_reg_417[21]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[21]_i_4 
       (.I0(out[21]),
        .O(\trunc_ln60_1_reg_417[21]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[21]_i_5 
       (.I0(out[20]),
        .O(\trunc_ln60_1_reg_417[21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[25]_i_2 
       (.I0(out[27]),
        .O(\trunc_ln60_1_reg_417[25]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[25]_i_3 
       (.I0(out[26]),
        .O(\trunc_ln60_1_reg_417[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[25]_i_4 
       (.I0(out[25]),
        .O(\trunc_ln60_1_reg_417[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[25]_i_5 
       (.I0(out[24]),
        .O(\trunc_ln60_1_reg_417[25]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[29]_i_2 
       (.I0(out[31]),
        .O(\trunc_ln60_1_reg_417[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[29]_i_3 
       (.I0(out[30]),
        .O(\trunc_ln60_1_reg_417[29]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[29]_i_4 
       (.I0(out[29]),
        .O(\trunc_ln60_1_reg_417[29]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[29]_i_5 
       (.I0(out[28]),
        .O(\trunc_ln60_1_reg_417[29]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[5]_i_2 
       (.I0(out[7]),
        .O(\trunc_ln60_1_reg_417[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[5]_i_3 
       (.I0(out[6]),
        .O(\trunc_ln60_1_reg_417[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[5]_i_4 
       (.I0(out[5]),
        .O(\trunc_ln60_1_reg_417[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[5]_i_5 
       (.I0(out[4]),
        .O(\trunc_ln60_1_reg_417[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[9]_i_2 
       (.I0(out[11]),
        .O(\trunc_ln60_1_reg_417[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[9]_i_3 
       (.I0(out[10]),
        .O(\trunc_ln60_1_reg_417[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[9]_i_4 
       (.I0(out[9]),
        .O(\trunc_ln60_1_reg_417[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln60_1_reg_417[9]_i_5 
       (.I0(out[8]),
        .O(\trunc_ln60_1_reg_417[9]_i_5_n_0 ));
  FDRE \trunc_ln60_1_reg_417_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[2]),
        .Q(trunc_ln60_1_reg_417[0]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[12]),
        .Q(trunc_ln60_1_reg_417[10]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[13]),
        .Q(trunc_ln60_1_reg_417[11]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[14]),
        .Q(trunc_ln60_1_reg_417[12]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[15]),
        .Q(trunc_ln60_1_reg_417[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln60_1_reg_417_reg[13]_i_1 
       (.CI(\trunc_ln60_1_reg_417_reg[9]_i_1_n_0 ),
        .CO({\trunc_ln60_1_reg_417_reg[13]_i_1_n_0 ,\trunc_ln60_1_reg_417_reg[13]_i_1_n_1 ,\trunc_ln60_1_reg_417_reg[13]_i_1_n_2 ,\trunc_ln60_1_reg_417_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_fu_207_p2[15:12]),
        .S({\trunc_ln60_1_reg_417[13]_i_2_n_0 ,\trunc_ln60_1_reg_417[13]_i_3_n_0 ,\trunc_ln60_1_reg_417[13]_i_4_n_0 ,\trunc_ln60_1_reg_417[13]_i_5_n_0 }));
  FDRE \trunc_ln60_1_reg_417_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[16]),
        .Q(trunc_ln60_1_reg_417[14]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[17]),
        .Q(trunc_ln60_1_reg_417[15]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[18]),
        .Q(trunc_ln60_1_reg_417[16]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[19]),
        .Q(trunc_ln60_1_reg_417[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln60_1_reg_417_reg[17]_i_1 
       (.CI(\trunc_ln60_1_reg_417_reg[13]_i_1_n_0 ),
        .CO({\trunc_ln60_1_reg_417_reg[17]_i_1_n_0 ,\trunc_ln60_1_reg_417_reg[17]_i_1_n_1 ,\trunc_ln60_1_reg_417_reg[17]_i_1_n_2 ,\trunc_ln60_1_reg_417_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_fu_207_p2[19:16]),
        .S({\trunc_ln60_1_reg_417[17]_i_2_n_0 ,\trunc_ln60_1_reg_417[17]_i_3_n_0 ,\trunc_ln60_1_reg_417[17]_i_4_n_0 ,\trunc_ln60_1_reg_417[17]_i_5_n_0 }));
  FDRE \trunc_ln60_1_reg_417_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[20]),
        .Q(trunc_ln60_1_reg_417[18]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[21]),
        .Q(trunc_ln60_1_reg_417[19]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[3]),
        .Q(trunc_ln60_1_reg_417[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln60_1_reg_417_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln60_1_reg_417_reg[1]_i_1_n_0 ,\trunc_ln60_1_reg_417_reg[1]_i_1_n_1 ,\trunc_ln60_1_reg_417_reg[1]_i_1_n_2 ,\trunc_ln60_1_reg_417_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln60_fu_207_p2[3:2],\NLW_trunc_ln60_1_reg_417_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln60_1_reg_417[1]_i_2_n_0 ,\trunc_ln60_1_reg_417[1]_i_3_n_0 ,\trunc_ln60_1_reg_417[1]_i_4_n_0 ,out[0]}));
  FDRE \trunc_ln60_1_reg_417_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[22]),
        .Q(trunc_ln60_1_reg_417[20]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[23]),
        .Q(trunc_ln60_1_reg_417[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln60_1_reg_417_reg[21]_i_1 
       (.CI(\trunc_ln60_1_reg_417_reg[17]_i_1_n_0 ),
        .CO({\trunc_ln60_1_reg_417_reg[21]_i_1_n_0 ,\trunc_ln60_1_reg_417_reg[21]_i_1_n_1 ,\trunc_ln60_1_reg_417_reg[21]_i_1_n_2 ,\trunc_ln60_1_reg_417_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_fu_207_p2[23:20]),
        .S({\trunc_ln60_1_reg_417[21]_i_2_n_0 ,\trunc_ln60_1_reg_417[21]_i_3_n_0 ,\trunc_ln60_1_reg_417[21]_i_4_n_0 ,\trunc_ln60_1_reg_417[21]_i_5_n_0 }));
  FDRE \trunc_ln60_1_reg_417_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[24]),
        .Q(trunc_ln60_1_reg_417[22]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[25]),
        .Q(trunc_ln60_1_reg_417[23]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[26]),
        .Q(trunc_ln60_1_reg_417[24]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[27]),
        .Q(trunc_ln60_1_reg_417[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln60_1_reg_417_reg[25]_i_1 
       (.CI(\trunc_ln60_1_reg_417_reg[21]_i_1_n_0 ),
        .CO({\trunc_ln60_1_reg_417_reg[25]_i_1_n_0 ,\trunc_ln60_1_reg_417_reg[25]_i_1_n_1 ,\trunc_ln60_1_reg_417_reg[25]_i_1_n_2 ,\trunc_ln60_1_reg_417_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_fu_207_p2[27:24]),
        .S({\trunc_ln60_1_reg_417[25]_i_2_n_0 ,\trunc_ln60_1_reg_417[25]_i_3_n_0 ,\trunc_ln60_1_reg_417[25]_i_4_n_0 ,\trunc_ln60_1_reg_417[25]_i_5_n_0 }));
  FDRE \trunc_ln60_1_reg_417_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[28]),
        .Q(trunc_ln60_1_reg_417[26]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[29]),
        .Q(trunc_ln60_1_reg_417[27]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[30]),
        .Q(trunc_ln60_1_reg_417[28]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[31]),
        .Q(trunc_ln60_1_reg_417[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln60_1_reg_417_reg[29]_i_1 
       (.CI(\trunc_ln60_1_reg_417_reg[25]_i_1_n_0 ),
        .CO({\NLW_trunc_ln60_1_reg_417_reg[29]_i_1_CO_UNCONNECTED [3],\trunc_ln60_1_reg_417_reg[29]_i_1_n_1 ,\trunc_ln60_1_reg_417_reg[29]_i_1_n_2 ,\trunc_ln60_1_reg_417_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_fu_207_p2[31:28]),
        .S({\trunc_ln60_1_reg_417[29]_i_2_n_0 ,\trunc_ln60_1_reg_417[29]_i_3_n_0 ,\trunc_ln60_1_reg_417[29]_i_4_n_0 ,\trunc_ln60_1_reg_417[29]_i_5_n_0 }));
  FDRE \trunc_ln60_1_reg_417_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[4]),
        .Q(trunc_ln60_1_reg_417[2]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[5]),
        .Q(trunc_ln60_1_reg_417[3]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[6]),
        .Q(trunc_ln60_1_reg_417[4]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[7]),
        .Q(trunc_ln60_1_reg_417[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln60_1_reg_417_reg[5]_i_1 
       (.CI(\trunc_ln60_1_reg_417_reg[1]_i_1_n_0 ),
        .CO({\trunc_ln60_1_reg_417_reg[5]_i_1_n_0 ,\trunc_ln60_1_reg_417_reg[5]_i_1_n_1 ,\trunc_ln60_1_reg_417_reg[5]_i_1_n_2 ,\trunc_ln60_1_reg_417_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_fu_207_p2[7:4]),
        .S({\trunc_ln60_1_reg_417[5]_i_2_n_0 ,\trunc_ln60_1_reg_417[5]_i_3_n_0 ,\trunc_ln60_1_reg_417[5]_i_4_n_0 ,\trunc_ln60_1_reg_417[5]_i_5_n_0 }));
  FDRE \trunc_ln60_1_reg_417_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[8]),
        .Q(trunc_ln60_1_reg_417[6]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[9]),
        .Q(trunc_ln60_1_reg_417[7]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[10]),
        .Q(trunc_ln60_1_reg_417[8]),
        .R(1'b0));
  FDRE \trunc_ln60_1_reg_417_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(sub_ln60_fu_207_p2[11]),
        .Q(trunc_ln60_1_reg_417[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln60_1_reg_417_reg[9]_i_1 
       (.CI(\trunc_ln60_1_reg_417_reg[5]_i_1_n_0 ),
        .CO({\trunc_ln60_1_reg_417_reg[9]_i_1_n_0 ,\trunc_ln60_1_reg_417_reg[9]_i_1_n_1 ,\trunc_ln60_1_reg_417_reg[9]_i_1_n_2 ,\trunc_ln60_1_reg_417_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln60_fu_207_p2[11:8]),
        .S({\trunc_ln60_1_reg_417[9]_i_2_n_0 ,\trunc_ln60_1_reg_417[9]_i_3_n_0 ,\trunc_ln60_1_reg_417[9]_i_4_n_0 ,\trunc_ln60_1_reg_417[9]_i_5_n_0 }));
  FDRE \trunc_ln60_2_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(trunc_ln60_2_reg_422[0]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[12]),
        .Q(trunc_ln60_2_reg_422[10]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[13]),
        .Q(trunc_ln60_2_reg_422[11]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[14]),
        .Q(trunc_ln60_2_reg_422[12]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[15]),
        .Q(trunc_ln60_2_reg_422[13]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[16]),
        .Q(trunc_ln60_2_reg_422[14]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[17]),
        .Q(trunc_ln60_2_reg_422[15]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[18]),
        .Q(trunc_ln60_2_reg_422[16]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[19]),
        .Q(trunc_ln60_2_reg_422[17]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[20]),
        .Q(trunc_ln60_2_reg_422[18]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[21]),
        .Q(trunc_ln60_2_reg_422[19]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(trunc_ln60_2_reg_422[1]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[22]),
        .Q(trunc_ln60_2_reg_422[20]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[23]),
        .Q(trunc_ln60_2_reg_422[21]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[24]),
        .Q(trunc_ln60_2_reg_422[22]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[25]),
        .Q(trunc_ln60_2_reg_422[23]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[26]),
        .Q(trunc_ln60_2_reg_422[24]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[27]),
        .Q(trunc_ln60_2_reg_422[25]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[28]),
        .Q(trunc_ln60_2_reg_422[26]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[29]),
        .Q(trunc_ln60_2_reg_422[27]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[30]),
        .Q(trunc_ln60_2_reg_422[28]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(trunc_ln60_2_reg_422[2]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(trunc_ln60_2_reg_422[3]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(trunc_ln60_2_reg_422[4]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(trunc_ln60_2_reg_422[5]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[8]),
        .Q(trunc_ln60_2_reg_422[6]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[9]),
        .Q(trunc_ln60_2_reg_422[7]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[10]),
        .Q(trunc_ln60_2_reg_422[8]),
        .R(1'b0));
  FDRE \trunc_ln60_2_reg_422_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[11]),
        .Q(trunc_ln60_2_reg_422[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_DataMover_s2mm_32bits
   (D,
    tptr,
    grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN,
    CO,
    S2M_FormatLocalBuffer_U0_ap_start,
    ap_rst_n_0,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg,
    \ap_CS_fsm_reg[9] ,
    load_p2,
    pop0,
    MM_video_out_WVALID,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY,
    \trunc_ln332_2_reg_440_reg[29] ,
    \trunc_ln332_2_reg_440_reg[29]_0 ,
    \trunc_ln332_3_reg_435_reg[29] ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    ap_clk,
    DIADI,
    ram_reg,
    SR,
    invert_X,
    invert_Y,
    image_h,
    ap_rst_n,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0,
    Q,
    MM_video_out_WREADY,
    ap_NS_fsm125_out,
    ap_NS_fsm124_out,
    MM_video_out_AWREADY,
    MM_video_out_BVALID,
    \waddr_reg[0] ,
    ap_start,
    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg,
    STR_video_in_TVALID_int_regslice,
    B_V_data_1_sel,
    image_w,
    MM_video_out_offset);
  output [31:0]D;
  output tptr;
  output [30:0]grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN;
  output [0:0]CO;
  output S2M_FormatLocalBuffer_U0_ap_start;
  output ap_rst_n_0;
  output ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg;
  output ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg;
  output [2:0]\ap_CS_fsm_reg[9] ;
  output load_p2;
  output pop0;
  output MM_video_out_WVALID;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY;
  output [29:0]\trunc_ln332_2_reg_440_reg[29] ;
  output [29:0]\trunc_ln332_2_reg_440_reg[29]_0 ;
  output [29:0]\trunc_ln332_3_reg_435_reg[29] ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [0:0]SR;
  input [0:0]invert_X;
  input [0:0]invert_Y;
  input [31:0]image_h;
  input ap_rst_n;
  input ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done;
  input ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0;
  input [2:0]Q;
  input MM_video_out_WREADY;
  input ap_NS_fsm125_out;
  input ap_NS_fsm124_out;
  input MM_video_out_AWREADY;
  input MM_video_out_BVALID;
  input \waddr_reg[0] ;
  input ap_start;
  input grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  input STR_video_in_TVALID_int_regslice;
  input B_V_data_1_sel;
  input [31:0]image_w;
  input [30:0]MM_video_out_offset;

  wire B_V_data_1_sel;
  wire [0:0]CO;
  wire [31:0]D;
  wire [7:0]DIADI;
  wire MM_video_out_AWREADY;
  wire MM_video_out_BVALID;
  wire MM_video_out_WREADY;
  wire MM_video_out_WVALID;
  wire [30:0]MM_video_out_offset;
  wire [2:0]Q;
  wire S2M_FormatLocalBuffer_U0_ap_start;
  wire [0:0]SR;
  wire STR_video_in_TVALID_int_regslice;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [2:0]\ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm124_out;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire ap_continue2;
  wire ap_continue2_carry__0_i_1_n_0;
  wire ap_continue2_carry__0_i_2_n_0;
  wire ap_continue2_carry__0_i_3_n_0;
  wire ap_continue2_carry__0_i_4_n_0;
  wire ap_continue2_carry__0_n_0;
  wire ap_continue2_carry__0_n_1;
  wire ap_continue2_carry__0_n_2;
  wire ap_continue2_carry__0_n_3;
  wire ap_continue2_carry__1_n_2;
  wire ap_continue2_carry__1_n_3;
  wire ap_continue2_carry_i_1_n_0;
  wire ap_continue2_carry_i_2_n_0;
  wire ap_continue2_carry_i_3_n_0;
  wire ap_continue2_carry_i_4_n_0;
  wire ap_continue2_carry_n_0;
  wire ap_continue2_carry_n_1;
  wire ap_continue2_carry_n_2;
  wire ap_continue2_carry_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg;
  wire [31:1]bound_minus_1;
  wire bound_minus_1_carry__0_i_1_n_0;
  wire bound_minus_1_carry__0_i_2_n_0;
  wire bound_minus_1_carry__0_i_3_n_0;
  wire bound_minus_1_carry__0_i_4_n_0;
  wire bound_minus_1_carry__0_n_0;
  wire bound_minus_1_carry__0_n_1;
  wire bound_minus_1_carry__0_n_2;
  wire bound_minus_1_carry__0_n_3;
  wire bound_minus_1_carry__1_i_1_n_0;
  wire bound_minus_1_carry__1_i_2_n_0;
  wire bound_minus_1_carry__1_i_3_n_0;
  wire bound_minus_1_carry__1_i_4_n_0;
  wire bound_minus_1_carry__1_n_0;
  wire bound_minus_1_carry__1_n_1;
  wire bound_minus_1_carry__1_n_2;
  wire bound_minus_1_carry__1_n_3;
  wire bound_minus_1_carry__2_i_1_n_0;
  wire bound_minus_1_carry__2_i_2_n_0;
  wire bound_minus_1_carry__2_i_3_n_0;
  wire bound_minus_1_carry__2_i_4_n_0;
  wire bound_minus_1_carry__2_n_0;
  wire bound_minus_1_carry__2_n_1;
  wire bound_minus_1_carry__2_n_2;
  wire bound_minus_1_carry__2_n_3;
  wire bound_minus_1_carry__3_i_1_n_0;
  wire bound_minus_1_carry__3_i_2_n_0;
  wire bound_minus_1_carry__3_i_3_n_0;
  wire bound_minus_1_carry__3_i_4_n_0;
  wire bound_minus_1_carry__3_n_0;
  wire bound_minus_1_carry__3_n_1;
  wire bound_minus_1_carry__3_n_2;
  wire bound_minus_1_carry__3_n_3;
  wire bound_minus_1_carry__4_i_1_n_0;
  wire bound_minus_1_carry__4_i_2_n_0;
  wire bound_minus_1_carry__4_i_3_n_0;
  wire bound_minus_1_carry__4_i_4_n_0;
  wire bound_minus_1_carry__4_n_0;
  wire bound_minus_1_carry__4_n_1;
  wire bound_minus_1_carry__4_n_2;
  wire bound_minus_1_carry__4_n_3;
  wire bound_minus_1_carry__5_i_1_n_0;
  wire bound_minus_1_carry__5_i_2_n_0;
  wire bound_minus_1_carry__5_i_3_n_0;
  wire bound_minus_1_carry__5_i_4_n_0;
  wire bound_minus_1_carry__5_n_0;
  wire bound_minus_1_carry__5_n_1;
  wire bound_minus_1_carry__5_n_2;
  wire bound_minus_1_carry__5_n_3;
  wire bound_minus_1_carry__6_i_1_n_0;
  wire bound_minus_1_carry__6_i_2_n_0;
  wire bound_minus_1_carry__6_i_3_n_0;
  wire bound_minus_1_carry__6_n_2;
  wire bound_minus_1_carry__6_n_3;
  wire bound_minus_1_carry_i_1_n_0;
  wire bound_minus_1_carry_i_2_n_0;
  wire bound_minus_1_carry_i_3_n_0;
  wire bound_minus_1_carry_i_4_n_0;
  wire bound_minus_1_carry_n_0;
  wire bound_minus_1_carry_n_1;
  wire bound_minus_1_carry_n_2;
  wire bound_minus_1_carry_n_3;
  wire dataflow_in_loop_S2M_U0_n_77;
  wire dataflow_in_loop_S2M_U0_n_78;
  wire dataflow_in_loop_S2M_U0_n_83;
  wire dataflow_in_loop_S2M_U0_n_84;
  wire dataflow_in_loop_S2M_U0_n_85;
  wire dataflow_in_loop_S2M_U0_n_86;
  wire dataflow_in_loop_S2M_U0_n_87;
  wire dataflow_in_loop_S2M_U0_n_88;
  wire grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  wire [30:0]grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN;
  wire [31:0]image_h;
  wire [31:0]image_w;
  wire [0:0]invert_X;
  wire [0:0]invert_Y;
  wire load_p2;
  wire loop_dataflow_input_count0;
  wire loop_dataflow_input_count3;
  wire loop_dataflow_input_count3_carry__0_i_1_n_0;
  wire loop_dataflow_input_count3_carry__0_i_2_n_0;
  wire loop_dataflow_input_count3_carry__0_i_3_n_0;
  wire loop_dataflow_input_count3_carry__0_i_4_n_0;
  wire loop_dataflow_input_count3_carry__0_n_0;
  wire loop_dataflow_input_count3_carry__0_n_1;
  wire loop_dataflow_input_count3_carry__0_n_2;
  wire loop_dataflow_input_count3_carry__0_n_3;
  wire loop_dataflow_input_count3_carry__1_n_2;
  wire loop_dataflow_input_count3_carry__1_n_3;
  wire loop_dataflow_input_count3_carry_i_1_n_0;
  wire loop_dataflow_input_count3_carry_i_2_n_0;
  wire loop_dataflow_input_count3_carry_i_3_n_0;
  wire loop_dataflow_input_count3_carry_i_4_n_0;
  wire loop_dataflow_input_count3_carry_n_0;
  wire loop_dataflow_input_count3_carry_n_1;
  wire loop_dataflow_input_count3_carry_n_2;
  wire loop_dataflow_input_count3_carry_n_3;
  wire \loop_dataflow_input_count[0]_i_4_n_0 ;
  wire [20:0]loop_dataflow_input_count_reg;
  wire \loop_dataflow_input_count_reg[0]_i_3_n_0 ;
  wire \loop_dataflow_input_count_reg[0]_i_3_n_1 ;
  wire \loop_dataflow_input_count_reg[0]_i_3_n_2 ;
  wire \loop_dataflow_input_count_reg[0]_i_3_n_3 ;
  wire \loop_dataflow_input_count_reg[0]_i_3_n_4 ;
  wire \loop_dataflow_input_count_reg[0]_i_3_n_5 ;
  wire \loop_dataflow_input_count_reg[0]_i_3_n_6 ;
  wire \loop_dataflow_input_count_reg[0]_i_3_n_7 ;
  wire \loop_dataflow_input_count_reg[12]_i_1_n_0 ;
  wire \loop_dataflow_input_count_reg[12]_i_1_n_1 ;
  wire \loop_dataflow_input_count_reg[12]_i_1_n_2 ;
  wire \loop_dataflow_input_count_reg[12]_i_1_n_3 ;
  wire \loop_dataflow_input_count_reg[12]_i_1_n_4 ;
  wire \loop_dataflow_input_count_reg[12]_i_1_n_5 ;
  wire \loop_dataflow_input_count_reg[12]_i_1_n_6 ;
  wire \loop_dataflow_input_count_reg[12]_i_1_n_7 ;
  wire \loop_dataflow_input_count_reg[16]_i_1_n_0 ;
  wire \loop_dataflow_input_count_reg[16]_i_1_n_1 ;
  wire \loop_dataflow_input_count_reg[16]_i_1_n_2 ;
  wire \loop_dataflow_input_count_reg[16]_i_1_n_3 ;
  wire \loop_dataflow_input_count_reg[16]_i_1_n_4 ;
  wire \loop_dataflow_input_count_reg[16]_i_1_n_5 ;
  wire \loop_dataflow_input_count_reg[16]_i_1_n_6 ;
  wire \loop_dataflow_input_count_reg[16]_i_1_n_7 ;
  wire \loop_dataflow_input_count_reg[20]_i_1_n_0 ;
  wire \loop_dataflow_input_count_reg[20]_i_1_n_1 ;
  wire \loop_dataflow_input_count_reg[20]_i_1_n_2 ;
  wire \loop_dataflow_input_count_reg[20]_i_1_n_3 ;
  wire \loop_dataflow_input_count_reg[20]_i_1_n_4 ;
  wire \loop_dataflow_input_count_reg[20]_i_1_n_5 ;
  wire \loop_dataflow_input_count_reg[20]_i_1_n_6 ;
  wire \loop_dataflow_input_count_reg[20]_i_1_n_7 ;
  wire \loop_dataflow_input_count_reg[24]_i_1_n_0 ;
  wire \loop_dataflow_input_count_reg[24]_i_1_n_1 ;
  wire \loop_dataflow_input_count_reg[24]_i_1_n_2 ;
  wire \loop_dataflow_input_count_reg[24]_i_1_n_3 ;
  wire \loop_dataflow_input_count_reg[24]_i_1_n_4 ;
  wire \loop_dataflow_input_count_reg[24]_i_1_n_5 ;
  wire \loop_dataflow_input_count_reg[24]_i_1_n_6 ;
  wire \loop_dataflow_input_count_reg[24]_i_1_n_7 ;
  wire \loop_dataflow_input_count_reg[28]_i_1_n_1 ;
  wire \loop_dataflow_input_count_reg[28]_i_1_n_2 ;
  wire \loop_dataflow_input_count_reg[28]_i_1_n_3 ;
  wire \loop_dataflow_input_count_reg[28]_i_1_n_4 ;
  wire \loop_dataflow_input_count_reg[28]_i_1_n_5 ;
  wire \loop_dataflow_input_count_reg[28]_i_1_n_6 ;
  wire \loop_dataflow_input_count_reg[28]_i_1_n_7 ;
  wire \loop_dataflow_input_count_reg[4]_i_1_n_0 ;
  wire \loop_dataflow_input_count_reg[4]_i_1_n_1 ;
  wire \loop_dataflow_input_count_reg[4]_i_1_n_2 ;
  wire \loop_dataflow_input_count_reg[4]_i_1_n_3 ;
  wire \loop_dataflow_input_count_reg[4]_i_1_n_4 ;
  wire \loop_dataflow_input_count_reg[4]_i_1_n_5 ;
  wire \loop_dataflow_input_count_reg[4]_i_1_n_6 ;
  wire \loop_dataflow_input_count_reg[4]_i_1_n_7 ;
  wire \loop_dataflow_input_count_reg[8]_i_1_n_0 ;
  wire \loop_dataflow_input_count_reg[8]_i_1_n_1 ;
  wire \loop_dataflow_input_count_reg[8]_i_1_n_2 ;
  wire \loop_dataflow_input_count_reg[8]_i_1_n_3 ;
  wire \loop_dataflow_input_count_reg[8]_i_1_n_4 ;
  wire \loop_dataflow_input_count_reg[8]_i_1_n_5 ;
  wire \loop_dataflow_input_count_reg[8]_i_1_n_6 ;
  wire \loop_dataflow_input_count_reg[8]_i_1_n_7 ;
  wire [31:21]loop_dataflow_input_count_reg__0;
  wire loop_dataflow_output_count0;
  wire \loop_dataflow_output_count[0]_i_4_n_0 ;
  wire [31:0]loop_dataflow_output_count_reg;
  wire \loop_dataflow_output_count_reg[0]_i_3_n_0 ;
  wire \loop_dataflow_output_count_reg[0]_i_3_n_1 ;
  wire \loop_dataflow_output_count_reg[0]_i_3_n_2 ;
  wire \loop_dataflow_output_count_reg[0]_i_3_n_3 ;
  wire \loop_dataflow_output_count_reg[0]_i_3_n_4 ;
  wire \loop_dataflow_output_count_reg[0]_i_3_n_5 ;
  wire \loop_dataflow_output_count_reg[0]_i_3_n_6 ;
  wire \loop_dataflow_output_count_reg[0]_i_3_n_7 ;
  wire \loop_dataflow_output_count_reg[12]_i_1_n_0 ;
  wire \loop_dataflow_output_count_reg[12]_i_1_n_1 ;
  wire \loop_dataflow_output_count_reg[12]_i_1_n_2 ;
  wire \loop_dataflow_output_count_reg[12]_i_1_n_3 ;
  wire \loop_dataflow_output_count_reg[12]_i_1_n_4 ;
  wire \loop_dataflow_output_count_reg[12]_i_1_n_5 ;
  wire \loop_dataflow_output_count_reg[12]_i_1_n_6 ;
  wire \loop_dataflow_output_count_reg[12]_i_1_n_7 ;
  wire \loop_dataflow_output_count_reg[16]_i_1_n_0 ;
  wire \loop_dataflow_output_count_reg[16]_i_1_n_1 ;
  wire \loop_dataflow_output_count_reg[16]_i_1_n_2 ;
  wire \loop_dataflow_output_count_reg[16]_i_1_n_3 ;
  wire \loop_dataflow_output_count_reg[16]_i_1_n_4 ;
  wire \loop_dataflow_output_count_reg[16]_i_1_n_5 ;
  wire \loop_dataflow_output_count_reg[16]_i_1_n_6 ;
  wire \loop_dataflow_output_count_reg[16]_i_1_n_7 ;
  wire \loop_dataflow_output_count_reg[20]_i_1_n_0 ;
  wire \loop_dataflow_output_count_reg[20]_i_1_n_1 ;
  wire \loop_dataflow_output_count_reg[20]_i_1_n_2 ;
  wire \loop_dataflow_output_count_reg[20]_i_1_n_3 ;
  wire \loop_dataflow_output_count_reg[20]_i_1_n_4 ;
  wire \loop_dataflow_output_count_reg[20]_i_1_n_5 ;
  wire \loop_dataflow_output_count_reg[20]_i_1_n_6 ;
  wire \loop_dataflow_output_count_reg[20]_i_1_n_7 ;
  wire \loop_dataflow_output_count_reg[24]_i_1_n_0 ;
  wire \loop_dataflow_output_count_reg[24]_i_1_n_1 ;
  wire \loop_dataflow_output_count_reg[24]_i_1_n_2 ;
  wire \loop_dataflow_output_count_reg[24]_i_1_n_3 ;
  wire \loop_dataflow_output_count_reg[24]_i_1_n_4 ;
  wire \loop_dataflow_output_count_reg[24]_i_1_n_5 ;
  wire \loop_dataflow_output_count_reg[24]_i_1_n_6 ;
  wire \loop_dataflow_output_count_reg[24]_i_1_n_7 ;
  wire \loop_dataflow_output_count_reg[28]_i_1_n_1 ;
  wire \loop_dataflow_output_count_reg[28]_i_1_n_2 ;
  wire \loop_dataflow_output_count_reg[28]_i_1_n_3 ;
  wire \loop_dataflow_output_count_reg[28]_i_1_n_4 ;
  wire \loop_dataflow_output_count_reg[28]_i_1_n_5 ;
  wire \loop_dataflow_output_count_reg[28]_i_1_n_6 ;
  wire \loop_dataflow_output_count_reg[28]_i_1_n_7 ;
  wire \loop_dataflow_output_count_reg[4]_i_1_n_0 ;
  wire \loop_dataflow_output_count_reg[4]_i_1_n_1 ;
  wire \loop_dataflow_output_count_reg[4]_i_1_n_2 ;
  wire \loop_dataflow_output_count_reg[4]_i_1_n_3 ;
  wire \loop_dataflow_output_count_reg[4]_i_1_n_4 ;
  wire \loop_dataflow_output_count_reg[4]_i_1_n_5 ;
  wire \loop_dataflow_output_count_reg[4]_i_1_n_6 ;
  wire \loop_dataflow_output_count_reg[4]_i_1_n_7 ;
  wire \loop_dataflow_output_count_reg[8]_i_1_n_0 ;
  wire \loop_dataflow_output_count_reg[8]_i_1_n_1 ;
  wire \loop_dataflow_output_count_reg[8]_i_1_n_2 ;
  wire \loop_dataflow_output_count_reg[8]_i_1_n_3 ;
  wire \loop_dataflow_output_count_reg[8]_i_1_n_4 ;
  wire \loop_dataflow_output_count_reg[8]_i_1_n_5 ;
  wire \loop_dataflow_output_count_reg[8]_i_1_n_6 ;
  wire \loop_dataflow_output_count_reg[8]_i_1_n_7 ;
  wire pop0;
  wire [7:0]ram_reg;
  wire tptr;
  wire [29:0]\trunc_ln332_2_reg_440_reg[29] ;
  wire [29:0]\trunc_ln332_2_reg_440_reg[29]_0 ;
  wire [29:0]\trunc_ln332_3_reg_435_reg[29] ;
  wire \waddr_reg[0] ;
  wire [3:0]NLW_ap_continue2_carry_O_UNCONNECTED;
  wire [3:0]NLW_ap_continue2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_ap_continue2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ap_continue2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_bound_minus_1_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bound_minus_1_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_loop_dataflow_input_count3_carry_O_UNCONNECTED;
  wire [3:0]NLW_loop_dataflow_input_count3_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_loop_dataflow_input_count3_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_loop_dataflow_input_count3_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_loop_dataflow_input_count_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_loop_dataflow_output_count_reg[28]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ap_continue2_carry
       (.CI(1'b0),
        .CO({ap_continue2_carry_n_0,ap_continue2_carry_n_1,ap_continue2_carry_n_2,ap_continue2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_continue2_carry_O_UNCONNECTED[3:0]),
        .S({ap_continue2_carry_i_1_n_0,ap_continue2_carry_i_2_n_0,ap_continue2_carry_i_3_n_0,ap_continue2_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ap_continue2_carry__0
       (.CI(ap_continue2_carry_n_0),
        .CO({ap_continue2_carry__0_n_0,ap_continue2_carry__0_n_1,ap_continue2_carry__0_n_2,ap_continue2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_continue2_carry__0_O_UNCONNECTED[3:0]),
        .S({ap_continue2_carry__0_i_1_n_0,ap_continue2_carry__0_i_2_n_0,ap_continue2_carry__0_i_3_n_0,ap_continue2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry__0_i_1
       (.I0(loop_dataflow_output_count_reg[22]),
        .I1(bound_minus_1[22]),
        .I2(bound_minus_1[23]),
        .I3(loop_dataflow_output_count_reg[23]),
        .I4(bound_minus_1[21]),
        .I5(loop_dataflow_output_count_reg[21]),
        .O(ap_continue2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry__0_i_2
       (.I0(loop_dataflow_output_count_reg[18]),
        .I1(bound_minus_1[18]),
        .I2(bound_minus_1[20]),
        .I3(loop_dataflow_output_count_reg[20]),
        .I4(bound_minus_1[19]),
        .I5(loop_dataflow_output_count_reg[19]),
        .O(ap_continue2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry__0_i_3
       (.I0(loop_dataflow_output_count_reg[16]),
        .I1(bound_minus_1[16]),
        .I2(bound_minus_1[17]),
        .I3(loop_dataflow_output_count_reg[17]),
        .I4(bound_minus_1[15]),
        .I5(loop_dataflow_output_count_reg[15]),
        .O(ap_continue2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry__0_i_4
       (.I0(loop_dataflow_output_count_reg[12]),
        .I1(bound_minus_1[12]),
        .I2(bound_minus_1[14]),
        .I3(loop_dataflow_output_count_reg[14]),
        .I4(bound_minus_1[13]),
        .I5(loop_dataflow_output_count_reg[13]),
        .O(ap_continue2_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 ap_continue2_carry__1
       (.CI(ap_continue2_carry__0_n_0),
        .CO({NLW_ap_continue2_carry__1_CO_UNCONNECTED[3],ap_continue2,ap_continue2_carry__1_n_2,ap_continue2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_continue2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,dataflow_in_loop_S2M_U0_n_83,dataflow_in_loop_S2M_U0_n_84,dataflow_in_loop_S2M_U0_n_85}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry_i_1
       (.I0(loop_dataflow_output_count_reg[10]),
        .I1(bound_minus_1[10]),
        .I2(bound_minus_1[11]),
        .I3(loop_dataflow_output_count_reg[11]),
        .I4(bound_minus_1[9]),
        .I5(loop_dataflow_output_count_reg[9]),
        .O(ap_continue2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry_i_2
       (.I0(loop_dataflow_output_count_reg[6]),
        .I1(bound_minus_1[6]),
        .I2(bound_minus_1[8]),
        .I3(loop_dataflow_output_count_reg[8]),
        .I4(bound_minus_1[7]),
        .I5(loop_dataflow_output_count_reg[7]),
        .O(ap_continue2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_continue2_carry_i_3
       (.I0(loop_dataflow_output_count_reg[3]),
        .I1(bound_minus_1[3]),
        .I2(bound_minus_1[5]),
        .I3(loop_dataflow_output_count_reg[5]),
        .I4(bound_minus_1[4]),
        .I5(loop_dataflow_output_count_reg[4]),
        .O(ap_continue2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    ap_continue2_carry_i_4
       (.I0(bound_minus_1[2]),
        .I1(loop_dataflow_output_count_reg[2]),
        .I2(bound_minus_1[1]),
        .I3(loop_dataflow_output_count_reg[1]),
        .I4(loop_dataflow_output_count_reg[0]),
        .I5(image_h[0]),
        .O(ap_continue2_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 bound_minus_1_carry
       (.CI(1'b0),
        .CO({bound_minus_1_carry_n_0,bound_minus_1_carry_n_1,bound_minus_1_carry_n_2,bound_minus_1_carry_n_3}),
        .CYINIT(image_h[0]),
        .DI(image_h[4:1]),
        .O(bound_minus_1[4:1]),
        .S({bound_minus_1_carry_i_1_n_0,bound_minus_1_carry_i_2_n_0,bound_minus_1_carry_i_3_n_0,bound_minus_1_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 bound_minus_1_carry__0
       (.CI(bound_minus_1_carry_n_0),
        .CO({bound_minus_1_carry__0_n_0,bound_minus_1_carry__0_n_1,bound_minus_1_carry__0_n_2,bound_minus_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(image_h[8:5]),
        .O(bound_minus_1[8:5]),
        .S({bound_minus_1_carry__0_i_1_n_0,bound_minus_1_carry__0_i_2_n_0,bound_minus_1_carry__0_i_3_n_0,bound_minus_1_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__0_i_1
       (.I0(image_h[8]),
        .O(bound_minus_1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__0_i_2
       (.I0(image_h[7]),
        .O(bound_minus_1_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__0_i_3
       (.I0(image_h[6]),
        .O(bound_minus_1_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__0_i_4
       (.I0(image_h[5]),
        .O(bound_minus_1_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 bound_minus_1_carry__1
       (.CI(bound_minus_1_carry__0_n_0),
        .CO({bound_minus_1_carry__1_n_0,bound_minus_1_carry__1_n_1,bound_minus_1_carry__1_n_2,bound_minus_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(image_h[12:9]),
        .O(bound_minus_1[12:9]),
        .S({bound_minus_1_carry__1_i_1_n_0,bound_minus_1_carry__1_i_2_n_0,bound_minus_1_carry__1_i_3_n_0,bound_minus_1_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__1_i_1
       (.I0(image_h[12]),
        .O(bound_minus_1_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__1_i_2
       (.I0(image_h[11]),
        .O(bound_minus_1_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__1_i_3
       (.I0(image_h[10]),
        .O(bound_minus_1_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__1_i_4
       (.I0(image_h[9]),
        .O(bound_minus_1_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 bound_minus_1_carry__2
       (.CI(bound_minus_1_carry__1_n_0),
        .CO({bound_minus_1_carry__2_n_0,bound_minus_1_carry__2_n_1,bound_minus_1_carry__2_n_2,bound_minus_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(image_h[16:13]),
        .O(bound_minus_1[16:13]),
        .S({bound_minus_1_carry__2_i_1_n_0,bound_minus_1_carry__2_i_2_n_0,bound_minus_1_carry__2_i_3_n_0,bound_minus_1_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__2_i_1
       (.I0(image_h[16]),
        .O(bound_minus_1_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__2_i_2
       (.I0(image_h[15]),
        .O(bound_minus_1_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__2_i_3
       (.I0(image_h[14]),
        .O(bound_minus_1_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__2_i_4
       (.I0(image_h[13]),
        .O(bound_minus_1_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 bound_minus_1_carry__3
       (.CI(bound_minus_1_carry__2_n_0),
        .CO({bound_minus_1_carry__3_n_0,bound_minus_1_carry__3_n_1,bound_minus_1_carry__3_n_2,bound_minus_1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(image_h[20:17]),
        .O(bound_minus_1[20:17]),
        .S({bound_minus_1_carry__3_i_1_n_0,bound_minus_1_carry__3_i_2_n_0,bound_minus_1_carry__3_i_3_n_0,bound_minus_1_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__3_i_1
       (.I0(image_h[20]),
        .O(bound_minus_1_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__3_i_2
       (.I0(image_h[19]),
        .O(bound_minus_1_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__3_i_3
       (.I0(image_h[18]),
        .O(bound_minus_1_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__3_i_4
       (.I0(image_h[17]),
        .O(bound_minus_1_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 bound_minus_1_carry__4
       (.CI(bound_minus_1_carry__3_n_0),
        .CO({bound_minus_1_carry__4_n_0,bound_minus_1_carry__4_n_1,bound_minus_1_carry__4_n_2,bound_minus_1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(image_h[24:21]),
        .O(bound_minus_1[24:21]),
        .S({bound_minus_1_carry__4_i_1_n_0,bound_minus_1_carry__4_i_2_n_0,bound_minus_1_carry__4_i_3_n_0,bound_minus_1_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__4_i_1
       (.I0(image_h[24]),
        .O(bound_minus_1_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__4_i_2
       (.I0(image_h[23]),
        .O(bound_minus_1_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__4_i_3
       (.I0(image_h[22]),
        .O(bound_minus_1_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__4_i_4
       (.I0(image_h[21]),
        .O(bound_minus_1_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 bound_minus_1_carry__5
       (.CI(bound_minus_1_carry__4_n_0),
        .CO({bound_minus_1_carry__5_n_0,bound_minus_1_carry__5_n_1,bound_minus_1_carry__5_n_2,bound_minus_1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(image_h[28:25]),
        .O(bound_minus_1[28:25]),
        .S({bound_minus_1_carry__5_i_1_n_0,bound_minus_1_carry__5_i_2_n_0,bound_minus_1_carry__5_i_3_n_0,bound_minus_1_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__5_i_1
       (.I0(image_h[28]),
        .O(bound_minus_1_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__5_i_2
       (.I0(image_h[27]),
        .O(bound_minus_1_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__5_i_3
       (.I0(image_h[26]),
        .O(bound_minus_1_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__5_i_4
       (.I0(image_h[25]),
        .O(bound_minus_1_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 bound_minus_1_carry__6
       (.CI(bound_minus_1_carry__5_n_0),
        .CO({NLW_bound_minus_1_carry__6_CO_UNCONNECTED[3:2],bound_minus_1_carry__6_n_2,bound_minus_1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,image_h[30:29]}),
        .O({NLW_bound_minus_1_carry__6_O_UNCONNECTED[3],bound_minus_1[31:29]}),
        .S({1'b0,bound_minus_1_carry__6_i_1_n_0,bound_minus_1_carry__6_i_2_n_0,bound_minus_1_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__6_i_1
       (.I0(image_h[31]),
        .O(bound_minus_1_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__6_i_2
       (.I0(image_h[30]),
        .O(bound_minus_1_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry__6_i_3
       (.I0(image_h[29]),
        .O(bound_minus_1_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry_i_1
       (.I0(image_h[4]),
        .O(bound_minus_1_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry_i_2
       (.I0(image_h[3]),
        .O(bound_minus_1_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry_i_3
       (.I0(image_h[2]),
        .O(bound_minus_1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bound_minus_1_carry_i_4
       (.I0(image_h[1]),
        .O(bound_minus_1_carry_i_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M dataflow_in_loop_S2M_U0
       (.B_V_data_1_sel(B_V_data_1_sel),
        .CO(CO),
        .D(D),
        .DIADI(DIADI),
        .MM_video_out_AWREADY(MM_video_out_AWREADY),
        .MM_video_out_BVALID(MM_video_out_BVALID),
        .MM_video_out_WREADY(MM_video_out_WREADY),
        .MM_video_out_WVALID(MM_video_out_WVALID),
        .MM_video_out_offset(MM_video_out_offset),
        .Q(Q),
        .S({dataflow_in_loop_S2M_U0_n_83,dataflow_in_loop_S2M_U0_n_84,dataflow_in_loop_S2M_U0_n_85}),
        .SR(SR),
        .\SRL_SIG_reg[0][20] (loop_dataflow_input_count_reg),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_NS_fsm124_out(ap_NS_fsm124_out),
        .ap_NS_fsm125_out(ap_NS_fsm125_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(dataflow_in_loop_S2M_U0_n_78),
        .ap_start(ap_start),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0(dataflow_in_loop_S2M_U0_n_77),
        .bound_minus_1(bound_minus_1[31:24]),
        .\burst_size_reg_427_reg[0] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[0]),
        .\burst_size_reg_427_reg[10] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[10]),
        .\burst_size_reg_427_reg[11] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[11]),
        .\burst_size_reg_427_reg[12] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[12]),
        .\burst_size_reg_427_reg[13] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[13]),
        .\burst_size_reg_427_reg[14] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[14]),
        .\burst_size_reg_427_reg[15] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[15]),
        .\burst_size_reg_427_reg[16] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[16]),
        .\burst_size_reg_427_reg[17] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[17]),
        .\burst_size_reg_427_reg[18] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[18]),
        .\burst_size_reg_427_reg[19] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[19]),
        .\burst_size_reg_427_reg[1] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[1]),
        .\burst_size_reg_427_reg[20] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[20]),
        .\burst_size_reg_427_reg[21] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[21]),
        .\burst_size_reg_427_reg[22] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[22]),
        .\burst_size_reg_427_reg[23] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[23]),
        .\burst_size_reg_427_reg[24] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[24]),
        .\burst_size_reg_427_reg[25] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[25]),
        .\burst_size_reg_427_reg[26] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[26]),
        .\burst_size_reg_427_reg[27] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[27]),
        .\burst_size_reg_427_reg[28] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[28]),
        .\burst_size_reg_427_reg[29] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[29]),
        .\burst_size_reg_427_reg[2] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[2]),
        .\burst_size_reg_427_reg[30] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[30]),
        .\burst_size_reg_427_reg[3] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[3]),
        .\burst_size_reg_427_reg[4] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[4]),
        .\burst_size_reg_427_reg[5] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[5]),
        .\burst_size_reg_427_reg[6] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[6]),
        .\burst_size_reg_427_reg[7] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[7]),
        .\burst_size_reg_427_reg[8] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[8]),
        .\burst_size_reg_427_reg[9] (grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN[9]),
        .empty_n_reg(S2M_FormatLocalBuffer_U0_ap_start),
        .grp_DataMover_s2mm_32bits_fu_114_ap_start_reg(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .image_h(image_h[20:0]),
        .image_w(image_w),
        .invert_X(invert_X),
        .invert_Y(invert_Y),
        .load_p2(load_p2),
        .loop_dataflow_input_count0(loop_dataflow_input_count0),
        .\loop_dataflow_input_count_reg[0] (loop_dataflow_input_count3),
        .\loop_dataflow_input_count_reg[30] ({dataflow_in_loop_S2M_U0_n_86,dataflow_in_loop_S2M_U0_n_87,dataflow_in_loop_S2M_U0_n_88}),
        .loop_dataflow_input_count_reg__0(loop_dataflow_input_count_reg__0[31:24]),
        .loop_dataflow_output_count0(loop_dataflow_output_count0),
        .loop_dataflow_output_count_reg(loop_dataflow_output_count_reg[31:24]),
        .\loop_dataflow_output_count_reg[0] (ap_continue2),
        .pop0(pop0),
        .ram_reg(ram_reg),
        .sel(grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY),
        .\tptr_reg[0] (tptr),
        .\trunc_ln332_2_reg_440_reg[29] (\trunc_ln332_2_reg_440_reg[29] ),
        .\trunc_ln332_2_reg_440_reg[29]_0 (\trunc_ln332_2_reg_440_reg[29]_0 ),
        .\trunc_ln332_3_reg_435_reg[29] (\trunc_ln332_3_reg_435_reg[29] ),
        .\waddr_reg[0] (\waddr_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 loop_dataflow_input_count3_carry
       (.CI(1'b0),
        .CO({loop_dataflow_input_count3_carry_n_0,loop_dataflow_input_count3_carry_n_1,loop_dataflow_input_count3_carry_n_2,loop_dataflow_input_count3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_loop_dataflow_input_count3_carry_O_UNCONNECTED[3:0]),
        .S({loop_dataflow_input_count3_carry_i_1_n_0,loop_dataflow_input_count3_carry_i_2_n_0,loop_dataflow_input_count3_carry_i_3_n_0,loop_dataflow_input_count3_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 loop_dataflow_input_count3_carry__0
       (.CI(loop_dataflow_input_count3_carry_n_0),
        .CO({loop_dataflow_input_count3_carry__0_n_0,loop_dataflow_input_count3_carry__0_n_1,loop_dataflow_input_count3_carry__0_n_2,loop_dataflow_input_count3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_loop_dataflow_input_count3_carry__0_O_UNCONNECTED[3:0]),
        .S({loop_dataflow_input_count3_carry__0_i_1_n_0,loop_dataflow_input_count3_carry__0_i_2_n_0,loop_dataflow_input_count3_carry__0_i_3_n_0,loop_dataflow_input_count3_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry__0_i_1
       (.I0(loop_dataflow_input_count_reg__0[22]),
        .I1(bound_minus_1[22]),
        .I2(loop_dataflow_input_count_reg__0[23]),
        .I3(bound_minus_1[23]),
        .I4(loop_dataflow_input_count_reg__0[21]),
        .I5(bound_minus_1[21]),
        .O(loop_dataflow_input_count3_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry__0_i_2
       (.I0(loop_dataflow_input_count_reg[18]),
        .I1(bound_minus_1[18]),
        .I2(loop_dataflow_input_count_reg[20]),
        .I3(bound_minus_1[20]),
        .I4(loop_dataflow_input_count_reg[19]),
        .I5(bound_minus_1[19]),
        .O(loop_dataflow_input_count3_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry__0_i_3
       (.I0(loop_dataflow_input_count_reg[16]),
        .I1(bound_minus_1[16]),
        .I2(loop_dataflow_input_count_reg[17]),
        .I3(bound_minus_1[17]),
        .I4(loop_dataflow_input_count_reg[15]),
        .I5(bound_minus_1[15]),
        .O(loop_dataflow_input_count3_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry__0_i_4
       (.I0(loop_dataflow_input_count_reg[13]),
        .I1(bound_minus_1[13]),
        .I2(loop_dataflow_input_count_reg[14]),
        .I3(bound_minus_1[14]),
        .I4(loop_dataflow_input_count_reg[12]),
        .I5(bound_minus_1[12]),
        .O(loop_dataflow_input_count3_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 loop_dataflow_input_count3_carry__1
       (.CI(loop_dataflow_input_count3_carry__0_n_0),
        .CO({NLW_loop_dataflow_input_count3_carry__1_CO_UNCONNECTED[3],loop_dataflow_input_count3,loop_dataflow_input_count3_carry__1_n_2,loop_dataflow_input_count3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_loop_dataflow_input_count3_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,dataflow_in_loop_S2M_U0_n_86,dataflow_in_loop_S2M_U0_n_87,dataflow_in_loop_S2M_U0_n_88}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry_i_1
       (.I0(loop_dataflow_input_count_reg[10]),
        .I1(bound_minus_1[10]),
        .I2(loop_dataflow_input_count_reg[11]),
        .I3(bound_minus_1[11]),
        .I4(loop_dataflow_input_count_reg[9]),
        .I5(bound_minus_1[9]),
        .O(loop_dataflow_input_count3_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry_i_2
       (.I0(loop_dataflow_input_count_reg[6]),
        .I1(bound_minus_1[6]),
        .I2(loop_dataflow_input_count_reg[8]),
        .I3(bound_minus_1[8]),
        .I4(loop_dataflow_input_count_reg[7]),
        .I5(bound_minus_1[7]),
        .O(loop_dataflow_input_count3_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    loop_dataflow_input_count3_carry_i_3
       (.I0(loop_dataflow_input_count_reg[4]),
        .I1(bound_minus_1[4]),
        .I2(loop_dataflow_input_count_reg[5]),
        .I3(bound_minus_1[5]),
        .I4(loop_dataflow_input_count_reg[3]),
        .I5(bound_minus_1[3]),
        .O(loop_dataflow_input_count3_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    loop_dataflow_input_count3_carry_i_4
       (.I0(bound_minus_1[2]),
        .I1(loop_dataflow_input_count_reg[2]),
        .I2(bound_minus_1[1]),
        .I3(loop_dataflow_input_count_reg[1]),
        .I4(image_h[0]),
        .I5(loop_dataflow_input_count_reg[0]),
        .O(loop_dataflow_input_count3_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_dataflow_input_count[0]_i_4 
       (.I0(loop_dataflow_input_count_reg[0]),
        .O(\loop_dataflow_input_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[0] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[0]_i_3_n_7 ),
        .Q(loop_dataflow_input_count_reg[0]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_input_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\loop_dataflow_input_count_reg[0]_i_3_n_0 ,\loop_dataflow_input_count_reg[0]_i_3_n_1 ,\loop_dataflow_input_count_reg[0]_i_3_n_2 ,\loop_dataflow_input_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\loop_dataflow_input_count_reg[0]_i_3_n_4 ,\loop_dataflow_input_count_reg[0]_i_3_n_5 ,\loop_dataflow_input_count_reg[0]_i_3_n_6 ,\loop_dataflow_input_count_reg[0]_i_3_n_7 }),
        .S({loop_dataflow_input_count_reg[3:1],\loop_dataflow_input_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[10] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[8]_i_1_n_5 ),
        .Q(loop_dataflow_input_count_reg[10]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[11] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[8]_i_1_n_4 ),
        .Q(loop_dataflow_input_count_reg[11]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[12] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[12]_i_1_n_7 ),
        .Q(loop_dataflow_input_count_reg[12]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_input_count_reg[12]_i_1 
       (.CI(\loop_dataflow_input_count_reg[8]_i_1_n_0 ),
        .CO({\loop_dataflow_input_count_reg[12]_i_1_n_0 ,\loop_dataflow_input_count_reg[12]_i_1_n_1 ,\loop_dataflow_input_count_reg[12]_i_1_n_2 ,\loop_dataflow_input_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_input_count_reg[12]_i_1_n_4 ,\loop_dataflow_input_count_reg[12]_i_1_n_5 ,\loop_dataflow_input_count_reg[12]_i_1_n_6 ,\loop_dataflow_input_count_reg[12]_i_1_n_7 }),
        .S(loop_dataflow_input_count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[13] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[12]_i_1_n_6 ),
        .Q(loop_dataflow_input_count_reg[13]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[14] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[12]_i_1_n_5 ),
        .Q(loop_dataflow_input_count_reg[14]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[15] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[12]_i_1_n_4 ),
        .Q(loop_dataflow_input_count_reg[15]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[16] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[16]_i_1_n_7 ),
        .Q(loop_dataflow_input_count_reg[16]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_input_count_reg[16]_i_1 
       (.CI(\loop_dataflow_input_count_reg[12]_i_1_n_0 ),
        .CO({\loop_dataflow_input_count_reg[16]_i_1_n_0 ,\loop_dataflow_input_count_reg[16]_i_1_n_1 ,\loop_dataflow_input_count_reg[16]_i_1_n_2 ,\loop_dataflow_input_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_input_count_reg[16]_i_1_n_4 ,\loop_dataflow_input_count_reg[16]_i_1_n_5 ,\loop_dataflow_input_count_reg[16]_i_1_n_6 ,\loop_dataflow_input_count_reg[16]_i_1_n_7 }),
        .S(loop_dataflow_input_count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[17] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[16]_i_1_n_6 ),
        .Q(loop_dataflow_input_count_reg[17]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[18] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[16]_i_1_n_5 ),
        .Q(loop_dataflow_input_count_reg[18]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[19] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[16]_i_1_n_4 ),
        .Q(loop_dataflow_input_count_reg[19]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[1] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[0]_i_3_n_6 ),
        .Q(loop_dataflow_input_count_reg[1]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[20] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[20]_i_1_n_7 ),
        .Q(loop_dataflow_input_count_reg[20]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_input_count_reg[20]_i_1 
       (.CI(\loop_dataflow_input_count_reg[16]_i_1_n_0 ),
        .CO({\loop_dataflow_input_count_reg[20]_i_1_n_0 ,\loop_dataflow_input_count_reg[20]_i_1_n_1 ,\loop_dataflow_input_count_reg[20]_i_1_n_2 ,\loop_dataflow_input_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_input_count_reg[20]_i_1_n_4 ,\loop_dataflow_input_count_reg[20]_i_1_n_5 ,\loop_dataflow_input_count_reg[20]_i_1_n_6 ,\loop_dataflow_input_count_reg[20]_i_1_n_7 }),
        .S({loop_dataflow_input_count_reg__0[23:21],loop_dataflow_input_count_reg[20]}));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[21] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[20]_i_1_n_6 ),
        .Q(loop_dataflow_input_count_reg__0[21]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[22] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[20]_i_1_n_5 ),
        .Q(loop_dataflow_input_count_reg__0[22]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[23] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[20]_i_1_n_4 ),
        .Q(loop_dataflow_input_count_reg__0[23]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[24] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[24]_i_1_n_7 ),
        .Q(loop_dataflow_input_count_reg__0[24]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_input_count_reg[24]_i_1 
       (.CI(\loop_dataflow_input_count_reg[20]_i_1_n_0 ),
        .CO({\loop_dataflow_input_count_reg[24]_i_1_n_0 ,\loop_dataflow_input_count_reg[24]_i_1_n_1 ,\loop_dataflow_input_count_reg[24]_i_1_n_2 ,\loop_dataflow_input_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_input_count_reg[24]_i_1_n_4 ,\loop_dataflow_input_count_reg[24]_i_1_n_5 ,\loop_dataflow_input_count_reg[24]_i_1_n_6 ,\loop_dataflow_input_count_reg[24]_i_1_n_7 }),
        .S(loop_dataflow_input_count_reg__0[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[25] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[24]_i_1_n_6 ),
        .Q(loop_dataflow_input_count_reg__0[25]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[26] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[24]_i_1_n_5 ),
        .Q(loop_dataflow_input_count_reg__0[26]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[27] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[24]_i_1_n_4 ),
        .Q(loop_dataflow_input_count_reg__0[27]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[28] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[28]_i_1_n_7 ),
        .Q(loop_dataflow_input_count_reg__0[28]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_input_count_reg[28]_i_1 
       (.CI(\loop_dataflow_input_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_loop_dataflow_input_count_reg[28]_i_1_CO_UNCONNECTED [3],\loop_dataflow_input_count_reg[28]_i_1_n_1 ,\loop_dataflow_input_count_reg[28]_i_1_n_2 ,\loop_dataflow_input_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_input_count_reg[28]_i_1_n_4 ,\loop_dataflow_input_count_reg[28]_i_1_n_5 ,\loop_dataflow_input_count_reg[28]_i_1_n_6 ,\loop_dataflow_input_count_reg[28]_i_1_n_7 }),
        .S(loop_dataflow_input_count_reg__0[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[29] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[28]_i_1_n_6 ),
        .Q(loop_dataflow_input_count_reg__0[29]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[2] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[0]_i_3_n_5 ),
        .Q(loop_dataflow_input_count_reg[2]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[30] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[28]_i_1_n_5 ),
        .Q(loop_dataflow_input_count_reg__0[30]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[31] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[28]_i_1_n_4 ),
        .Q(loop_dataflow_input_count_reg__0[31]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[3] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[0]_i_3_n_4 ),
        .Q(loop_dataflow_input_count_reg[3]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[4] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[4]_i_1_n_7 ),
        .Q(loop_dataflow_input_count_reg[4]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_input_count_reg[4]_i_1 
       (.CI(\loop_dataflow_input_count_reg[0]_i_3_n_0 ),
        .CO({\loop_dataflow_input_count_reg[4]_i_1_n_0 ,\loop_dataflow_input_count_reg[4]_i_1_n_1 ,\loop_dataflow_input_count_reg[4]_i_1_n_2 ,\loop_dataflow_input_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_input_count_reg[4]_i_1_n_4 ,\loop_dataflow_input_count_reg[4]_i_1_n_5 ,\loop_dataflow_input_count_reg[4]_i_1_n_6 ,\loop_dataflow_input_count_reg[4]_i_1_n_7 }),
        .S(loop_dataflow_input_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[5] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[4]_i_1_n_6 ),
        .Q(loop_dataflow_input_count_reg[5]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[6] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[4]_i_1_n_5 ),
        .Q(loop_dataflow_input_count_reg[6]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[7] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[4]_i_1_n_4 ),
        .Q(loop_dataflow_input_count_reg[7]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[8] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[8]_i_1_n_7 ),
        .Q(loop_dataflow_input_count_reg[8]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_input_count_reg[8]_i_1 
       (.CI(\loop_dataflow_input_count_reg[4]_i_1_n_0 ),
        .CO({\loop_dataflow_input_count_reg[8]_i_1_n_0 ,\loop_dataflow_input_count_reg[8]_i_1_n_1 ,\loop_dataflow_input_count_reg[8]_i_1_n_2 ,\loop_dataflow_input_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_input_count_reg[8]_i_1_n_4 ,\loop_dataflow_input_count_reg[8]_i_1_n_5 ,\loop_dataflow_input_count_reg[8]_i_1_n_6 ,\loop_dataflow_input_count_reg[8]_i_1_n_7 }),
        .S(loop_dataflow_input_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_input_count_reg[9] 
       (.C(ap_clk),
        .CE(loop_dataflow_input_count0),
        .D(\loop_dataflow_input_count_reg[8]_i_1_n_6 ),
        .Q(loop_dataflow_input_count_reg[9]),
        .R(dataflow_in_loop_S2M_U0_n_78));
  LUT1 #(
    .INIT(2'h1)) 
    \loop_dataflow_output_count[0]_i_4 
       (.I0(loop_dataflow_output_count_reg[0]),
        .O(\loop_dataflow_output_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[0] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[0]_i_3_n_7 ),
        .Q(loop_dataflow_output_count_reg[0]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_output_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\loop_dataflow_output_count_reg[0]_i_3_n_0 ,\loop_dataflow_output_count_reg[0]_i_3_n_1 ,\loop_dataflow_output_count_reg[0]_i_3_n_2 ,\loop_dataflow_output_count_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\loop_dataflow_output_count_reg[0]_i_3_n_4 ,\loop_dataflow_output_count_reg[0]_i_3_n_5 ,\loop_dataflow_output_count_reg[0]_i_3_n_6 ,\loop_dataflow_output_count_reg[0]_i_3_n_7 }),
        .S({loop_dataflow_output_count_reg[3:1],\loop_dataflow_output_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[10] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[8]_i_1_n_5 ),
        .Q(loop_dataflow_output_count_reg[10]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[11] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[8]_i_1_n_4 ),
        .Q(loop_dataflow_output_count_reg[11]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[12] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[12]_i_1_n_7 ),
        .Q(loop_dataflow_output_count_reg[12]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_output_count_reg[12]_i_1 
       (.CI(\loop_dataflow_output_count_reg[8]_i_1_n_0 ),
        .CO({\loop_dataflow_output_count_reg[12]_i_1_n_0 ,\loop_dataflow_output_count_reg[12]_i_1_n_1 ,\loop_dataflow_output_count_reg[12]_i_1_n_2 ,\loop_dataflow_output_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_output_count_reg[12]_i_1_n_4 ,\loop_dataflow_output_count_reg[12]_i_1_n_5 ,\loop_dataflow_output_count_reg[12]_i_1_n_6 ,\loop_dataflow_output_count_reg[12]_i_1_n_7 }),
        .S(loop_dataflow_output_count_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[13] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[12]_i_1_n_6 ),
        .Q(loop_dataflow_output_count_reg[13]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[14] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[12]_i_1_n_5 ),
        .Q(loop_dataflow_output_count_reg[14]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[15] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[12]_i_1_n_4 ),
        .Q(loop_dataflow_output_count_reg[15]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[16] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[16]_i_1_n_7 ),
        .Q(loop_dataflow_output_count_reg[16]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_output_count_reg[16]_i_1 
       (.CI(\loop_dataflow_output_count_reg[12]_i_1_n_0 ),
        .CO({\loop_dataflow_output_count_reg[16]_i_1_n_0 ,\loop_dataflow_output_count_reg[16]_i_1_n_1 ,\loop_dataflow_output_count_reg[16]_i_1_n_2 ,\loop_dataflow_output_count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_output_count_reg[16]_i_1_n_4 ,\loop_dataflow_output_count_reg[16]_i_1_n_5 ,\loop_dataflow_output_count_reg[16]_i_1_n_6 ,\loop_dataflow_output_count_reg[16]_i_1_n_7 }),
        .S(loop_dataflow_output_count_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[17] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[16]_i_1_n_6 ),
        .Q(loop_dataflow_output_count_reg[17]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[18] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[16]_i_1_n_5 ),
        .Q(loop_dataflow_output_count_reg[18]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[19] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[16]_i_1_n_4 ),
        .Q(loop_dataflow_output_count_reg[19]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[1] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[0]_i_3_n_6 ),
        .Q(loop_dataflow_output_count_reg[1]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[20] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[20]_i_1_n_7 ),
        .Q(loop_dataflow_output_count_reg[20]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_output_count_reg[20]_i_1 
       (.CI(\loop_dataflow_output_count_reg[16]_i_1_n_0 ),
        .CO({\loop_dataflow_output_count_reg[20]_i_1_n_0 ,\loop_dataflow_output_count_reg[20]_i_1_n_1 ,\loop_dataflow_output_count_reg[20]_i_1_n_2 ,\loop_dataflow_output_count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_output_count_reg[20]_i_1_n_4 ,\loop_dataflow_output_count_reg[20]_i_1_n_5 ,\loop_dataflow_output_count_reg[20]_i_1_n_6 ,\loop_dataflow_output_count_reg[20]_i_1_n_7 }),
        .S(loop_dataflow_output_count_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[21] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[20]_i_1_n_6 ),
        .Q(loop_dataflow_output_count_reg[21]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[22] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[20]_i_1_n_5 ),
        .Q(loop_dataflow_output_count_reg[22]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[23] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[20]_i_1_n_4 ),
        .Q(loop_dataflow_output_count_reg[23]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[24] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[24]_i_1_n_7 ),
        .Q(loop_dataflow_output_count_reg[24]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_output_count_reg[24]_i_1 
       (.CI(\loop_dataflow_output_count_reg[20]_i_1_n_0 ),
        .CO({\loop_dataflow_output_count_reg[24]_i_1_n_0 ,\loop_dataflow_output_count_reg[24]_i_1_n_1 ,\loop_dataflow_output_count_reg[24]_i_1_n_2 ,\loop_dataflow_output_count_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_output_count_reg[24]_i_1_n_4 ,\loop_dataflow_output_count_reg[24]_i_1_n_5 ,\loop_dataflow_output_count_reg[24]_i_1_n_6 ,\loop_dataflow_output_count_reg[24]_i_1_n_7 }),
        .S(loop_dataflow_output_count_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[25] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[24]_i_1_n_6 ),
        .Q(loop_dataflow_output_count_reg[25]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[26] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[24]_i_1_n_5 ),
        .Q(loop_dataflow_output_count_reg[26]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[27] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[24]_i_1_n_4 ),
        .Q(loop_dataflow_output_count_reg[27]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[28] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[28]_i_1_n_7 ),
        .Q(loop_dataflow_output_count_reg[28]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_output_count_reg[28]_i_1 
       (.CI(\loop_dataflow_output_count_reg[24]_i_1_n_0 ),
        .CO({\NLW_loop_dataflow_output_count_reg[28]_i_1_CO_UNCONNECTED [3],\loop_dataflow_output_count_reg[28]_i_1_n_1 ,\loop_dataflow_output_count_reg[28]_i_1_n_2 ,\loop_dataflow_output_count_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_output_count_reg[28]_i_1_n_4 ,\loop_dataflow_output_count_reg[28]_i_1_n_5 ,\loop_dataflow_output_count_reg[28]_i_1_n_6 ,\loop_dataflow_output_count_reg[28]_i_1_n_7 }),
        .S(loop_dataflow_output_count_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[29] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[28]_i_1_n_6 ),
        .Q(loop_dataflow_output_count_reg[29]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[2] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[0]_i_3_n_5 ),
        .Q(loop_dataflow_output_count_reg[2]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[30] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[28]_i_1_n_5 ),
        .Q(loop_dataflow_output_count_reg[30]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[31] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[28]_i_1_n_4 ),
        .Q(loop_dataflow_output_count_reg[31]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[3] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[0]_i_3_n_4 ),
        .Q(loop_dataflow_output_count_reg[3]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[4] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[4]_i_1_n_7 ),
        .Q(loop_dataflow_output_count_reg[4]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_output_count_reg[4]_i_1 
       (.CI(\loop_dataflow_output_count_reg[0]_i_3_n_0 ),
        .CO({\loop_dataflow_output_count_reg[4]_i_1_n_0 ,\loop_dataflow_output_count_reg[4]_i_1_n_1 ,\loop_dataflow_output_count_reg[4]_i_1_n_2 ,\loop_dataflow_output_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_output_count_reg[4]_i_1_n_4 ,\loop_dataflow_output_count_reg[4]_i_1_n_5 ,\loop_dataflow_output_count_reg[4]_i_1_n_6 ,\loop_dataflow_output_count_reg[4]_i_1_n_7 }),
        .S(loop_dataflow_output_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[5] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[4]_i_1_n_6 ),
        .Q(loop_dataflow_output_count_reg[5]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[6] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[4]_i_1_n_5 ),
        .Q(loop_dataflow_output_count_reg[6]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[7] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[4]_i_1_n_4 ),
        .Q(loop_dataflow_output_count_reg[7]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[8] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[8]_i_1_n_7 ),
        .Q(loop_dataflow_output_count_reg[8]),
        .R(dataflow_in_loop_S2M_U0_n_77));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loop_dataflow_output_count_reg[8]_i_1 
       (.CI(\loop_dataflow_output_count_reg[4]_i_1_n_0 ),
        .CO({\loop_dataflow_output_count_reg[8]_i_1_n_0 ,\loop_dataflow_output_count_reg[8]_i_1_n_1 ,\loop_dataflow_output_count_reg[8]_i_1_n_2 ,\loop_dataflow_output_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\loop_dataflow_output_count_reg[8]_i_1_n_4 ,\loop_dataflow_output_count_reg[8]_i_1_n_5 ,\loop_dataflow_output_count_reg[8]_i_1_n_6 ,\loop_dataflow_output_count_reg[8]_i_1_n_7 }),
        .S(loop_dataflow_output_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \loop_dataflow_output_count_reg[9] 
       (.C(ap_clk),
        .CE(loop_dataflow_output_count0),
        .D(\loop_dataflow_output_count_reg[8]_i_1_n_6 ),
        .Q(loop_dataflow_output_count_reg[9]),
        .R(dataflow_in_loop_S2M_U0_n_77));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_FillLocalBuffer7
   (CO,
    ap_done_reg,
    Q,
    \buf_ce0[0]_0 ,
    \buf_ce0[1]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    ADDRARDADDR,
    empty_n_reg,
    ap_done_reg_reg_0,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[1]_1 ,
    ap_done_reg_reg_1,
    invert_X_c_dout,
    ap_clk,
    shiftReg_ce,
    ram_reg,
    STR_video_in_TVALID_int_regslice,
    ram_reg_0,
    iptr,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    FillLocalBuffer7_U0_ap_continue,
    ap_rst_n,
    ram_reg_13,
    FillLocalBuffer7_U0_ap_start,
    invert_X_c_empty_n,
    image_w_c1_empty_n,
    image_h_c_full_n,
    B_V_data_1_sel_rd_reg,
    B_V_data_1_sel,
    SR,
    in,
    D);
  output [0:0]CO;
  output ap_done_reg;
  output [1:0]Q;
  output \buf_ce0[0]_0 ;
  output \buf_ce0[1]_1 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [10:0]ADDRARDADDR;
  output [10:0]empty_n_reg;
  output ap_done_reg_reg_0;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[1]_1 ;
  output ap_done_reg_reg_1;
  input invert_X_c_dout;
  input ap_clk;
  input shiftReg_ce;
  input ram_reg;
  input STR_video_in_TVALID_int_regslice;
  input ram_reg_0;
  input iptr;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input FillLocalBuffer7_U0_ap_continue;
  input ap_rst_n;
  input [0:0]ram_reg_13;
  input FillLocalBuffer7_U0_ap_start;
  input invert_X_c_empty_n;
  input image_w_c1_empty_n;
  input image_h_c_full_n;
  input [0:0]B_V_data_1_sel_rd_reg;
  input B_V_data_1_sel;
  input [0:0]SR;
  input [31:0]in;
  input [10:0]D;

  wire [10:0]ADDRARDADDR;
  wire B_V_data_1_sel;
  wire [0:0]B_V_data_1_sel_rd_reg;
  wire [0:0]CO;
  wire [10:0]D;
  wire FillLocalBuffer7_U0_ap_continue;
  wire FillLocalBuffer7_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire STR_video_in_TVALID_int_regslice;
  wire [10:0]add_ln36_reg_263;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_0;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_rst_n;
  wire \buf_ce0[0]_0 ;
  wire \buf_ce0[1]_1 ;
  wire \empty_63_reg_186[0]_i_3_n_0 ;
  wire [30:0]empty_63_reg_186_reg;
  wire \empty_63_reg_186_reg[0]_i_2_n_0 ;
  wire \empty_63_reg_186_reg[0]_i_2_n_1 ;
  wire \empty_63_reg_186_reg[0]_i_2_n_2 ;
  wire \empty_63_reg_186_reg[0]_i_2_n_3 ;
  wire \empty_63_reg_186_reg[0]_i_2_n_4 ;
  wire \empty_63_reg_186_reg[0]_i_2_n_5 ;
  wire \empty_63_reg_186_reg[0]_i_2_n_6 ;
  wire \empty_63_reg_186_reg[0]_i_2_n_7 ;
  wire \empty_63_reg_186_reg[12]_i_1_n_0 ;
  wire \empty_63_reg_186_reg[12]_i_1_n_1 ;
  wire \empty_63_reg_186_reg[12]_i_1_n_2 ;
  wire \empty_63_reg_186_reg[12]_i_1_n_3 ;
  wire \empty_63_reg_186_reg[12]_i_1_n_4 ;
  wire \empty_63_reg_186_reg[12]_i_1_n_5 ;
  wire \empty_63_reg_186_reg[12]_i_1_n_6 ;
  wire \empty_63_reg_186_reg[12]_i_1_n_7 ;
  wire \empty_63_reg_186_reg[16]_i_1_n_0 ;
  wire \empty_63_reg_186_reg[16]_i_1_n_1 ;
  wire \empty_63_reg_186_reg[16]_i_1_n_2 ;
  wire \empty_63_reg_186_reg[16]_i_1_n_3 ;
  wire \empty_63_reg_186_reg[16]_i_1_n_4 ;
  wire \empty_63_reg_186_reg[16]_i_1_n_5 ;
  wire \empty_63_reg_186_reg[16]_i_1_n_6 ;
  wire \empty_63_reg_186_reg[16]_i_1_n_7 ;
  wire \empty_63_reg_186_reg[20]_i_1_n_0 ;
  wire \empty_63_reg_186_reg[20]_i_1_n_1 ;
  wire \empty_63_reg_186_reg[20]_i_1_n_2 ;
  wire \empty_63_reg_186_reg[20]_i_1_n_3 ;
  wire \empty_63_reg_186_reg[20]_i_1_n_4 ;
  wire \empty_63_reg_186_reg[20]_i_1_n_5 ;
  wire \empty_63_reg_186_reg[20]_i_1_n_6 ;
  wire \empty_63_reg_186_reg[20]_i_1_n_7 ;
  wire \empty_63_reg_186_reg[24]_i_1_n_0 ;
  wire \empty_63_reg_186_reg[24]_i_1_n_1 ;
  wire \empty_63_reg_186_reg[24]_i_1_n_2 ;
  wire \empty_63_reg_186_reg[24]_i_1_n_3 ;
  wire \empty_63_reg_186_reg[24]_i_1_n_4 ;
  wire \empty_63_reg_186_reg[24]_i_1_n_5 ;
  wire \empty_63_reg_186_reg[24]_i_1_n_6 ;
  wire \empty_63_reg_186_reg[24]_i_1_n_7 ;
  wire \empty_63_reg_186_reg[28]_i_1_n_2 ;
  wire \empty_63_reg_186_reg[28]_i_1_n_3 ;
  wire \empty_63_reg_186_reg[28]_i_1_n_5 ;
  wire \empty_63_reg_186_reg[28]_i_1_n_6 ;
  wire \empty_63_reg_186_reg[28]_i_1_n_7 ;
  wire \empty_63_reg_186_reg[4]_i_1_n_0 ;
  wire \empty_63_reg_186_reg[4]_i_1_n_1 ;
  wire \empty_63_reg_186_reg[4]_i_1_n_2 ;
  wire \empty_63_reg_186_reg[4]_i_1_n_3 ;
  wire \empty_63_reg_186_reg[4]_i_1_n_4 ;
  wire \empty_63_reg_186_reg[4]_i_1_n_5 ;
  wire \empty_63_reg_186_reg[4]_i_1_n_6 ;
  wire \empty_63_reg_186_reg[4]_i_1_n_7 ;
  wire \empty_63_reg_186_reg[8]_i_1_n_0 ;
  wire \empty_63_reg_186_reg[8]_i_1_n_1 ;
  wire \empty_63_reg_186_reg[8]_i_1_n_2 ;
  wire \empty_63_reg_186_reg[8]_i_1_n_3 ;
  wire \empty_63_reg_186_reg[8]_i_1_n_4 ;
  wire \empty_63_reg_186_reg[8]_i_1_n_5 ;
  wire \empty_63_reg_186_reg[8]_i_1_n_6 ;
  wire \empty_63_reg_186_reg[8]_i_1_n_7 ;
  wire [10:0]empty_n_reg;
  wire icmp_ln30_fu_222_p2_carry__0_i_1_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_i_2_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_i_3_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_i_4_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_i_5_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_i_6_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_i_7_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_i_8_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_n_0;
  wire icmp_ln30_fu_222_p2_carry__0_n_1;
  wire icmp_ln30_fu_222_p2_carry__0_n_2;
  wire icmp_ln30_fu_222_p2_carry__0_n_3;
  wire icmp_ln30_fu_222_p2_carry__1_i_1_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_i_2_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_i_3_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_i_4_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_i_5_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_i_6_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_i_7_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_i_8_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_n_0;
  wire icmp_ln30_fu_222_p2_carry__1_n_1;
  wire icmp_ln30_fu_222_p2_carry__1_n_2;
  wire icmp_ln30_fu_222_p2_carry__1_n_3;
  wire icmp_ln30_fu_222_p2_carry__2_i_1_n_0;
  wire icmp_ln30_fu_222_p2_carry__2_i_2_n_0;
  wire icmp_ln30_fu_222_p2_carry__2_i_3_n_0;
  wire icmp_ln30_fu_222_p2_carry__2_i_4_n_0;
  wire icmp_ln30_fu_222_p2_carry__2_i_5_n_0;
  wire icmp_ln30_fu_222_p2_carry__2_i_6_n_0;
  wire icmp_ln30_fu_222_p2_carry__2_i_7_n_0;
  wire icmp_ln30_fu_222_p2_carry__2_i_8_n_0;
  wire icmp_ln30_fu_222_p2_carry__2_n_1;
  wire icmp_ln30_fu_222_p2_carry__2_n_2;
  wire icmp_ln30_fu_222_p2_carry__2_n_3;
  wire icmp_ln30_fu_222_p2_carry_i_1_n_0;
  wire icmp_ln30_fu_222_p2_carry_i_2_n_0;
  wire icmp_ln30_fu_222_p2_carry_i_3_n_0;
  wire icmp_ln30_fu_222_p2_carry_i_4_n_0;
  wire icmp_ln30_fu_222_p2_carry_i_5_n_0;
  wire icmp_ln30_fu_222_p2_carry_i_6_n_0;
  wire icmp_ln30_fu_222_p2_carry_i_7_n_0;
  wire icmp_ln30_fu_222_p2_carry_i_8_n_0;
  wire icmp_ln30_fu_222_p2_carry_n_0;
  wire icmp_ln30_fu_222_p2_carry_n_1;
  wire icmp_ln30_fu_222_p2_carry_n_2;
  wire icmp_ln30_fu_222_p2_carry_n_3;
  wire image_h_c_full_n;
  wire image_w_c1_empty_n;
  wire [31:0]image_w_read_reg_253;
  wire [31:0]in;
  wire internal_empty_n_reg;
  wire invert_X_c_dout;
  wire invert_X_c_empty_n;
  wire invert_X_read_reg_258;
  wire iptr;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire [0:0]ram_reg_13;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire shiftReg_ce;
  wire [10:0]sub_ln36_fu_236_p2;
  wire sub_ln36_fu_236_p2_carry__0_i_1_n_0;
  wire sub_ln36_fu_236_p2_carry__0_i_2_n_0;
  wire sub_ln36_fu_236_p2_carry__0_i_3_n_0;
  wire sub_ln36_fu_236_p2_carry__0_i_4_n_0;
  wire sub_ln36_fu_236_p2_carry__0_n_0;
  wire sub_ln36_fu_236_p2_carry__0_n_1;
  wire sub_ln36_fu_236_p2_carry__0_n_2;
  wire sub_ln36_fu_236_p2_carry__0_n_3;
  wire sub_ln36_fu_236_p2_carry__1_i_1_n_0;
  wire sub_ln36_fu_236_p2_carry__1_i_2_n_0;
  wire sub_ln36_fu_236_p2_carry__1_i_3_n_0;
  wire sub_ln36_fu_236_p2_carry__1_n_2;
  wire sub_ln36_fu_236_p2_carry__1_n_3;
  wire sub_ln36_fu_236_p2_carry_i_1_n_0;
  wire sub_ln36_fu_236_p2_carry_i_2_n_0;
  wire sub_ln36_fu_236_p2_carry_i_3_n_0;
  wire sub_ln36_fu_236_p2_carry_i_4_n_0;
  wire sub_ln36_fu_236_p2_carry_n_0;
  wire sub_ln36_fu_236_p2_carry_n_1;
  wire sub_ln36_fu_236_p2_carry_n_2;
  wire sub_ln36_fu_236_p2_carry_n_3;
  wire [3:2]\NLW_empty_63_reg_186_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_empty_63_reg_186_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln30_fu_222_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln30_fu_222_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln30_fu_222_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln30_fu_222_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_sub_ln36_fu_236_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sub_ln36_fu_236_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(CO),
        .I1(Q[0]),
        .I2(STR_video_in_TVALID_int_regslice),
        .I3(B_V_data_1_sel_rd_reg),
        .I4(B_V_data_1_sel),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_6 
       (.I0(FillLocalBuffer7_U0_ap_start),
        .I1(invert_X_c_empty_n),
        .I2(image_w_c1_empty_n),
        .I3(image_h_c_full_n),
        .I4(ap_done_reg),
        .I5(ap_CS_fsm_state1),
        .O(internal_empty_n_reg));
  FDRE \add_ln36_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(add_ln36_reg_263[0]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[10]),
        .Q(add_ln36_reg_263[10]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(add_ln36_reg_263[1]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(add_ln36_reg_263[2]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(add_ln36_reg_263[3]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(add_ln36_reg_263[4]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(add_ln36_reg_263[5]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(add_ln36_reg_263[6]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(add_ln36_reg_263[7]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(add_ln36_reg_263[8]),
        .R(1'b0));
  FDRE \add_ln36_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(add_ln36_reg_263[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[1]),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state1),
        .I1(CO),
        .I2(shiftReg_ce),
        .I3(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[0]),
        .I1(CO),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__0
       (.I0(FillLocalBuffer7_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \empty_63_reg_186[0]_i_1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(STR_video_in_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_63_reg_186[0]_i_3 
       (.I0(empty_63_reg_186_reg[0]),
        .O(\empty_63_reg_186[0]_i_3_n_0 ));
  FDRE \empty_63_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[0]_i_2_n_7 ),
        .Q(empty_63_reg_186_reg[0]),
        .R(shiftReg_ce));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \empty_63_reg_186_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\empty_63_reg_186_reg[0]_i_2_n_0 ,\empty_63_reg_186_reg[0]_i_2_n_1 ,\empty_63_reg_186_reg[0]_i_2_n_2 ,\empty_63_reg_186_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\empty_63_reg_186_reg[0]_i_2_n_4 ,\empty_63_reg_186_reg[0]_i_2_n_5 ,\empty_63_reg_186_reg[0]_i_2_n_6 ,\empty_63_reg_186_reg[0]_i_2_n_7 }),
        .S({empty_63_reg_186_reg[3:1],\empty_63_reg_186[0]_i_3_n_0 }));
  FDRE \empty_63_reg_186_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[8]_i_1_n_5 ),
        .Q(empty_63_reg_186_reg[10]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[8]_i_1_n_4 ),
        .Q(empty_63_reg_186_reg[11]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[12]_i_1_n_7 ),
        .Q(empty_63_reg_186_reg[12]),
        .R(shiftReg_ce));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \empty_63_reg_186_reg[12]_i_1 
       (.CI(\empty_63_reg_186_reg[8]_i_1_n_0 ),
        .CO({\empty_63_reg_186_reg[12]_i_1_n_0 ,\empty_63_reg_186_reg[12]_i_1_n_1 ,\empty_63_reg_186_reg[12]_i_1_n_2 ,\empty_63_reg_186_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_63_reg_186_reg[12]_i_1_n_4 ,\empty_63_reg_186_reg[12]_i_1_n_5 ,\empty_63_reg_186_reg[12]_i_1_n_6 ,\empty_63_reg_186_reg[12]_i_1_n_7 }),
        .S(empty_63_reg_186_reg[15:12]));
  FDRE \empty_63_reg_186_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[12]_i_1_n_6 ),
        .Q(empty_63_reg_186_reg[13]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[12]_i_1_n_5 ),
        .Q(empty_63_reg_186_reg[14]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[12]_i_1_n_4 ),
        .Q(empty_63_reg_186_reg[15]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[16]_i_1_n_7 ),
        .Q(empty_63_reg_186_reg[16]),
        .R(shiftReg_ce));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \empty_63_reg_186_reg[16]_i_1 
       (.CI(\empty_63_reg_186_reg[12]_i_1_n_0 ),
        .CO({\empty_63_reg_186_reg[16]_i_1_n_0 ,\empty_63_reg_186_reg[16]_i_1_n_1 ,\empty_63_reg_186_reg[16]_i_1_n_2 ,\empty_63_reg_186_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_63_reg_186_reg[16]_i_1_n_4 ,\empty_63_reg_186_reg[16]_i_1_n_5 ,\empty_63_reg_186_reg[16]_i_1_n_6 ,\empty_63_reg_186_reg[16]_i_1_n_7 }),
        .S(empty_63_reg_186_reg[19:16]));
  FDRE \empty_63_reg_186_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[16]_i_1_n_6 ),
        .Q(empty_63_reg_186_reg[17]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[16]_i_1_n_5 ),
        .Q(empty_63_reg_186_reg[18]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[16]_i_1_n_4 ),
        .Q(empty_63_reg_186_reg[19]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[0]_i_2_n_6 ),
        .Q(empty_63_reg_186_reg[1]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[20]_i_1_n_7 ),
        .Q(empty_63_reg_186_reg[20]),
        .R(shiftReg_ce));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \empty_63_reg_186_reg[20]_i_1 
       (.CI(\empty_63_reg_186_reg[16]_i_1_n_0 ),
        .CO({\empty_63_reg_186_reg[20]_i_1_n_0 ,\empty_63_reg_186_reg[20]_i_1_n_1 ,\empty_63_reg_186_reg[20]_i_1_n_2 ,\empty_63_reg_186_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_63_reg_186_reg[20]_i_1_n_4 ,\empty_63_reg_186_reg[20]_i_1_n_5 ,\empty_63_reg_186_reg[20]_i_1_n_6 ,\empty_63_reg_186_reg[20]_i_1_n_7 }),
        .S(empty_63_reg_186_reg[23:20]));
  FDRE \empty_63_reg_186_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[20]_i_1_n_6 ),
        .Q(empty_63_reg_186_reg[21]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[20]_i_1_n_5 ),
        .Q(empty_63_reg_186_reg[22]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[20]_i_1_n_4 ),
        .Q(empty_63_reg_186_reg[23]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[24]_i_1_n_7 ),
        .Q(empty_63_reg_186_reg[24]),
        .R(shiftReg_ce));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \empty_63_reg_186_reg[24]_i_1 
       (.CI(\empty_63_reg_186_reg[20]_i_1_n_0 ),
        .CO({\empty_63_reg_186_reg[24]_i_1_n_0 ,\empty_63_reg_186_reg[24]_i_1_n_1 ,\empty_63_reg_186_reg[24]_i_1_n_2 ,\empty_63_reg_186_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_63_reg_186_reg[24]_i_1_n_4 ,\empty_63_reg_186_reg[24]_i_1_n_5 ,\empty_63_reg_186_reg[24]_i_1_n_6 ,\empty_63_reg_186_reg[24]_i_1_n_7 }),
        .S(empty_63_reg_186_reg[27:24]));
  FDRE \empty_63_reg_186_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[24]_i_1_n_6 ),
        .Q(empty_63_reg_186_reg[25]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[24]_i_1_n_5 ),
        .Q(empty_63_reg_186_reg[26]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[24]_i_1_n_4 ),
        .Q(empty_63_reg_186_reg[27]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[28]_i_1_n_7 ),
        .Q(empty_63_reg_186_reg[28]),
        .R(shiftReg_ce));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \empty_63_reg_186_reg[28]_i_1 
       (.CI(\empty_63_reg_186_reg[24]_i_1_n_0 ),
        .CO({\NLW_empty_63_reg_186_reg[28]_i_1_CO_UNCONNECTED [3:2],\empty_63_reg_186_reg[28]_i_1_n_2 ,\empty_63_reg_186_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_empty_63_reg_186_reg[28]_i_1_O_UNCONNECTED [3],\empty_63_reg_186_reg[28]_i_1_n_5 ,\empty_63_reg_186_reg[28]_i_1_n_6 ,\empty_63_reg_186_reg[28]_i_1_n_7 }),
        .S({1'b0,empty_63_reg_186_reg[30:28]}));
  FDRE \empty_63_reg_186_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[28]_i_1_n_6 ),
        .Q(empty_63_reg_186_reg[29]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[0]_i_2_n_5 ),
        .Q(empty_63_reg_186_reg[2]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[28]_i_1_n_5 ),
        .Q(empty_63_reg_186_reg[30]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[0]_i_2_n_4 ),
        .Q(empty_63_reg_186_reg[3]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[4]_i_1_n_7 ),
        .Q(empty_63_reg_186_reg[4]),
        .R(shiftReg_ce));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \empty_63_reg_186_reg[4]_i_1 
       (.CI(\empty_63_reg_186_reg[0]_i_2_n_0 ),
        .CO({\empty_63_reg_186_reg[4]_i_1_n_0 ,\empty_63_reg_186_reg[4]_i_1_n_1 ,\empty_63_reg_186_reg[4]_i_1_n_2 ,\empty_63_reg_186_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_63_reg_186_reg[4]_i_1_n_4 ,\empty_63_reg_186_reg[4]_i_1_n_5 ,\empty_63_reg_186_reg[4]_i_1_n_6 ,\empty_63_reg_186_reg[4]_i_1_n_7 }),
        .S(empty_63_reg_186_reg[7:4]));
  FDRE \empty_63_reg_186_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[4]_i_1_n_6 ),
        .Q(empty_63_reg_186_reg[5]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[4]_i_1_n_5 ),
        .Q(empty_63_reg_186_reg[6]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[4]_i_1_n_4 ),
        .Q(empty_63_reg_186_reg[7]),
        .R(shiftReg_ce));
  FDRE \empty_63_reg_186_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[8]_i_1_n_7 ),
        .Q(empty_63_reg_186_reg[8]),
        .R(shiftReg_ce));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \empty_63_reg_186_reg[8]_i_1 
       (.CI(\empty_63_reg_186_reg[4]_i_1_n_0 ),
        .CO({\empty_63_reg_186_reg[8]_i_1_n_0 ,\empty_63_reg_186_reg[8]_i_1_n_1 ,\empty_63_reg_186_reg[8]_i_1_n_2 ,\empty_63_reg_186_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_63_reg_186_reg[8]_i_1_n_4 ,\empty_63_reg_186_reg[8]_i_1_n_5 ,\empty_63_reg_186_reg[8]_i_1_n_6 ,\empty_63_reg_186_reg[8]_i_1_n_7 }),
        .S(empty_63_reg_186_reg[11:8]));
  FDRE \empty_63_reg_186_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\empty_63_reg_186_reg[8]_i_1_n_6 ),
        .Q(empty_63_reg_186_reg[9]),
        .R(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__0
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .O(ap_done_reg_reg_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln30_fu_222_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln30_fu_222_p2_carry_n_0,icmp_ln30_fu_222_p2_carry_n_1,icmp_ln30_fu_222_p2_carry_n_2,icmp_ln30_fu_222_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln30_fu_222_p2_carry_i_1_n_0,icmp_ln30_fu_222_p2_carry_i_2_n_0,icmp_ln30_fu_222_p2_carry_i_3_n_0,icmp_ln30_fu_222_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln30_fu_222_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln30_fu_222_p2_carry_i_5_n_0,icmp_ln30_fu_222_p2_carry_i_6_n_0,icmp_ln30_fu_222_p2_carry_i_7_n_0,icmp_ln30_fu_222_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln30_fu_222_p2_carry__0
       (.CI(icmp_ln30_fu_222_p2_carry_n_0),
        .CO({icmp_ln30_fu_222_p2_carry__0_n_0,icmp_ln30_fu_222_p2_carry__0_n_1,icmp_ln30_fu_222_p2_carry__0_n_2,icmp_ln30_fu_222_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln30_fu_222_p2_carry__0_i_1_n_0,icmp_ln30_fu_222_p2_carry__0_i_2_n_0,icmp_ln30_fu_222_p2_carry__0_i_3_n_0,icmp_ln30_fu_222_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln30_fu_222_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln30_fu_222_p2_carry__0_i_5_n_0,icmp_ln30_fu_222_p2_carry__0_i_6_n_0,icmp_ln30_fu_222_p2_carry__0_i_7_n_0,icmp_ln30_fu_222_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__0_i_1
       (.I0(image_w_read_reg_253[14]),
        .I1(empty_63_reg_186_reg[14]),
        .I2(empty_63_reg_186_reg[15]),
        .I3(image_w_read_reg_253[15]),
        .O(icmp_ln30_fu_222_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__0_i_2
       (.I0(image_w_read_reg_253[12]),
        .I1(empty_63_reg_186_reg[12]),
        .I2(empty_63_reg_186_reg[13]),
        .I3(image_w_read_reg_253[13]),
        .O(icmp_ln30_fu_222_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__0_i_3
       (.I0(image_w_read_reg_253[10]),
        .I1(empty_63_reg_186_reg[10]),
        .I2(empty_63_reg_186_reg[11]),
        .I3(image_w_read_reg_253[11]),
        .O(icmp_ln30_fu_222_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__0_i_4
       (.I0(image_w_read_reg_253[8]),
        .I1(empty_63_reg_186_reg[8]),
        .I2(empty_63_reg_186_reg[9]),
        .I3(image_w_read_reg_253[9]),
        .O(icmp_ln30_fu_222_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__0_i_5
       (.I0(image_w_read_reg_253[15]),
        .I1(empty_63_reg_186_reg[15]),
        .I2(image_w_read_reg_253[14]),
        .I3(empty_63_reg_186_reg[14]),
        .O(icmp_ln30_fu_222_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__0_i_6
       (.I0(image_w_read_reg_253[13]),
        .I1(empty_63_reg_186_reg[13]),
        .I2(image_w_read_reg_253[12]),
        .I3(empty_63_reg_186_reg[12]),
        .O(icmp_ln30_fu_222_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__0_i_7
       (.I0(image_w_read_reg_253[11]),
        .I1(empty_63_reg_186_reg[11]),
        .I2(image_w_read_reg_253[10]),
        .I3(empty_63_reg_186_reg[10]),
        .O(icmp_ln30_fu_222_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__0_i_8
       (.I0(image_w_read_reg_253[9]),
        .I1(empty_63_reg_186_reg[9]),
        .I2(image_w_read_reg_253[8]),
        .I3(empty_63_reg_186_reg[8]),
        .O(icmp_ln30_fu_222_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln30_fu_222_p2_carry__1
       (.CI(icmp_ln30_fu_222_p2_carry__0_n_0),
        .CO({icmp_ln30_fu_222_p2_carry__1_n_0,icmp_ln30_fu_222_p2_carry__1_n_1,icmp_ln30_fu_222_p2_carry__1_n_2,icmp_ln30_fu_222_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln30_fu_222_p2_carry__1_i_1_n_0,icmp_ln30_fu_222_p2_carry__1_i_2_n_0,icmp_ln30_fu_222_p2_carry__1_i_3_n_0,icmp_ln30_fu_222_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln30_fu_222_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln30_fu_222_p2_carry__1_i_5_n_0,icmp_ln30_fu_222_p2_carry__1_i_6_n_0,icmp_ln30_fu_222_p2_carry__1_i_7_n_0,icmp_ln30_fu_222_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__1_i_1
       (.I0(image_w_read_reg_253[22]),
        .I1(empty_63_reg_186_reg[22]),
        .I2(empty_63_reg_186_reg[23]),
        .I3(image_w_read_reg_253[23]),
        .O(icmp_ln30_fu_222_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__1_i_2
       (.I0(image_w_read_reg_253[20]),
        .I1(empty_63_reg_186_reg[20]),
        .I2(empty_63_reg_186_reg[21]),
        .I3(image_w_read_reg_253[21]),
        .O(icmp_ln30_fu_222_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__1_i_3
       (.I0(image_w_read_reg_253[18]),
        .I1(empty_63_reg_186_reg[18]),
        .I2(empty_63_reg_186_reg[19]),
        .I3(image_w_read_reg_253[19]),
        .O(icmp_ln30_fu_222_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__1_i_4
       (.I0(image_w_read_reg_253[16]),
        .I1(empty_63_reg_186_reg[16]),
        .I2(empty_63_reg_186_reg[17]),
        .I3(image_w_read_reg_253[17]),
        .O(icmp_ln30_fu_222_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__1_i_5
       (.I0(image_w_read_reg_253[23]),
        .I1(empty_63_reg_186_reg[23]),
        .I2(image_w_read_reg_253[22]),
        .I3(empty_63_reg_186_reg[22]),
        .O(icmp_ln30_fu_222_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__1_i_6
       (.I0(image_w_read_reg_253[21]),
        .I1(empty_63_reg_186_reg[21]),
        .I2(image_w_read_reg_253[20]),
        .I3(empty_63_reg_186_reg[20]),
        .O(icmp_ln30_fu_222_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__1_i_7
       (.I0(image_w_read_reg_253[19]),
        .I1(empty_63_reg_186_reg[19]),
        .I2(image_w_read_reg_253[18]),
        .I3(empty_63_reg_186_reg[18]),
        .O(icmp_ln30_fu_222_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__1_i_8
       (.I0(image_w_read_reg_253[17]),
        .I1(empty_63_reg_186_reg[17]),
        .I2(image_w_read_reg_253[16]),
        .I3(empty_63_reg_186_reg[16]),
        .O(icmp_ln30_fu_222_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln30_fu_222_p2_carry__2
       (.CI(icmp_ln30_fu_222_p2_carry__1_n_0),
        .CO({CO,icmp_ln30_fu_222_p2_carry__2_n_1,icmp_ln30_fu_222_p2_carry__2_n_2,icmp_ln30_fu_222_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln30_fu_222_p2_carry__2_i_1_n_0,icmp_ln30_fu_222_p2_carry__2_i_2_n_0,icmp_ln30_fu_222_p2_carry__2_i_3_n_0,icmp_ln30_fu_222_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln30_fu_222_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln30_fu_222_p2_carry__2_i_5_n_0,icmp_ln30_fu_222_p2_carry__2_i_6_n_0,icmp_ln30_fu_222_p2_carry__2_i_7_n_0,icmp_ln30_fu_222_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h10)) 
    icmp_ln30_fu_222_p2_carry__2_i_1
       (.I0(empty_63_reg_186_reg[30]),
        .I1(image_w_read_reg_253[31]),
        .I2(image_w_read_reg_253[30]),
        .O(icmp_ln30_fu_222_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__2_i_2
       (.I0(image_w_read_reg_253[28]),
        .I1(empty_63_reg_186_reg[28]),
        .I2(empty_63_reg_186_reg[29]),
        .I3(image_w_read_reg_253[29]),
        .O(icmp_ln30_fu_222_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__2_i_3
       (.I0(image_w_read_reg_253[26]),
        .I1(empty_63_reg_186_reg[26]),
        .I2(empty_63_reg_186_reg[27]),
        .I3(image_w_read_reg_253[27]),
        .O(icmp_ln30_fu_222_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry__2_i_4
       (.I0(image_w_read_reg_253[24]),
        .I1(empty_63_reg_186_reg[24]),
        .I2(empty_63_reg_186_reg[25]),
        .I3(image_w_read_reg_253[25]),
        .O(icmp_ln30_fu_222_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h21)) 
    icmp_ln30_fu_222_p2_carry__2_i_5
       (.I0(image_w_read_reg_253[30]),
        .I1(image_w_read_reg_253[31]),
        .I2(empty_63_reg_186_reg[30]),
        .O(icmp_ln30_fu_222_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__2_i_6
       (.I0(image_w_read_reg_253[29]),
        .I1(empty_63_reg_186_reg[29]),
        .I2(image_w_read_reg_253[28]),
        .I3(empty_63_reg_186_reg[28]),
        .O(icmp_ln30_fu_222_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__2_i_7
       (.I0(image_w_read_reg_253[27]),
        .I1(empty_63_reg_186_reg[27]),
        .I2(image_w_read_reg_253[26]),
        .I3(empty_63_reg_186_reg[26]),
        .O(icmp_ln30_fu_222_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry__2_i_8
       (.I0(image_w_read_reg_253[25]),
        .I1(empty_63_reg_186_reg[25]),
        .I2(image_w_read_reg_253[24]),
        .I3(empty_63_reg_186_reg[24]),
        .O(icmp_ln30_fu_222_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry_i_1
       (.I0(image_w_read_reg_253[6]),
        .I1(empty_63_reg_186_reg[6]),
        .I2(empty_63_reg_186_reg[7]),
        .I3(image_w_read_reg_253[7]),
        .O(icmp_ln30_fu_222_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry_i_2
       (.I0(image_w_read_reg_253[4]),
        .I1(empty_63_reg_186_reg[4]),
        .I2(empty_63_reg_186_reg[5]),
        .I3(image_w_read_reg_253[5]),
        .O(icmp_ln30_fu_222_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry_i_3
       (.I0(image_w_read_reg_253[2]),
        .I1(empty_63_reg_186_reg[2]),
        .I2(empty_63_reg_186_reg[3]),
        .I3(image_w_read_reg_253[3]),
        .O(icmp_ln30_fu_222_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln30_fu_222_p2_carry_i_4
       (.I0(image_w_read_reg_253[0]),
        .I1(empty_63_reg_186_reg[0]),
        .I2(empty_63_reg_186_reg[1]),
        .I3(image_w_read_reg_253[1]),
        .O(icmp_ln30_fu_222_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry_i_5
       (.I0(image_w_read_reg_253[7]),
        .I1(empty_63_reg_186_reg[7]),
        .I2(image_w_read_reg_253[6]),
        .I3(empty_63_reg_186_reg[6]),
        .O(icmp_ln30_fu_222_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry_i_6
       (.I0(image_w_read_reg_253[5]),
        .I1(empty_63_reg_186_reg[5]),
        .I2(image_w_read_reg_253[4]),
        .I3(empty_63_reg_186_reg[4]),
        .O(icmp_ln30_fu_222_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry_i_7
       (.I0(image_w_read_reg_253[3]),
        .I1(empty_63_reg_186_reg[3]),
        .I2(image_w_read_reg_253[2]),
        .I3(empty_63_reg_186_reg[2]),
        .O(icmp_ln30_fu_222_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln30_fu_222_p2_carry_i_8
       (.I0(image_w_read_reg_253[1]),
        .I1(empty_63_reg_186_reg[1]),
        .I2(image_w_read_reg_253[0]),
        .I3(empty_63_reg_186_reg[0]),
        .O(icmp_ln30_fu_222_p2_carry_i_8_n_0));
  FDRE \image_w_read_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[0]),
        .Q(image_w_read_reg_253[0]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[10]),
        .Q(image_w_read_reg_253[10]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[11]),
        .Q(image_w_read_reg_253[11]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[12]),
        .Q(image_w_read_reg_253[12]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[13]),
        .Q(image_w_read_reg_253[13]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[14]),
        .Q(image_w_read_reg_253[14]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[15]),
        .Q(image_w_read_reg_253[15]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[16]),
        .Q(image_w_read_reg_253[16]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[17]),
        .Q(image_w_read_reg_253[17]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[18]),
        .Q(image_w_read_reg_253[18]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[19]),
        .Q(image_w_read_reg_253[19]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[1]),
        .Q(image_w_read_reg_253[1]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[20]),
        .Q(image_w_read_reg_253[20]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[21]),
        .Q(image_w_read_reg_253[21]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[22]),
        .Q(image_w_read_reg_253[22]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[23]),
        .Q(image_w_read_reg_253[23]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[24]),
        .Q(image_w_read_reg_253[24]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[25]),
        .Q(image_w_read_reg_253[25]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[26]),
        .Q(image_w_read_reg_253[26]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[27]),
        .Q(image_w_read_reg_253[27]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[28]),
        .Q(image_w_read_reg_253[28]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[29]),
        .Q(image_w_read_reg_253[29]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[2]),
        .Q(image_w_read_reg_253[2]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[30]),
        .Q(image_w_read_reg_253[30]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[31]),
        .Q(image_w_read_reg_253[31]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[3]),
        .Q(image_w_read_reg_253[3]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[4]),
        .Q(image_w_read_reg_253[4]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[5]),
        .Q(image_w_read_reg_253[5]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[6]),
        .Q(image_w_read_reg_253[6]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[7]),
        .Q(image_w_read_reg_253[7]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[8]),
        .Q(image_w_read_reg_253[8]),
        .R(1'b0));
  FDRE \image_w_read_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in[9]),
        .Q(image_w_read_reg_253[9]),
        .R(1'b0));
  FDRE \invert_X_read_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(invert_X_c_dout),
        .Q(invert_X_read_reg_258),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \iptr[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(FillLocalBuffer7_U0_ap_continue),
        .I3(iptr),
        .O(ap_done_reg_reg_1));
  LUT6 #(
    .INIT(64'hAAAA0000AAAAC0F0)) 
    ram_reg_i_1
       (.I0(ram_reg),
        .I1(STR_video_in_TVALID_int_regslice),
        .I2(Q[0]),
        .I3(CO),
        .I4(ram_reg_0),
        .I5(iptr),
        .O(\buf_ce0[0]_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_10
       (.I0(ram_reg_10),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[3]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_10__0
       (.I0(ram_reg_10),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[3]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[3]),
        .O(empty_n_reg[3]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_11
       (.I0(ram_reg_7),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[2]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_11__0
       (.I0(ram_reg_7),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[2]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[2]),
        .O(empty_n_reg[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_12
       (.I0(ram_reg_13),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[1]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[1]),
        .O(empty_n_reg[1]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_12__0
       (.I0(ram_reg_13),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[1]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    ram_reg_i_13
       (.I0(ram_reg_4),
        .I1(ram_reg_3),
        .I2(empty_63_reg_186_reg[0]),
        .I3(invert_X_read_reg_258),
        .I4(sub_ln36_fu_236_p2[0]),
        .O(empty_n_reg[0]));
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    ram_reg_i_13__0
       (.I0(ram_reg_4),
        .I1(ram_reg_3),
        .I2(empty_63_reg_186_reg[0]),
        .I3(invert_X_read_reg_258),
        .I4(sub_ln36_fu_236_p2[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAC0F00000)) 
    ram_reg_i_1__0
       (.I0(ram_reg),
        .I1(STR_video_in_TVALID_int_regslice),
        .I2(Q[0]),
        .I3(CO),
        .I4(iptr),
        .I5(ram_reg_1),
        .O(\buf_ce0[1]_1 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_3
       (.I0(ram_reg_8),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[10]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[10]),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_3__0
       (.I0(ram_reg_8),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[10]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[10]),
        .O(empty_n_reg[10]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_4
       (.I0(ram_reg_9),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[9]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_4__0
       (.I0(ram_reg_9),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[9]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[9]),
        .O(empty_n_reg[9]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_5
       (.I0(ram_reg_6),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[8]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_5__0
       (.I0(ram_reg_6),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[8]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[8]),
        .O(empty_n_reg[8]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_6
       (.I0(ram_reg_11),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[7]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_6__0
       (.I0(ram_reg_11),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[7]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[7]),
        .O(empty_n_reg[7]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_7
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[6]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_7__0
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[6]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[6]),
        .O(empty_n_reg[6]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_8
       (.I0(ram_reg_5),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[5]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_8__0
       (.I0(ram_reg_5),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[5]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[5]),
        .O(empty_n_reg[5]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    ram_reg_i_9
       (.I0(ram_reg_12),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[4]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_i_9__0
       (.I0(ram_reg_12),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(sub_ln36_fu_236_p2[4]),
        .I4(invert_X_read_reg_258),
        .I5(empty_63_reg_186_reg[4]),
        .O(empty_n_reg[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln36_fu_236_p2_carry
       (.CI(1'b0),
        .CO({sub_ln36_fu_236_p2_carry_n_0,sub_ln36_fu_236_p2_carry_n_1,sub_ln36_fu_236_p2_carry_n_2,sub_ln36_fu_236_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(add_ln36_reg_263[3:0]),
        .O(sub_ln36_fu_236_p2[3:0]),
        .S({sub_ln36_fu_236_p2_carry_i_1_n_0,sub_ln36_fu_236_p2_carry_i_2_n_0,sub_ln36_fu_236_p2_carry_i_3_n_0,sub_ln36_fu_236_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln36_fu_236_p2_carry__0
       (.CI(sub_ln36_fu_236_p2_carry_n_0),
        .CO({sub_ln36_fu_236_p2_carry__0_n_0,sub_ln36_fu_236_p2_carry__0_n_1,sub_ln36_fu_236_p2_carry__0_n_2,sub_ln36_fu_236_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(add_ln36_reg_263[7:4]),
        .O(sub_ln36_fu_236_p2[7:4]),
        .S({sub_ln36_fu_236_p2_carry__0_i_1_n_0,sub_ln36_fu_236_p2_carry__0_i_2_n_0,sub_ln36_fu_236_p2_carry__0_i_3_n_0,sub_ln36_fu_236_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry__0_i_1
       (.I0(add_ln36_reg_263[7]),
        .I1(empty_63_reg_186_reg[7]),
        .O(sub_ln36_fu_236_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry__0_i_2
       (.I0(add_ln36_reg_263[6]),
        .I1(empty_63_reg_186_reg[6]),
        .O(sub_ln36_fu_236_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry__0_i_3
       (.I0(add_ln36_reg_263[5]),
        .I1(empty_63_reg_186_reg[5]),
        .O(sub_ln36_fu_236_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry__0_i_4
       (.I0(add_ln36_reg_263[4]),
        .I1(empty_63_reg_186_reg[4]),
        .O(sub_ln36_fu_236_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_ln36_fu_236_p2_carry__1
       (.CI(sub_ln36_fu_236_p2_carry__0_n_0),
        .CO({NLW_sub_ln36_fu_236_p2_carry__1_CO_UNCONNECTED[3:2],sub_ln36_fu_236_p2_carry__1_n_2,sub_ln36_fu_236_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln36_reg_263[9:8]}),
        .O({NLW_sub_ln36_fu_236_p2_carry__1_O_UNCONNECTED[3],sub_ln36_fu_236_p2[10:8]}),
        .S({1'b0,sub_ln36_fu_236_p2_carry__1_i_1_n_0,sub_ln36_fu_236_p2_carry__1_i_2_n_0,sub_ln36_fu_236_p2_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry__1_i_1
       (.I0(empty_63_reg_186_reg[10]),
        .I1(add_ln36_reg_263[10]),
        .O(sub_ln36_fu_236_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry__1_i_2
       (.I0(add_ln36_reg_263[9]),
        .I1(empty_63_reg_186_reg[9]),
        .O(sub_ln36_fu_236_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry__1_i_3
       (.I0(add_ln36_reg_263[8]),
        .I1(empty_63_reg_186_reg[8]),
        .O(sub_ln36_fu_236_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry_i_1
       (.I0(add_ln36_reg_263[3]),
        .I1(empty_63_reg_186_reg[3]),
        .O(sub_ln36_fu_236_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry_i_2
       (.I0(add_ln36_reg_263[2]),
        .I1(empty_63_reg_186_reg[2]),
        .O(sub_ln36_fu_236_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry_i_3
       (.I0(add_ln36_reg_263[1]),
        .I1(empty_63_reg_186_reg[1]),
        .O(sub_ln36_fu_236_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln36_fu_236_p2_carry_i_4
       (.I0(add_ln36_reg_263[0]),
        .I1(empty_63_reg_186_reg[0]),
        .O(sub_ln36_fu_236_p2_carry_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi
   (MM_video_out_WREADY,
    SR,
    MM_video_out_AWREADY,
    full_n_reg,
    MM_video_out_BVALID,
    m_axi_MM_video_out_WLAST,
    full_n_reg_0,
    m_axi_MM_video_out_AWVALID,
    m_axi_MM_video_out_WVALID,
    \ap_CS_fsm_reg[1] ,
    ap_NS_fsm125_out,
    ap_NS_fsm124_out,
    \could_multi_bursts.awlen_buf_reg[5] ,
    m_axi_MM_video_out_AWADDR,
    m_axi_MM_video_out_WDATA,
    m_axi_MM_video_out_WSTRB,
    ap_clk,
    D,
    MM_video_out_WVALID,
    ap_rst_n,
    m_axi_MM_video_out_RVALID,
    m_axi_MM_video_out_WREADY,
    m_axi_MM_video_out_AWREADY,
    load_p2,
    Q,
    \phi_ln332_reg_182_reg[29] ,
    m_axi_MM_video_out_BVALID,
    \data_p1_reg[29] ,
    \data_p1_reg[29]_0 ,
    grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN,
    pop0,
    \data_p2_reg[29] );
  output MM_video_out_WREADY;
  output [0:0]SR;
  output MM_video_out_AWREADY;
  output full_n_reg;
  output MM_video_out_BVALID;
  output m_axi_MM_video_out_WLAST;
  output full_n_reg_0;
  output m_axi_MM_video_out_AWVALID;
  output m_axi_MM_video_out_WVALID;
  output \ap_CS_fsm_reg[1] ;
  output ap_NS_fsm125_out;
  output ap_NS_fsm124_out;
  output [5:0]\could_multi_bursts.awlen_buf_reg[5] ;
  output [29:0]m_axi_MM_video_out_AWADDR;
  output [31:0]m_axi_MM_video_out_WDATA;
  output [3:0]m_axi_MM_video_out_WSTRB;
  input ap_clk;
  input [31:0]D;
  input MM_video_out_WVALID;
  input ap_rst_n;
  input m_axi_MM_video_out_RVALID;
  input m_axi_MM_video_out_WREADY;
  input m_axi_MM_video_out_AWREADY;
  input load_p2;
  input [1:0]Q;
  input [2:0]\phi_ln332_reg_182_reg[29] ;
  input m_axi_MM_video_out_BVALID;
  input [29:0]\data_p1_reg[29] ;
  input [29:0]\data_p1_reg[29]_0 ;
  input [30:0]grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN;
  input pop0;
  input [29:0]\data_p2_reg[29] ;

  wire [5:0]A;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire MM_video_out_AWREADY;
  wire MM_video_out_BVALID;
  wire MM_video_out_WREADY;
  wire MM_video_out_WVALID;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_NS_fsm124_out;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire ap_rst_n;
  wire bus_write_n_47;
  wire bus_write_n_50;
  wire bus_write_n_51;
  wire bus_write_n_52;
  wire bus_write_n_53;
  wire bus_write_n_54;
  wire bus_write_n_55;
  wire bus_write_n_56;
  wire bus_write_n_57;
  wire bus_write_n_58;
  wire bus_write_n_59;
  wire bus_write_n_60;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[5] ;
  wire [29:0]\data_p1_reg[29] ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29] ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [30:0]grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN;
  wire load_p2;
  wire [29:0]m_axi_MM_video_out_AWADDR;
  wire m_axi_MM_video_out_AWREADY;
  wire m_axi_MM_video_out_AWVALID;
  wire m_axi_MM_video_out_BVALID;
  wire m_axi_MM_video_out_RVALID;
  wire [31:0]m_axi_MM_video_out_WDATA;
  wire m_axi_MM_video_out_WLAST;
  wire m_axi_MM_video_out_WREADY;
  wire [3:0]m_axi_MM_video_out_WSTRB;
  wire m_axi_MM_video_out_WVALID;
  wire [2:0]\phi_ln332_reg_182_reg[29] ;
  wire pop0;
  wire [5:0]throttl_cnt_reg;
  wire wreq_throttle_n_7;
  wire wreq_throttle_n_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_read bus_read
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(full_n_reg_0),
        .m_axi_MM_video_out_RVALID(m_axi_MM_video_out_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_write bus_write
       (.A({A[5],A[0]}),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .DI({bus_write_n_50,bus_write_n_51,bus_write_n_52,bus_write_n_53}),
        .E(bus_write_n_60),
        .MM_video_out_WREADY(MM_video_out_WREADY),
        .MM_video_out_WVALID(MM_video_out_WVALID),
        .Q(Q),
        .S({bus_write_n_54,bus_write_n_55,bus_write_n_56,bus_write_n_57}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_NS_fsm124_out(ap_NS_fsm124_out),
        .ap_NS_fsm125_out(ap_NS_fsm125_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (wreq_throttle_n_9),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (bus_write_n_47),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (bus_write_n_58),
        .\could_multi_bursts.AWVALID_Dummy_reg_2 (bus_write_n_59),
        .\could_multi_bursts.awlen_buf_reg[5]_0 (\could_multi_bursts.awlen_buf_reg[5] ),
        .\data_p1_reg[29] (\data_p1_reg[29] ),
        .\data_p1_reg[29]_0 (\data_p1_reg[29]_0 ),
        .\data_p2_reg[62] ({grp_DataMover_s2mm_32bits_fu_114_m_axi_MM_video_out_AWLEN,\data_p2_reg[29] }),
        .empty_n_reg(MM_video_out_BVALID),
        .full_n_reg(full_n_reg),
        .load_p2(load_p2),
        .m_axi_MM_video_out_AWADDR(m_axi_MM_video_out_AWADDR),
        .m_axi_MM_video_out_BVALID(m_axi_MM_video_out_BVALID),
        .m_axi_MM_video_out_WDATA(m_axi_MM_video_out_WDATA),
        .m_axi_MM_video_out_WLAST(m_axi_MM_video_out_WLAST),
        .m_axi_MM_video_out_WSTRB(m_axi_MM_video_out_WSTRB),
        .\phi_ln332_reg_182_reg[29] (\phi_ln332_reg_182_reg[29] ),
        .pop0(pop0),
        .s_ready_t_reg(MM_video_out_AWREADY),
        .\sect_len_buf_reg[5]_0 (wreq_throttle_n_7),
        .\throttl_cnt_reg[8] (throttl_cnt_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_throttle wreq_throttle
       (.A({A[5],A[0]}),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(bus_write_n_47),
        .DI({bus_write_n_50,bus_write_n_51,bus_write_n_52,bus_write_n_53}),
        .E(bus_write_n_60),
        .Q(throttl_cnt_reg),
        .S({bus_write_n_54,bus_write_n_55,bus_write_n_56,bus_write_n_57}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .m_axi_MM_video_out_AWREADY(m_axi_MM_video_out_AWREADY),
        .m_axi_MM_video_out_AWREADY_0(wreq_throttle_n_7),
        .m_axi_MM_video_out_AWVALID(m_axi_MM_video_out_AWVALID),
        .m_axi_MM_video_out_WREADY(m_axi_MM_video_out_WREADY),
        .m_axi_MM_video_out_WVALID(m_axi_MM_video_out_WVALID),
        .\throttl_cnt_reg[5]_0 (wreq_throttle_n_9),
        .\throttl_cnt_reg[8]_0 (bus_write_n_58),
        .\throttl_cnt_reg[8]_1 (bus_write_n_59),
        .\throttl_cnt_reg[8]_2 (\could_multi_bursts.awlen_buf_reg[5] [5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_buffer
   (MM_video_out_WREADY,
    SR,
    p_30_in,
    Q,
    \ap_CS_fsm_reg[1] ,
    DI,
    S,
    \mOutPtr_reg[7]_0 ,
    \mOutPtr_reg[8]_0 ,
    ap_rst_n_0,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    D,
    MM_video_out_WVALID,
    ap_rst_n,
    burst_valid,
    \bus_equal_gen.WVALID_Dummy_reg_1 ,
    \bus_equal_gen.WVALID_Dummy_reg_2 ,
    \waddr_reg[0]_0 ,
    \bus_equal_gen.len_cnt_reg[7] ,
    m_axi_MM_video_out_WLAST,
    \mOutPtr_reg[9]_0 );
  output MM_video_out_WREADY;
  output [0:0]SR;
  output p_30_in;
  output [7:0]Q;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]DI;
  output [3:0]S;
  output [3:0]\mOutPtr_reg[7]_0 ;
  output [0:0]\mOutPtr_reg[8]_0 ;
  output [0:0]ap_rst_n_0;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]D;
  input MM_video_out_WVALID;
  input ap_rst_n;
  input burst_valid;
  input \bus_equal_gen.WVALID_Dummy_reg_1 ;
  input \bus_equal_gen.WVALID_Dummy_reg_2 ;
  input [1:0]\waddr_reg[0]_0 ;
  input \bus_equal_gen.len_cnt_reg[7] ;
  input m_axi_MM_video_out_WLAST;
  input [8:0]\mOutPtr_reg[9]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire MM_video_out_WREADY;
  wire MM_video_out_WVALID;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \bus_equal_gen.WVALID_Dummy_reg_1 ;
  wire \bus_equal_gen.WVALID_Dummy_reg_2 ;
  wire \bus_equal_gen.len_cnt_reg[7] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3__0_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[9]_i_1_n_0 ;
  wire [9:8]mOutPtr_reg;
  wire [3:0]\mOutPtr_reg[7]_0 ;
  wire [0:0]\mOutPtr_reg[8]_0 ;
  wire [8:0]\mOutPtr_reg[9]_0 ;
  wire m_axi_MM_video_out_WLAST;
  wire mem_reg_i_12_n_0;
  wire mem_reg_i_13_n_0;
  wire p_1_in;
  wire p_30_in;
  wire pop;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [9:0]raddr;
  wire [9:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1_n_0;
  wire show_ahead1_carry_i_2_n_0;
  wire show_ahead1_carry_i_3_n_0;
  wire show_ahead1_carry_i_4_n_0;
  wire show_ahead1_carry_n_1;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire [9:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[8]_i_1_n_0 ;
  wire \waddr[9]_i_1_n_0 ;
  wire \waddr[9]_i_2_n_0 ;
  wire [1:0]\waddr_reg[0]_0 ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h88F80070)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_1 ),
        .I1(\bus_equal_gen.WVALID_Dummy_reg_2 ),
        .I2(p_30_in),
        .I3(\bus_equal_gen.len_cnt_reg[7] ),
        .I4(m_axi_MM_video_out_WLAST),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_1 ),
        .I1(\bus_equal_gen.WVALID_Dummy_reg_2 ),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_1 ),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_2 ),
        .O(p_30_in));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[7] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F0F0000)) 
    \dout_buf[35]_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_1 ),
        .I1(\bus_equal_gen.WVALID_Dummy_reg_2 ),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_0 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    dout_valid_i_1
       (.I0(p_30_in),
        .I1(pop),
        .I2(data_valid),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(pop),
        .I2(MM_video_out_WVALID),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[9]),
        .I1(Q[7]),
        .I2(mOutPtr_reg[8]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    empty_n_i_3
       (.I0(Q[0]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(MM_video_out_WREADY),
        .I3(MM_video_out_WVALID),
        .I4(pop),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3__0_n_0),
        .I1(mOutPtr_reg[8]),
        .I2(mOutPtr_reg[9]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(MM_video_out_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[9]_i_1 
       (.I0(pop),
        .I1(MM_video_out_WVALID),
        .O(\mOutPtr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [5]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [6]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [7]),
        .Q(mOutPtr_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[9] 
       (.C(ap_clk),
        .CE(\mOutPtr[9]_i_1_n_0 ),
        .D(\mOutPtr_reg[9]_0 [8]),
        .Q(mOutPtr_reg[9]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "36864" *) 
  (* RTL_RAM_NAME = "MM_video_out_m_axi_U/bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(D),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q_buf[31:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(q_buf[35:32]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(MM_video_out_WREADY),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({MM_video_out_WVALID,MM_video_out_WVALID,MM_video_out_WVALID,MM_video_out_WVALID}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_1
       (.I0(raddr[9]),
        .I1(mem_reg_i_12_n_0),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[9]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_10
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_12
       (.I0(raddr[5]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(mem_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_14
       (.I0(\waddr_reg[0]_0 [0]),
        .I1(\waddr_reg[0]_0 [1]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_2
       (.I0(pop),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_i_12_n_0),
        .I4(raddr[8]),
        .O(rnext[8]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_3
       (.I0(pop),
        .I1(raddr[6]),
        .I2(mem_reg_i_12_n_0),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_4
       (.I0(pop),
        .I1(mem_reg_i_12_n_0),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_5
       (.I0(pop),
        .I1(mem_reg_i_13_n_0),
        .I2(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_6
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_7
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_8
       (.I0(raddr[2]),
        .I1(pop),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(Q[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\mOutPtr_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\mOutPtr_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\mOutPtr_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1
       (.I0(mOutPtr_reg[8]),
        .I1(mOutPtr_reg[9]),
        .O(\mOutPtr_reg[8]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(MM_video_out_WVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({show_ahead1,show_ahead1_carry_n_1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({show_ahead1_carry_i_1_n_0,show_ahead1_carry_i_2_n_0,show_ahead1_carry_i_3_n_0,show_ahead1_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    show_ahead1_carry_i_1
       (.I0(mOutPtr_reg[9]),
        .O(show_ahead1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2
       (.I0(mOutPtr_reg[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(show_ahead1_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(show_ahead1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h0201)) 
    show_ahead1_carry_i_4
       (.I0(pop),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(show_ahead1_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    show_ahead_i_1
       (.I0(show_ahead1),
        .I1(MM_video_out_WVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \waddr[2]_i_1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .I2(waddr[2]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[3]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \waddr[4]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(waddr[2]),
        .I4(waddr[4]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[6]_i_1 
       (.I0(\waddr[9]_i_2_n_0 ),
        .I1(waddr[6]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \waddr[7]_i_1 
       (.I0(waddr[6]),
        .I1(\waddr[9]_i_2_n_0 ),
        .I2(waddr[7]),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \waddr[8]_i_1 
       (.I0(waddr[7]),
        .I1(\waddr[9]_i_2_n_0 ),
        .I2(waddr[6]),
        .I3(waddr[8]),
        .O(\waddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \waddr[9]_i_1 
       (.I0(waddr[8]),
        .I1(waddr[6]),
        .I2(\waddr[9]_i_2_n_0 ),
        .I3(waddr[7]),
        .I4(waddr[9]),
        .O(\waddr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[9]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(waddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[8]_i_1_n_0 ),
        .Q(waddr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(MM_video_out_WVALID),
        .D(\waddr[9]_i_1_n_0 ),
        .Q(waddr[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_buffer__parameterized0
   (full_n_reg_0,
    DI,
    Q,
    dout_valid_reg_0,
    S,
    \mOutPtr_reg[6]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_MM_video_out_RVALID,
    dout_valid_reg_1,
    rdata_ack_t,
    D);
  output full_n_reg_0;
  output [3:0]DI;
  output [2:0]Q;
  output dout_valid_reg_0;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_MM_video_out_RVALID;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input [6:0]D;

  wire [6:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire m_axi_MM_video_out_RVALID;
  wire pop;
  wire rdata_ack_t;

  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(beat_valid),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(pop),
        .I3(m_axi_MM_video_out_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__2
       (.I0(Q[1]),
        .I1(DI[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(empty_n_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(full_n_i_3__1_n_0),
        .I3(m_axi_MM_video_out_RVALID),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__4
       (.I0(Q[0]),
        .I1(DI[1]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .O(full_n_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(Q[1]),
        .I1(DI[3]),
        .I2(Q[2]),
        .I3(DI[2]),
        .O(full_n_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    full_n_i_4
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5D55A2AAA2AAA2AA)) 
    \mOutPtr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(beat_valid),
        .I4(full_n_reg_0),
        .I5(m_axi_MM_video_out_RVALID),
        .O(\mOutPtr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[2]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(DI[1]),
        .I1(pop),
        .I2(m_axi_MM_video_out_RVALID),
        .I3(full_n_reg_0),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    ap_rst_n_0,
    full_n_reg_0,
    \q_reg[1]_0 ,
    full_n_reg_1,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    \could_multi_bursts.sect_handling_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    in,
    E,
    Q,
    fifo_resp_ready,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.sect_handling_reg_3 );
  output burst_valid;
  output fifo_burst_ready;
  output ap_rst_n_0;
  output full_n_reg_0;
  output \q_reg[1]_0 ;
  output [0:0]full_n_reg_1;
  output [5:0]\sect_len_buf_reg[5] ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output \could_multi_bursts.sect_handling_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input [0:0]in;
  input [0:0]E;
  input [7:0]Q;
  input fifo_resp_ready;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [9:0]\could_multi_bursts.sect_handling_reg_1 ;
  input [3:0]\could_multi_bursts.sect_handling_reg_2 ;
  input \could_multi_bursts.sect_handling_reg_3 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_0 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awlen_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [9:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire [3:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [0:0]in;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [5:0]q;
  wire \q_reg[1]_0 ;
  wire [5:0]\sect_len_buf_reg[5] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ),
        .I1(q[1]),
        .I2(Q[1]),
        .I3(q[2]),
        .I4(Q[2]),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ),
        .O(\q_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(q[4]),
        .I3(Q[4]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(Q[5]),
        .I3(q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h202000AA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I3(in),
        .I4(full_n_reg_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(full_n_reg_0),
        .O(full_n_reg_1));
  LUT5 #(
    .INIT(32'h7FFF7F7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I4(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\sect_len_buf_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\sect_len_buf_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\sect_len_buf_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\sect_len_buf_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[4]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\sect_len_buf_reg[5] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[5]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\sect_len_buf_reg[5] [5]));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[5]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_2 [2]),
        .I1(\could_multi_bursts.sect_handling_reg_1 [8]),
        .I2(\could_multi_bursts.sect_handling_reg_2 [3]),
        .I3(\could_multi_bursts.sect_handling_reg_1 [9]),
        .I4(\could_multi_bursts.awlen_buf[5]_i_3_n_0 ),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.awlen_buf[5]_i_3 
       (.I0(\could_multi_bursts.sect_handling_reg_1 [6]),
        .I1(\could_multi_bursts.sect_handling_reg_2 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_1 [7]),
        .I3(\could_multi_bursts.sect_handling_reg_2 [1]),
        .O(\could_multi_bursts.awlen_buf[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(full_n_reg_0),
        .I2(\could_multi_bursts.loop_cnt_reg[2] ),
        .I3(\could_multi_bursts.sect_handling_reg_3 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    data_vld_i_1
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(pop0),
        .I4(data_vld_reg_n_0),
        .I5(push),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    empty_n_i_1
       (.I0(\q_reg[1]_0 ),
        .I1(E),
        .I2(burst_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFDDDD5DDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(push),
        .I3(full_n_i_2__0_n_0),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(full_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(full_n_reg_0),
        .I1(in),
        .O(push));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[5] [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7BF0840F7BF0800)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFBF08000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(q[4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(q[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    wreq_handling_reg,
    \q_reg[56]_0 ,
    D,
    next_wreq,
    \q_reg[60]_0 ,
    S,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \sect_cnt_reg[19] ,
    SR,
    pop0,
    ap_clk,
    p_26_in,
    CO,
    \align_len_reg[2] ,
    ap_rst_n,
    Q,
    sect_cnt0,
    \could_multi_bursts.last_sect_buf_reg ,
    fifo_wreq_valid_buf_reg,
    full_n_reg_0,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \q_reg[62]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]wreq_handling_reg;
  output \q_reg[56]_0 ;
  output [19:0]D;
  output next_wreq;
  output [58:0]\q_reg[60]_0 ;
  output [2:0]S;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\sect_cnt_reg[19] ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input p_26_in;
  input [0:0]CO;
  input \align_len_reg[2] ;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [8:0]\could_multi_bursts.last_sect_buf_reg ;
  input fifo_wreq_valid_buf_reg;
  input [0:0]full_n_reg_0;
  input [7:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  input [60:0]\q_reg[62]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [19:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \align_len_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [8:0]\could_multi_bursts.last_sect_buf_reg ;
  wire [7:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [62:61]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__1_n_0;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire invalid_len_event_i_4_n_0;
  wire invalid_len_event_i_5_n_0;
  wire invalid_len_event_i_6_n_0;
  wire invalid_len_event_i_7_n_0;
  wire invalid_len_event_i_8_n_0;
  wire invalid_len_event_i_9_n_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire p_26_in;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire \q_reg[56]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [58:0]\q_reg[60]_0 ;
  wire [60:0]\q_reg[62]_0 ;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [2:0]\sect_cnt_reg[19] ;
  wire [0:0]wreq_handling_reg;

  LUT6 #(
    .INIT(64'h8F000000FFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(p_26_in),
        .I1(CO),
        .I2(\align_len_reg[2] ),
        .I3(\q_reg[56]_0 ),
        .I4(fifo_wreq_valid),
        .I5(ap_rst_n),
        .O(wreq_handling_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA2)) 
    data_vld_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(push),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(p_26_in),
        .I3(CO),
        .I4(\align_len_reg[2] ),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFF5DDDDDDDDDDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(rs2f_wreq_ack),
        .I2(full_n_reg_0),
        .I3(full_n_i_2__1_n_0),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[60]_0 [36]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[60]_0 [35]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[60]_0 [34]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[60]_0 [33]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[60]_0 [40]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[60]_0 [39]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[60]_0 [38]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[60]_0 [37]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\q_reg[60]_0 [44]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[60]_0 [43]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[60]_0 [42]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[60]_0 [41]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(\q_reg[60]_0 [48]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(\q_reg[60]_0 [47]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(\q_reg[60]_0 [46]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(\q_reg[60]_0 [45]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(\q_reg[60]_0 [52]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(\q_reg[60]_0 [51]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(\q_reg[60]_0 [50]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(\q_reg[60]_0 [49]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(\q_reg[60]_0 [56]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(\q_reg[60]_0 [55]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(\q_reg[60]_0 [54]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(\q_reg[60]_0 [53]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(\q_reg[60]_0 [58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(\q_reg[60]_0 [57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[60]_0 [32]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[60]_0 [31]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[60]_0 [30]),
        .O(\q_reg[34]_0 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_i_2_n_0),
        .I1(invalid_len_event_i_3_n_0),
        .I2(invalid_len_event_i_4_n_0),
        .I3(invalid_len_event_i_5_n_0),
        .O(\q_reg[56]_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    invalid_len_event_i_2
       (.I0(\q_reg[60]_0 [54]),
        .I1(\q_reg[60]_0 [56]),
        .I2(\q_reg[60]_0 [58]),
        .I3(fifo_wreq_data[61]),
        .I4(invalid_len_event_i_6_n_0),
        .O(invalid_len_event_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    invalid_len_event_i_3
       (.I0(\q_reg[60]_0 [40]),
        .I1(\q_reg[60]_0 [43]),
        .I2(\q_reg[60]_0 [31]),
        .I3(\q_reg[60]_0 [33]),
        .I4(invalid_len_event_i_7_n_0),
        .O(invalid_len_event_i_3_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    invalid_len_event_i_4
       (.I0(\q_reg[60]_0 [55]),
        .I1(\q_reg[60]_0 [57]),
        .I2(fifo_wreq_valid),
        .I3(fifo_wreq_data[62]),
        .I4(invalid_len_event_i_8_n_0),
        .O(invalid_len_event_i_4_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    invalid_len_event_i_5
       (.I0(\q_reg[60]_0 [34]),
        .I1(\q_reg[60]_0 [35]),
        .I2(\q_reg[60]_0 [30]),
        .I3(\q_reg[60]_0 [32]),
        .I4(invalid_len_event_i_9_n_0),
        .O(invalid_len_event_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_6
       (.I0(\q_reg[60]_0 [53]),
        .I1(\q_reg[60]_0 [51]),
        .I2(\q_reg[60]_0 [50]),
        .I3(\q_reg[60]_0 [49]),
        .O(invalid_len_event_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_7
       (.I0(\q_reg[60]_0 [48]),
        .I1(\q_reg[60]_0 [47]),
        .I2(\q_reg[60]_0 [46]),
        .I3(\q_reg[60]_0 [44]),
        .O(invalid_len_event_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_8
       (.I0(\q_reg[60]_0 [52]),
        .I1(\q_reg[60]_0 [45]),
        .I2(\q_reg[60]_0 [42]),
        .I3(\q_reg[60]_0 [41]),
        .O(invalid_len_event_i_8_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_9
       (.I0(\q_reg[60]_0 [39]),
        .I1(\q_reg[60]_0 [38]),
        .I2(\q_reg[60]_0 [37]),
        .I3(\q_reg[60]_0 [36]),
        .O(invalid_len_event_i_9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\could_multi_bursts.last_sect_buf_reg [8]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [7]),
        .I2(\could_multi_bursts.last_sect_buf_reg [7]),
        .I3(\could_multi_bursts.last_sect_buf_reg_0 [6]),
        .O(\sect_cnt_reg[19] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 [4]),
        .I1(\could_multi_bursts.last_sect_buf_reg [5]),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 [3]),
        .I3(\could_multi_bursts.last_sect_buf_reg [4]),
        .I4(\could_multi_bursts.last_sect_buf_reg [6]),
        .I5(\could_multi_bursts.last_sect_buf_reg_0 [5]),
        .O(\sect_cnt_reg[19] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\could_multi_bursts.last_sect_buf_reg [1]),
        .I1(\could_multi_bursts.last_sect_buf_reg_0 [0]),
        .I2(\could_multi_bursts.last_sect_buf_reg [2]),
        .I3(\could_multi_bursts.last_sect_buf_reg_0 [1]),
        .I4(\could_multi_bursts.last_sect_buf_reg [3]),
        .I5(\could_multi_bursts.last_sect_buf_reg_0 [2]),
        .O(\sect_cnt_reg[19] [0]));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [30]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [31]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [32]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [33]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [34]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [35]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [36]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [37]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [38]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [39]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [40]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [41]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [42]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [43]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [44]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [45]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [46]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [47]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [48]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [49]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [50]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [51]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [52]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [53]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [54]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [55]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [56]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [57]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [58]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [59]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [60]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hD7D7D7D728282808)) 
    \pout[0]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(push),
        .I2(pop0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF03CC2F0F0F0F0F0)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(pop0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AA8AAAAAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(pop0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [30]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [31]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [32]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [33]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [34]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [35]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [36]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [37]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [38]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [39]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [40]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [41]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [42]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [43]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [44]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [45]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [46]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [47]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [48]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [49]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [50]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [51]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [52]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [53]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [54]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [55]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [56]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [57]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [58]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(fifo_wreq_data[61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_wreq_data[62]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\could_multi_bursts.last_sect_buf_reg [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    E,
    p_26_in,
    pop0,
    ap_rst_n_0,
    ap_rst_n_1,
    next_resp0,
    push,
    wreq_handling_reg,
    wreq_handling_reg_0,
    ap_clk,
    SR,
    data_vld_reg_0,
    next_resp,
    ap_rst_n,
    wreq_handling_reg_1,
    CO,
    fifo_wreq_valid,
    \sect_addr_buf_reg[11] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[5]_0 ,
    \sect_len_buf_reg[5]_1 ,
    \sect_len_buf_reg[5]_2 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    m_axi_MM_video_out_BVALID,
    next_resp_reg,
    wreq_handling_reg_2,
    \q_reg[1]_1 ,
    in);
  output fifo_resp_ready;
  output [0:0]E;
  output p_26_in;
  output pop0;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output next_resp0;
  output push;
  output [0:0]wreq_handling_reg;
  output wreq_handling_reg_0;
  input ap_clk;
  input [0:0]SR;
  input data_vld_reg_0;
  input next_resp;
  input ap_rst_n;
  input wreq_handling_reg_1;
  input [0:0]CO;
  input fifo_wreq_valid;
  input [0:0]\sect_addr_buf_reg[11] ;
  input \sect_len_buf_reg[5] ;
  input \sect_len_buf_reg[5]_0 ;
  input \sect_len_buf_reg[5]_1 ;
  input \sect_len_buf_reg[5]_2 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input m_axi_MM_video_out_BVALID;
  input next_resp_reg;
  input wreq_handling_reg_2;
  input [0:0]\q_reg[1]_1 ;
  input [0:0]in;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__4_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire [0:0]in;
  wire m_axi_MM_video_out_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire p_26_in;
  wire pop0;
  wire pop0_0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire \q_reg[1]_0 ;
  wire [0:0]\q_reg[1]_1 ;
  wire [0:0]\sect_addr_buf_reg[11] ;
  wire \sect_len_buf[9]_i_3_n_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[5]_0 ;
  wire \sect_len_buf_reg[5]_1 ;
  wire \sect_len_buf_reg[5]_2 ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(p_26_in),
        .I3(fifo_wreq_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(p_26_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h20F0FFFF)) 
    data_vld_i_1__1
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_0),
        .I3(\pout[3]_i_3_n_0 ),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__0
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(p_26_in),
        .I3(fifo_wreq_valid),
        .O(pop0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFDDDDD5DDDDDD)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(data_vld_reg_0),
        .I3(full_n_i_2__2_n_0),
        .I4(data_vld_reg_n_0),
        .I5(pop0_0),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    full_n_i_2__2
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\q_reg[1]_1 ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\MM_video_out_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\q_reg[1]_1 ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\sect_len_buf_reg[5]_1 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'h8F888888)) 
    next_resp_i_1
       (.I0(m_axi_MM_video_out_BVALID),
        .I1(next_resp_reg),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(aw2b_bdata[0]),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_0),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg[1]),
        .I3(pout_reg[2]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \pout[2]_i_2 
       (.I0(next_resp_reg),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[1]),
        .I4(aw2b_bdata[0]),
        .O(push));
  LUT5 #(
    .INIT(32'h40403040)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(data_vld_reg_0),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_4_n_0 ),
        .I4(pout_reg[1]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \pout[3]_i_4 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_0),
        .I3(data_vld_reg_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[11] ),
        .I1(p_26_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hDDDC)) 
    \sect_cnt[19]_i_1 
       (.I0(wreq_handling_reg_1),
        .I1(p_26_in),
        .I2(wreq_handling_reg_2),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg));
  LUT6 #(
    .INIT(64'h0045FFFF00000000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf[9]_i_3_n_0 ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\sect_len_buf_reg[5]_0 ),
        .I3(\sect_len_buf_reg[5]_1 ),
        .I4(\sect_len_buf_reg[5]_2 ),
        .I5(wreq_handling_reg_1),
        .O(p_26_in));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[9]_i_3 
       (.I0(\sect_len_buf_reg[5]_2 ),
        .I1(fifo_resp_ready),
        .I2(fifo_burst_ready),
        .O(\sect_len_buf[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(wreq_handling_reg_2),
        .I2(CO),
        .I3(p_26_in),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    ap_clk,
    SR,
    Q,
    empty_n_reg_1,
    ap_rst_n,
    push,
    pop0);
  output full_n_reg_0;
  output empty_n_reg_0;
  input ap_clk;
  input [0:0]SR;
  input [1:0]Q;
  input [0:0]empty_n_reg_1;
  input ap_rst_n;
  input push;
  input pop0;

  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_0;
  wire data_vld_i_2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_i_2_n_0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hDDD50000)) 
    data_vld_i_2
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(data_vld_reg_n_0),
        .O(data_vld_i_2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hABFFAAAA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(empty_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEEAAAAAEEEEEEEE)) 
    full_n_i_1__4
       (.I0(full_n_i_2_n_0),
        .I1(data_vld_reg_n_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(empty_n_reg_1),
        .I5(empty_n_reg_0),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hF7FF0000FFFFFFFF)) 
    full_n_i_2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(full_n_i_3_n_0),
        .I4(full_n_reg_0),
        .I5(ap_rst_n),
        .O(full_n_i_2_n_0));
  LUT6 #(
    .INIT(64'h1F00000000000000)) 
    full_n_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_0),
        .I4(data_vld_reg_n_0),
        .I5(push),
        .O(full_n_i_3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA54AAAA55AAAAAA)) 
    \pout[0]_i_1__0 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(push),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCC98CCCC66CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(push),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0E0F0F078F0F0F0)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(push),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_read
   (full_n_reg,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_MM_video_out_RVALID);
  output full_n_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_MM_video_out_RVALID;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_4;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire full_n_reg;
  wire [5:0]mOutPtr_reg;
  wire m_axi_MM_video_out_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_4}),
        .Q({mOutPtr_reg[5:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_valid_reg_0(buff_rdata_n_8),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}),
        .m_axi_MM_video_out_RVALID(m_axi_MM_video_out_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_8),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_4}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    ap_NS_fsm125_out,
    ap_NS_fsm124_out,
    \data_p1_reg[62]_0 ,
    SR,
    ap_clk,
    load_p2,
    rs2f_wreq_ack,
    \phi_ln332_reg_182_reg[29] ,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[29]_1 ,
    \data_p2_reg[62]_0 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output ap_NS_fsm125_out;
  output ap_NS_fsm124_out;
  output [60:0]\data_p1_reg[62]_0 ;
  input [0:0]SR;
  input ap_clk;
  input load_p2;
  input rs2f_wreq_ack;
  input [1:0]\phi_ln332_reg_182_reg[29] ;
  input [29:0]\data_p1_reg[29]_0 ;
  input [29:0]\data_p1_reg[29]_1 ;
  input [60:0]\data_p2_reg[62]_0 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_NS_fsm124_out;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire [29:0]\data_p1_reg[29]_1 ;
  wire [60:0]\data_p1_reg[62]_0 ;
  wire [62:0]data_p2;
  wire [60:0]\data_p2_reg[62]_0 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]\phi_ln332_reg_182_reg[29] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(load_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h2E12)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(load_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [0]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [10]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [11]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [12]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [13]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [14]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [15]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [16]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [17]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [18]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [19]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [1]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [20]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [21]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [22]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [23]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [24]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [25]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [26]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [27]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [28]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [29]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [2]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [3]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [4]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [5]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20E2)) 
    \data_p1[62]_i_1 
       (.I0(load_p2),
        .I1(state__0[0]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_2 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[62]_0 [60]),
        .O(\data_p1[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [6]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [7]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [8]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [9]),
        .I4(\phi_ln332_reg_182_reg[29] [1]),
        .I5(\data_p1_reg[29]_1 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_2_n_0 ),
        .Q(\data_p1_reg[62]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[62]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \phi_ln332_1_reg_171[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\phi_ln332_reg_182_reg[29] [0]),
        .O(ap_NS_fsm125_out));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \phi_ln332_reg_182[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\phi_ln332_reg_182_reg[29] [1]),
        .O(ap_NS_fsm124_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFF73303)) 
    s_ready_t_i_1
       (.I0(load_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_wreq_ack),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFA2A)) 
    \state[0]_i_1 
       (.I0(Q),
        .I1(rs2f_wreq_ack),
        .I2(state),
        .I3(load_p2),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \state[1]_i_1 
       (.I0(load_p2),
        .I1(state),
        .I2(rs2f_wreq_ack),
        .I3(Q),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    s_ready_t_reg_0);
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;

  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h62)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_0),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(state__0[0]),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF705)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_throttle
   (Q,
    m_axi_MM_video_out_AWVALID,
    m_axi_MM_video_out_AWREADY_0,
    m_axi_MM_video_out_WVALID,
    \throttl_cnt_reg[5]_0 ,
    A,
    DI,
    S,
    \throttl_cnt_reg[8]_0 ,
    \throttl_cnt_reg[8]_1 ,
    AWVALID_Dummy,
    m_axi_MM_video_out_WREADY,
    WVALID_Dummy,
    m_axi_MM_video_out_AWREADY,
    \throttl_cnt_reg[8]_2 ,
    SR,
    E,
    ap_clk,
    D);
  output [5:0]Q;
  output m_axi_MM_video_out_AWVALID;
  output m_axi_MM_video_out_AWREADY_0;
  output m_axi_MM_video_out_WVALID;
  output \throttl_cnt_reg[5]_0 ;
  input [1:0]A;
  input [3:0]DI;
  input [3:0]S;
  input [0:0]\throttl_cnt_reg[8]_0 ;
  input [0:0]\throttl_cnt_reg[8]_1 ;
  input AWVALID_Dummy;
  input m_axi_MM_video_out_WREADY;
  input WVALID_Dummy;
  input m_axi_MM_video_out_AWREADY;
  input [0:0]\throttl_cnt_reg[8]_2 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [0:0]D;

  wire [1:0]A;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire m_axi_MM_video_out_AWREADY;
  wire m_axi_MM_video_out_AWREADY_0;
  wire m_axi_MM_video_out_AWVALID;
  wire m_axi_MM_video_out_AWVALID_INST_0_i_1_n_0;
  wire m_axi_MM_video_out_AWVALID_INST_0_i_2_n_0;
  wire m_axi_MM_video_out_WREADY;
  wire m_axi_MM_video_out_WVALID;
  wire p_0_out_carry__0_i_3__1_n_0;
  wire p_0_out_carry__0_i_4__0_n_0;
  wire p_0_out_carry__0_i_5_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [8:6]throttl_cnt_reg;
  wire \throttl_cnt_reg[5]_0 ;
  wire [0:0]\throttl_cnt_reg[8]_0 ;
  wire [0:0]\throttl_cnt_reg[8]_1 ;
  wire [0:0]\throttl_cnt_reg[8]_2 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \bus_equal_gen.data_buf[31]_i_2 
       (.I0(m_axi_MM_video_out_AWVALID_INST_0_i_1_n_0),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(m_axi_MM_video_out_WREADY),
        .O(\throttl_cnt_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0202000200020002)) 
    m_axi_MM_video_out_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_MM_video_out_AWVALID_INST_0_i_1_n_0),
        .I2(m_axi_MM_video_out_AWVALID_INST_0_i_2_n_0),
        .I3(Q[0]),
        .I4(m_axi_MM_video_out_WREADY),
        .I5(WVALID_Dummy),
        .O(m_axi_MM_video_out_AWVALID));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_MM_video_out_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[8]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .O(m_axi_MM_video_out_AWVALID_INST_0_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    m_axi_MM_video_out_AWVALID_INST_0_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .O(m_axi_MM_video_out_AWVALID_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    m_axi_MM_video_out_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(m_axi_MM_video_out_AWVALID_INST_0_i_1_n_0),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(m_axi_MM_video_out_WVALID));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(A[0]),
        .DI(DI),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6],A[1],\throttl_cnt_reg[8]_0 }),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({p_0_out_carry__0_i_3__1_n_0,p_0_out_carry__0_i_4__0_n_0,p_0_out_carry__0_i_5_n_0,\throttl_cnt_reg[8]_1 }));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4__0
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hF8F0070F)) 
    p_0_out_carry__0_i_5
       (.I0(AWVALID_Dummy),
        .I1(m_axi_MM_video_out_AWREADY_0),
        .I2(Q[5]),
        .I3(\throttl_cnt_reg[8]_2 ),
        .I4(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0202000200020002)) 
    \sect_len_buf[9]_i_4 
       (.I0(m_axi_MM_video_out_AWREADY),
        .I1(m_axi_MM_video_out_AWVALID_INST_0_i_1_n_0),
        .I2(m_axi_MM_video_out_AWVALID_INST_0_i_2_n_0),
        .I3(Q[0]),
        .I4(m_axi_MM_video_out_WREADY),
        .I5(WVALID_Dummy),
        .O(m_axi_MM_video_out_AWREADY_0));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_7),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_6),
        .Q(Q[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_5),
        .Q(Q[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_4),
        .Q(Q[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_7),
        .Q(Q[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_6),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_5),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_4),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_write
   (MM_video_out_WREADY,
    SR,
    s_ready_t_reg,
    full_n_reg,
    empty_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_MM_video_out_WLAST,
    \ap_CS_fsm_reg[1] ,
    ap_NS_fsm125_out,
    ap_NS_fsm124_out,
    \could_multi_bursts.awlen_buf_reg[5]_0 ,
    m_axi_MM_video_out_AWADDR,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    A,
    DI,
    S,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    \could_multi_bursts.AWVALID_Dummy_reg_2 ,
    E,
    m_axi_MM_video_out_WDATA,
    m_axi_MM_video_out_WSTRB,
    ap_clk,
    D,
    MM_video_out_WVALID,
    ap_rst_n,
    \sect_len_buf_reg[5]_0 ,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    load_p2,
    Q,
    \phi_ln332_reg_182_reg[29] ,
    m_axi_MM_video_out_BVALID,
    \data_p1_reg[29] ,
    \data_p1_reg[29]_0 ,
    \data_p2_reg[62] ,
    \throttl_cnt_reg[8] ,
    pop0);
  output MM_video_out_WREADY;
  output [0:0]SR;
  output s_ready_t_reg;
  output full_n_reg;
  output empty_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_MM_video_out_WLAST;
  output \ap_CS_fsm_reg[1] ;
  output ap_NS_fsm125_out;
  output ap_NS_fsm124_out;
  output [5:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  output [29:0]m_axi_MM_video_out_AWADDR;
  output [0:0]\could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output [1:0]A;
  output [3:0]DI;
  output [3:0]S;
  output [0:0]\could_multi_bursts.AWVALID_Dummy_reg_1 ;
  output [0:0]\could_multi_bursts.AWVALID_Dummy_reg_2 ;
  output [0:0]E;
  output [31:0]m_axi_MM_video_out_WDATA;
  output [3:0]m_axi_MM_video_out_WSTRB;
  input ap_clk;
  input [31:0]D;
  input MM_video_out_WVALID;
  input ap_rst_n;
  input \sect_len_buf_reg[5]_0 ;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input load_p2;
  input [1:0]Q;
  input [2:0]\phi_ln332_reg_182_reg[29] ;
  input m_axi_MM_video_out_BVALID;
  input [29:0]\data_p1_reg[29] ;
  input [29:0]\data_p1_reg[29]_0 ;
  input [60:0]\data_p2_reg[62] ;
  input [5:0]\throttl_cnt_reg[8] ;
  input pop0;

  wire [1:0]A;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire MM_video_out_WREADY;
  wire MM_video_out_WVALID;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:2]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_0 ;
  wire \align_len0_inferred__1/i__carry__1_n_1 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_0 ;
  wire \align_len0_inferred__1/i__carry__2_n_1 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__3_n_0 ;
  wire \align_len0_inferred__1/i__carry__3_n_1 ;
  wire \align_len0_inferred__1/i__carry__3_n_2 ;
  wire \align_len0_inferred__1/i__carry__3_n_3 ;
  wire \align_len0_inferred__1/i__carry__4_n_0 ;
  wire \align_len0_inferred__1/i__carry__4_n_1 ;
  wire \align_len0_inferred__1/i__carry__4_n_2 ;
  wire \align_len0_inferred__1/i__carry__4_n_3 ;
  wire \align_len0_inferred__1/i__carry__5_n_0 ;
  wire \align_len0_inferred__1/i__carry__5_n_1 ;
  wire \align_len0_inferred__1/i__carry__5_n_2 ;
  wire \align_len0_inferred__1/i__carry__5_n_3 ;
  wire \align_len0_inferred__1/i__carry__6_n_2 ;
  wire \align_len0_inferred__1/i__carry__6_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_NS_fsm124_out;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp0;
  wire [5:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_2 ;
  wire \bus_equal_gen.fifo_burst_n_3 ;
  wire \bus_equal_gen.fifo_burst_n_4 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire [0:0]\could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire [0:0]\could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire [0:0]\could_multi_bursts.AWVALID_Dummy_reg_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[5]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [3:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [29:0]\data_p1_reg[29] ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire [60:0]\data_p2_reg[62] ;
  wire empty_n_reg;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1_n_0;
  wire end_addr_carry__0_i_2_n_0;
  wire end_addr_carry__0_i_3_n_0;
  wire end_addr_carry__0_i_4_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1_n_0;
  wire end_addr_carry__1_i_2_n_0;
  wire end_addr_carry__1_i_3_n_0;
  wire end_addr_carry__1_i_4_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1_n_0;
  wire end_addr_carry__2_i_2_n_0;
  wire end_addr_carry__2_i_3_n_0;
  wire end_addr_carry__2_i_4_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1_n_0;
  wire end_addr_carry__3_i_2_n_0;
  wire end_addr_carry__3_i_3_n_0;
  wire end_addr_carry__3_i_4_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1_n_0;
  wire end_addr_carry__4_i_2_n_0;
  wire end_addr_carry__4_i_3_n_0;
  wire end_addr_carry__4_i_4_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1_n_0;
  wire end_addr_carry__5_i_2_n_0;
  wire end_addr_carry__5_i_3_n_0;
  wire end_addr_carry__5_i_4_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1_n_0;
  wire end_addr_carry__6_i_2_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1_n_0;
  wire end_addr_carry_i_2_n_0;
  wire end_addr_carry_i_3_n_0;
  wire end_addr_carry_i_4_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_n_4;
  wire fifo_resp_n_5;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire fifo_resp_ready;
  wire [60:32]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire load_p2;
  wire [7:0]mOutPtr_reg;
  wire [29:0]m_axi_MM_video_out_AWADDR;
  wire m_axi_MM_video_out_BVALID;
  wire [31:0]m_axi_MM_video_out_WDATA;
  wire m_axi_MM_video_out_WLAST;
  wire [3:0]m_axi_MM_video_out_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [3:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__1_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [31:2]p_1_out;
  wire p_26_in;
  wire p_30_in;
  wire [2:0]\phi_ln332_reg_182_reg[29] ;
  wire pop0;
  wire pop0_0;
  wire push;
  wire rs2f_wreq_ack;
  wire [62:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg[5]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [5:0]\throttl_cnt_reg[8] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p_0_out_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_p_0_out_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0__0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0__0[8:5]),
        .S({fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_0 ,\align_len0_inferred__1/i__carry__1_n_1 ,\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0__0[12:9]),
        .S({fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_0 ,\align_len0_inferred__1/i__carry__2_n_1 ,\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0__0[16:13]),
        .S({fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_0 ,\align_len0_inferred__1/i__carry__3_n_1 ,\align_len0_inferred__1/i__carry__3_n_2 ,\align_len0_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0__0[20:17]),
        .S({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_0 ,\align_len0_inferred__1/i__carry__4_n_1 ,\align_len0_inferred__1/i__carry__4_n_2 ,\align_len0_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0__0[24:21]),
        .S({fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_0 ,\align_len0_inferred__1/i__carry__5_n_1 ,\align_len0_inferred__1/i__carry__5_n_2 ,\align_len0_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0__0[28:25]),
        .S({fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__6_n_2 ,\align_len0_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[60:59]}),
        .O({\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED [3],align_len0__0[31:29]}),
        .S({1'b0,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_2));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_buffer buff_wdata
       (.D(D),
        .DI(buff_wdata_n_12),
        .MM_video_out_WREADY(MM_video_out_WREADY),
        .MM_video_out_WVALID(MM_video_out_WVALID),
        .Q(mOutPtr_reg),
        .S({buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(buff_wdata_n_22),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_23),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (buff_wdata_n_24),
        .\bus_equal_gen.WVALID_Dummy_reg_1 (WVALID_Dummy),
        .\bus_equal_gen.WVALID_Dummy_reg_2 (\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_4 ),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60}),
        .\mOutPtr_reg[7]_0 ({buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20}),
        .\mOutPtr_reg[8]_0 (buff_wdata_n_21),
        .\mOutPtr_reg[9]_0 ({p_0_out_carry__1_n_7,p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .m_axi_MM_video_out_WLAST(m_axi_MM_video_out_WLAST),
        .p_30_in(p_30_in),
        .\waddr_reg[0]_0 (Q));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_23),
        .Q(m_axi_MM_video_out_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_24),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_60),
        .Q(m_axi_MM_video_out_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_MM_video_out_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_MM_video_out_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_MM_video_out_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_MM_video_out_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_MM_video_out_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_MM_video_out_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_MM_video_out_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_MM_video_out_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_MM_video_out_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_MM_video_out_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_59),
        .Q(m_axi_MM_video_out_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_MM_video_out_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_MM_video_out_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_MM_video_out_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_MM_video_out_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_MM_video_out_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_MM_video_out_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_MM_video_out_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_MM_video_out_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_MM_video_out_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_MM_video_out_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_MM_video_out_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_MM_video_out_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_MM_video_out_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_MM_video_out_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_MM_video_out_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_MM_video_out_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_MM_video_out_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_MM_video_out_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_MM_video_out_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_MM_video_out_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.E(p_30_in),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_2 ),
        .burst_valid(burst_valid),
        .\could_multi_bursts.AWVALID_Dummy_reg (\sect_len_buf_reg[5]_0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (AWVALID_Dummy),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_equal_gen.fifo_burst_n_12 ),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_13 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.sect_handling_reg_2 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.sect_handling_reg_3 (wreq_handling_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(\bus_equal_gen.fifo_burst_n_3 ),
        .full_n_reg_1(\could_multi_bursts.next_loop ),
        .in(invalid_len_event_reg2),
        .\q_reg[1]_0 (\bus_equal_gen.fifo_burst_n_4 ),
        .\sect_len_buf_reg[5] (awlen_tmp));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(buff_wdata_n_22));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(buff_wdata_n_22));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(buff_wdata_n_22));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(buff_wdata_n_22));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(buff_wdata_n_22));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(buff_wdata_n_22));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(buff_wdata_n_22));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(buff_wdata_n_22));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_MM_video_out_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_MM_video_out_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_MM_video_out_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_MM_video_out_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_2 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[10]),
        .O(p_1_out[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[11]),
        .O(p_1_out[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[12]),
        .O(p_1_out[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[13]),
        .O(p_1_out[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[14]),
        .O(p_1_out[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[15]),
        .O(p_1_out[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[16]),
        .O(p_1_out[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[17]),
        .O(p_1_out[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[18]),
        .O(p_1_out[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[19]),
        .O(p_1_out[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[20]),
        .O(p_1_out[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[21]),
        .O(p_1_out[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[22]),
        .O(p_1_out[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[23]),
        .O(p_1_out[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[24]),
        .O(p_1_out[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[25]),
        .O(p_1_out[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[26]),
        .O(p_1_out[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[27]),
        .O(p_1_out[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[28]),
        .O(p_1_out[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[29]),
        .O(p_1_out[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[2]),
        .O(p_1_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[30]),
        .O(p_1_out[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[31]),
        .O(p_1_out[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[3]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[4]),
        .O(p_1_out[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_MM_video_out_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_MM_video_out_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_MM_video_out_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[5]),
        .O(p_1_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[6]),
        .O(p_1_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[7]),
        .O(p_1_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[8]),
        .O(p_1_out[8]));
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_MM_video_out_AWADDR[6]),
        .I1(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_MM_video_out_AWADDR[5]),
        .I1(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(m_axi_MM_video_out_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .I5(\could_multi_bursts.awlen_buf_reg[5]_0 [4]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(m_axi_MM_video_out_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \could_multi_bursts.awaddr_buf[8]_i_7 
       (.I0(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .I1(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[5]_0 [4]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[9]),
        .O(p_1_out[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[10]),
        .Q(m_axi_MM_video_out_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[11]),
        .Q(m_axi_MM_video_out_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[12]),
        .Q(m_axi_MM_video_out_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_MM_video_out_AWADDR[8:7]}),
        .O(awaddr_tmp0[12:9]),
        .S(m_axi_MM_video_out_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[13]),
        .Q(m_axi_MM_video_out_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[14]),
        .Q(m_axi_MM_video_out_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[15]),
        .Q(m_axi_MM_video_out_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[16]),
        .Q(m_axi_MM_video_out_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[16:13]),
        .S(m_axi_MM_video_out_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[17]),
        .Q(m_axi_MM_video_out_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[18]),
        .Q(m_axi_MM_video_out_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[19]),
        .Q(m_axi_MM_video_out_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[20]),
        .Q(m_axi_MM_video_out_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[20:17]),
        .S(m_axi_MM_video_out_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[21]),
        .Q(m_axi_MM_video_out_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[22]),
        .Q(m_axi_MM_video_out_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[23]),
        .Q(m_axi_MM_video_out_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[24]),
        .Q(m_axi_MM_video_out_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[24:21]),
        .S(m_axi_MM_video_out_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[25]),
        .Q(m_axi_MM_video_out_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[26]),
        .Q(m_axi_MM_video_out_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[27]),
        .Q(m_axi_MM_video_out_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[28]),
        .Q(m_axi_MM_video_out_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[28:25]),
        .S(m_axi_MM_video_out_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[29]),
        .Q(m_axi_MM_video_out_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[2]),
        .Q(m_axi_MM_video_out_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[30]),
        .Q(m_axi_MM_video_out_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[31]),
        .Q(m_axi_MM_video_out_AWADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED [3],awaddr_tmp0[31:29]}),
        .S({1'b0,m_axi_MM_video_out_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[3]),
        .Q(m_axi_MM_video_out_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[4]),
        .Q(m_axi_MM_video_out_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_MM_video_out_AWADDR[2:0],1'b0}),
        .O({awaddr_tmp0[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[5]),
        .Q(m_axi_MM_video_out_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[6]),
        .Q(m_axi_MM_video_out_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[7]),
        .Q(m_axi_MM_video_out_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[8]),
        .Q(m_axi_MM_video_out_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_MM_video_out_AWADDR[6:3]),
        .O(awaddr_tmp0[8:5]),
        .S({\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[9]),
        .Q(m_axi_MM_video_out_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[4]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [4]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[5]),
        .Q(\could_multi_bursts.awlen_buf_reg[5]_0 [5]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(last_sect),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_resp_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_resp_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_resp_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_resp_n_4));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_0,end_addr_carry_i_2_n_0,end_addr_carry_i_3_n_0,end_addr_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_0,end_addr_carry__0_i_2_n_0,end_addr_carry__0_i_3_n_0,end_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_0,end_addr_carry__1_i_2_n_0,end_addr_carry__1_i_3_n_0,end_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_0,end_addr_carry__2_i_2_n_0,end_addr_carry__2_i_3_n_0,end_addr_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_0,end_addr_carry__3_i_2_n_0,end_addr_carry__3_i_3_n_0,end_addr_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_0,end_addr_carry__4_i_2_n_0,end_addr_carry__4_i_3_n_0,end_addr_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_0,end_addr_carry__5_i_2_n_0,end_addr_carry__5_i_3_n_0,end_addr_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_0,end_addr_carry__6_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo__parameterized1 fifo_resp
       (.CO(last_sect),
        .E(align_len0),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_resp_n_4),
        .ap_rst_n_1(fifo_resp_n_5),
        .data_vld_reg_0(\bus_equal_gen.fifo_burst_n_3 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(invalid_len_event_reg2),
        .m_axi_MM_video_out_BVALID(m_axi_MM_video_out_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .p_26_in(p_26_in),
        .pop0(pop0_0),
        .push(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\q_reg[1]_1 (\could_multi_bursts.next_loop ),
        .\sect_addr_buf_reg[11] (first_sect),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5]_0 ),
        .\sect_len_buf_reg[5]_0 (AWVALID_Dummy),
        .\sect_len_buf_reg[5]_1 (\bus_equal_gen.fifo_burst_n_12 ),
        .\sect_len_buf_reg[5]_2 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .wreq_handling_reg(fifo_resp_n_8),
        .wreq_handling_reg_0(fifo_resp_n_9),
        .wreq_handling_reg_1(wreq_handling_reg_n_0),
        .wreq_handling_reg_2(fifo_wreq_valid_buf_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(\phi_ln332_reg_182_reg[29] [1]),
        .full_n_reg_0(full_n_reg),
        .pop0(pop0),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23}),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .S({fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86}),
        .SR(SR),
        .\align_len_reg[2] (wreq_handling_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_sect_buf_reg ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[0] }),
        .\could_multi_bursts.last_sect_buf_reg_0 (p_0_in0_in[19:12]),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .full_n_reg_0(rs2f_wreq_valid),
        .next_wreq(next_wreq),
        .p_26_in(p_26_in),
        .pop0(pop0_0),
        .\q_reg[34]_0 ({fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113}),
        .\q_reg[38]_0 ({fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110}),
        .\q_reg[42]_0 ({fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106}),
        .\q_reg[46]_0 ({fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102}),
        .\q_reg[50]_0 ({fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98}),
        .\q_reg[54]_0 ({fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}),
        .\q_reg[56]_0 (fifo_wreq_n_3),
        .\q_reg[58]_0 ({fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90}),
        .\q_reg[60]_0 ({fifo_wreq_data,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83}),
        .\q_reg[62]_0 ({rs2f_wreq_data[62:32],rs2f_wreq_data[29:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[19] ({fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}),
        .wreq_handling_reg(fifo_wreq_n_2));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0[19]),
        .I2(p_0_in_0[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[15]),
        .I1(\sect_cnt_reg_n_0_[15] ),
        .I2(p_0_in_0[16]),
        .I3(\sect_cnt_reg_n_0_[16] ),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[14]),
        .I3(\sect_cnt_reg_n_0_[14] ),
        .I4(p_0_in_0[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_0[10]),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(p_0_in_0[9]),
        .I3(\sect_cnt_reg_n_0_[9] ),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[8]),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in_0[4]),
        .I2(p_0_in_0[3]),
        .I3(\sect_cnt_reg_n_0_[3] ),
        .I4(p_0_in_0[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[0]),
        .I1(\sect_cnt_reg_n_0_[0] ),
        .I2(p_0_in_0[1]),
        .I3(\sect_cnt_reg_n_0_[1] ),
        .I4(p_0_in_0[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_3),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_26_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[9]),
        .I1(\sect_cnt_reg_n_0_[9] ),
        .I2(p_0_in0_in[10]),
        .I3(\sect_cnt_reg_n_0_[10] ),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in0_in[3]),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .I3(p_0_in0_in[5]),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(p_0_in0_in[4]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[0]),
        .I1(\sect_cnt_reg_n_0_[0] ),
        .I2(p_0_in0_in[1]),
        .I3(\sect_cnt_reg_n_0_[1] ),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_0));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_wdata_n_12}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(mOutPtr_reg[7:4]),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20}));
  LUT4 #(
    .INIT(16'hF8F0)) 
    p_0_out_carry__0_i_1__1
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\throttl_cnt_reg[8] [5]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [5]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'h007F)) 
    p_0_out_carry__0_i_2__1
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [5]),
        .I3(\throttl_cnt_reg[8] [5]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_1 ));
  LUT6 #(
    .INIT(64'hF8F08F87F8F0070F)) 
    p_0_out_carry__0_i_6
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\throttl_cnt_reg[8] [4]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [4]),
        .I4(\throttl_cnt_reg[8] [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[5]_0 [5]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CO(NLW_p_0_out_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_0_out_carry__1_O_UNCONNECTED[3:1],p_0_out_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,buff_wdata_n_21}));
  LUT4 #(
    .INIT(16'hF870)) 
    p_0_out_carry_i_1__1
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\throttl_cnt_reg[8] [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'h007F)) 
    p_0_out_carry_i_2__1
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [4]),
        .I3(\throttl_cnt_reg[8] [4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h007F)) 
    p_0_out_carry_i_3__1
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .I3(\throttl_cnt_reg[8] [3]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h007F)) 
    p_0_out_carry_i_4__1
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .I3(\throttl_cnt_reg[8] [2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h007F)) 
    p_0_out_carry_i_5__1
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I3(\throttl_cnt_reg[8] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hF8F08F87F8F0070F)) 
    p_0_out_carry_i_6
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\throttl_cnt_reg[8] [3]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .I4(\throttl_cnt_reg[8] [4]),
        .I5(\could_multi_bursts.awlen_buf_reg[5]_0 [4]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hF8F08F87F8F0070F)) 
    p_0_out_carry_i_7
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\throttl_cnt_reg[8] [2]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .I4(\throttl_cnt_reg[8] [3]),
        .I5(\could_multi_bursts.awlen_buf_reg[5]_0 [3]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hF8F08F87F8F0070F)) 
    p_0_out_carry_i_8
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\throttl_cnt_reg[8] [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .I4(\throttl_cnt_reg[8] [2]),
        .I5(\could_multi_bursts.awlen_buf_reg[5]_0 [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h8F87)) 
    p_0_out_carry_i_9
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\throttl_cnt_reg[8] [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[5]_0 [1]),
        .O(S[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_MM_video_out_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .SR(SR),
        .ap_NS_fsm124_out(ap_NS_fsm124_out),
        .ap_NS_fsm125_out(ap_NS_fsm125_out),
        .ap_clk(ap_clk),
        .\data_p1_reg[29]_0 (\data_p1_reg[29] ),
        .\data_p1_reg[29]_1 (\data_p1_reg[29]_0 ),
        .\data_p1_reg[62]_0 ({rs2f_wreq_data[62:32],rs2f_wreq_data[29:0]}),
        .\data_p2_reg[62]_0 (\data_p2_reg[62] ),
        .load_p2(load_p2),
        .\phi_ln332_reg_182_reg[29] ({\phi_ln332_reg_182_reg[29] [2],\phi_ln332_reg_182_reg[29] [0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_resp_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_8),
        .D(fifo_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0CC55FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[2] ),
        .I1(\end_addr_buf_reg_n_0_[2] ),
        .I2(beat_len_buf[0]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[3] ),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[1]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACC0FFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\end_addr_buf_reg_n_0_[4] ),
        .I2(\start_addr_buf_reg_n_0_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[3]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[6] ),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[4]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[7] ),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACC0FFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\end_addr_buf_reg_n_0_[8] ),
        .I2(\start_addr_buf_reg_n_0_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[9] ),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[7]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AA33FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[10] ),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[8]),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACC0FFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\end_addr_buf_reg_n_0_[11] ),
        .I2(\start_addr_buf_reg_n_0_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_75),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_74),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_83),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_82),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_81),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_80),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_79),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_78),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_77),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_76),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h087F)) 
    \throttl_cnt[0]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\could_multi_bursts.awlen_buf_reg[5]_0 [0]),
        .I3(\throttl_cnt_reg[8] [0]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \throttl_cnt[8]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(\sect_len_buf_reg[5]_0 ),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(WVALID_Dummy),
        .O(E));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_9),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_S2M_FormatLocalBuffer
   (S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0,
    ap_done_reg,
    Q,
    WEA,
    S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0,
    ADDRBWRADDR,
    \indvars_iv5_i_reg_92_reg[8]_0 ,
    \empty_62_reg_187_reg[4]_0 ,
    \empty_62_reg_187_reg[3]_0 ,
    \empty_62_reg_187_reg[6]_0 ,
    \empty_62_reg_187_reg[0]_0 ,
    \empty_62_reg_187_reg[8]_0 ,
    \empty_62_reg_187_reg[7]_0 ,
    \empty_62_reg_187_reg[1]_0 ,
    \empty_62_reg_187_reg[5]_0 ,
    \empty_62_reg_187_reg[2]_0 ,
    \buf_ce1[0]_8 ,
    \buf_ce1[1]_9 ,
    E,
    \ap_CS_fsm_reg[2]_0 ,
    ap_done_reg_reg_0,
    ap_done_reg_reg_1,
    \ap_CS_fsm_reg[1]_0 ,
    DIADI,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    reg_valid0,
    S2M_FormatLocalBuffer_U0_ap_continue,
    ADDRARDADDR,
    SR,
    \stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 );
  output [8:0]S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0;
  output ap_done_reg;
  output [1:0]Q;
  output [0:0]WEA;
  output S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  output [8:0]ADDRBWRADDR;
  output [8:0]\indvars_iv5_i_reg_92_reg[8]_0 ;
  output \empty_62_reg_187_reg[4]_0 ;
  output \empty_62_reg_187_reg[3]_0 ;
  output \empty_62_reg_187_reg[6]_0 ;
  output \empty_62_reg_187_reg[0]_0 ;
  output \empty_62_reg_187_reg[8]_0 ;
  output \empty_62_reg_187_reg[7]_0 ;
  output \empty_62_reg_187_reg[1]_0 ;
  output \empty_62_reg_187_reg[5]_0 ;
  output \empty_62_reg_187_reg[2]_0 ;
  output \buf_ce1[0]_8 ;
  output \buf_ce1[1]_9 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[2]_0 ;
  output ap_done_reg_reg_0;
  output ap_done_reg_reg_1;
  output \ap_CS_fsm_reg[1]_0 ;
  output [15:0]DIADI;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input reg_valid0;
  input S2M_FormatLocalBuffer_U0_ap_continue;
  input [0:0]ADDRARDADDR;
  input [0:0]SR;
  input [15:0]\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 ;

  wire [0:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [0:0]E;
  wire [1:0]Q;
  wire S2M_FormatLocalBuffer_U0_ap_continue;
  wire [8:0]S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0;
  wire S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [9:0]add_ln47_fu_103_p2;
  wire add_ln47_reg_1780;
  wire \add_ln47_reg_178[4]_i_2_n_0 ;
  wire \add_ln47_reg_178[5]_i_2_n_0 ;
  wire \add_ln47_reg_178[9]_i_3_n_0 ;
  wire [9:0]add_ln47_reg_178_reg;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__1_n_0;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire \buf_ce1[0]_8 ;
  wire \buf_ce1[1]_9 ;
  wire [9:0]data;
  wire empty_62_reg_1870;
  wire \empty_62_reg_187_reg[0]_0 ;
  wire \empty_62_reg_187_reg[1]_0 ;
  wire \empty_62_reg_187_reg[2]_0 ;
  wire \empty_62_reg_187_reg[3]_0 ;
  wire \empty_62_reg_187_reg[4]_0 ;
  wire \empty_62_reg_187_reg[5]_0 ;
  wire \empty_62_reg_187_reg[6]_0 ;
  wire \empty_62_reg_187_reg[7]_0 ;
  wire \empty_62_reg_187_reg[8]_0 ;
  wire icmp_ln47_fu_109_p2;
  wire \icmp_ln47_reg_183[0]_i_1_n_0 ;
  wire \icmp_ln47_reg_183_reg_n_0_[0] ;
  wire \indvars_iv5_i_reg_92[0]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[1]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[2]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[3]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[4]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[5]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[6]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[7]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[8]_i_1_n_0 ;
  wire \indvars_iv5_i_reg_92[9]_i_2_n_0 ;
  wire [8:0]\indvars_iv5_i_reg_92_reg[8]_0 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire reg_valid0;
  wire stream_elt_dma_buffer_V_load_1_reg_2130;
  wire [15:0]\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \add_ln47_reg_178[0]_i_1 
       (.I0(data[0]),
        .I1(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(add_ln47_reg_178_reg[0]),
        .O(add_ln47_fu_103_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln47_reg_178[1]_i_1 
       (.I0(data[0]),
        .I1(add_ln47_reg_178_reg[0]),
        .I2(data[1]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(add_ln47_reg_178_reg[1]),
        .O(add_ln47_fu_103_p2[1]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \add_ln47_reg_178[2]_i_1 
       (.I0(data[2]),
        .I1(add_ln47_reg_178_reg[2]),
        .I2(add_ln47_reg_178_reg[1]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[1]),
        .I5(\indvars_iv5_i_reg_92[0]_i_1_n_0 ),
        .O(add_ln47_fu_103_p2[2]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \add_ln47_reg_178[3]_i_1 
       (.I0(data[3]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[3]),
        .I3(\indvars_iv5_i_reg_92[0]_i_1_n_0 ),
        .I4(\indvars_iv5_i_reg_92[1]_i_1_n_0 ),
        .I5(\indvars_iv5_i_reg_92[2]_i_1_n_0 ),
        .O(add_ln47_fu_103_p2[3]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln47_reg_178[4]_i_1 
       (.I0(data[4]),
        .I1(add_ln47_reg_178_reg[4]),
        .I2(\add_ln47_reg_178[4]_i_2_n_0 ),
        .I3(add_ln47_reg_178_reg[3]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I5(data[3]),
        .O(add_ln47_fu_103_p2[4]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \add_ln47_reg_178[4]_i_2 
       (.I0(data[2]),
        .I1(add_ln47_reg_178_reg[2]),
        .I2(add_ln47_reg_178_reg[1]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[1]),
        .I5(\indvars_iv5_i_reg_92[0]_i_1_n_0 ),
        .O(\add_ln47_reg_178[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln47_reg_178[5]_i_1 
       (.I0(data[5]),
        .I1(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(add_ln47_reg_178_reg[5]),
        .I4(\add_ln47_reg_178[5]_i_2_n_0 ),
        .O(add_ln47_fu_103_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln47_reg_178[5]_i_2 
       (.I0(data[4]),
        .I1(add_ln47_reg_178_reg[4]),
        .I2(\add_ln47_reg_178[4]_i_2_n_0 ),
        .I3(add_ln47_reg_178_reg[3]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I5(data[3]),
        .O(\add_ln47_reg_178[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln47_reg_178[6]_i_1 
       (.I0(data[6]),
        .I1(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(add_ln47_reg_178_reg[6]),
        .I4(\add_ln47_reg_178[9]_i_3_n_0 ),
        .O(add_ln47_fu_103_p2[6]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln47_reg_178[7]_i_1 
       (.I0(data[7]),
        .I1(add_ln47_reg_178_reg[7]),
        .I2(\add_ln47_reg_178[9]_i_3_n_0 ),
        .I3(add_ln47_reg_178_reg[6]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I5(data[6]),
        .O(add_ln47_fu_103_p2[7]));
  LUT6 #(
    .INIT(64'h1DE2E2E2E2E2E2E2)) 
    \add_ln47_reg_178[8]_i_1 
       (.I0(data[8]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[8]),
        .I3(\indvars_iv5_i_reg_92[6]_i_1_n_0 ),
        .I4(\add_ln47_reg_178[9]_i_3_n_0 ),
        .I5(\indvars_iv5_i_reg_92[7]_i_1_n_0 ),
        .O(add_ln47_fu_103_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln47_reg_178[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln47_reg_1780));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln47_reg_178[9]_i_2 
       (.I0(\indvars_iv5_i_reg_92[9]_i_2_n_0 ),
        .I1(\indvars_iv5_i_reg_92[7]_i_1_n_0 ),
        .I2(\add_ln47_reg_178[9]_i_3_n_0 ),
        .I3(\indvars_iv5_i_reg_92[6]_i_1_n_0 ),
        .I4(\indvars_iv5_i_reg_92[8]_i_1_n_0 ),
        .O(add_ln47_fu_103_p2[9]));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \add_ln47_reg_178[9]_i_3 
       (.I0(data[5]),
        .I1(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln47_reg_178_reg[5]),
        .I5(\add_ln47_reg_178[5]_i_2_n_0 ),
        .O(\add_ln47_reg_178[9]_i_3_n_0 ));
  FDRE \add_ln47_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[0]),
        .Q(add_ln47_reg_178_reg[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[1]),
        .Q(add_ln47_reg_178_reg[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[2]),
        .Q(add_ln47_reg_178_reg[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[3]),
        .Q(add_ln47_reg_178_reg[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[4]),
        .Q(add_ln47_reg_178_reg[4]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[5]),
        .Q(add_ln47_reg_178_reg[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[6]),
        .Q(add_ln47_reg_178_reg[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[7]),
        .Q(add_ln47_reg_178_reg[7]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[8]),
        .Q(add_ln47_reg_178_reg[8]),
        .R(1'b0));
  FDRE \add_ln47_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(add_ln47_reg_1780),
        .D(add_ln47_fu_103_p2[9]),
        .Q(add_ln47_reg_178_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln47_fu_109_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln47_fu_109_p2),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_3_n_0 ),
        .I1(\indvars_iv5_i_reg_92[9]_i_2_n_0 ),
        .I2(\indvars_iv5_i_reg_92[4]_i_1_n_0 ),
        .I3(\indvars_iv5_i_reg_92[6]_i_1_n_0 ),
        .I4(\indvars_iv5_i_reg_92[3]_i_1_n_0 ),
        .O(icmp_ln47_fu_109_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\indvars_iv5_i_reg_92[1]_i_1_n_0 ),
        .I1(\indvars_iv5_i_reg_92[7]_i_1_n_0 ),
        .I2(\indvars_iv5_i_reg_92[2]_i_1_n_0 ),
        .I3(\indvars_iv5_i_reg_92[5]_i_1_n_0 ),
        .I4(\indvars_iv5_i_reg_92[0]_i_1_n_0 ),
        .I5(\indvars_iv5_i_reg_92[8]_i_1_n_0 ),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__1
       (.I0(S2M_FormatLocalBuffer_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm12_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln47_fu_109_p2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00AA0008000808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_NS_fsm12_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_62_reg_187[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln47_fu_109_p2),
        .O(empty_62_reg_1870));
  FDRE \empty_62_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[0]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[0]),
        .R(1'b0));
  FDRE \empty_62_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[1]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[1]),
        .R(1'b0));
  FDRE \empty_62_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[2]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[2]),
        .R(1'b0));
  FDRE \empty_62_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[3]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[3]),
        .R(1'b0));
  FDRE \empty_62_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[4]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[4]),
        .R(1'b0));
  FDRE \empty_62_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[5]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[5]),
        .R(1'b0));
  FDRE \empty_62_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[6]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[6]),
        .R(1'b0));
  FDRE \empty_62_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[7]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[7]),
        .R(1'b0));
  FDRE \empty_62_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(empty_62_reg_1870),
        .D(\indvars_iv5_i_reg_92[8]_i_1_n_0 ),
        .Q(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_2__1
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln47_reg_183[0]_i_1 
       (.I0(icmp_ln47_fu_109_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .O(\icmp_ln47_reg_183[0]_i_1_n_0 ));
  FDRE \icmp_ln47_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln47_reg_183[0]_i_1_n_0 ),
        .Q(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[0]_i_1 
       (.I0(add_ln47_reg_178_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[0]),
        .O(\indvars_iv5_i_reg_92[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[1]_i_1 
       (.I0(add_ln47_reg_178_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[1]),
        .O(\indvars_iv5_i_reg_92[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[2]_i_1 
       (.I0(add_ln47_reg_178_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[2]),
        .O(\indvars_iv5_i_reg_92[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[3]_i_1 
       (.I0(add_ln47_reg_178_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[3]),
        .O(\indvars_iv5_i_reg_92[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[4]_i_1 
       (.I0(add_ln47_reg_178_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[4]),
        .O(\indvars_iv5_i_reg_92[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[5]_i_1 
       (.I0(add_ln47_reg_178_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[5]),
        .O(\indvars_iv5_i_reg_92[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[6]_i_1 
       (.I0(add_ln47_reg_178_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[6]),
        .O(\indvars_iv5_i_reg_92[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[7]_i_1 
       (.I0(add_ln47_reg_178_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[7]),
        .O(\indvars_iv5_i_reg_92[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[8]_i_1 
       (.I0(add_ln47_reg_178_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[8]),
        .O(\indvars_iv5_i_reg_92[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \indvars_iv5_i_reg_92[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm12_out));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \indvars_iv5_i_reg_92[9]_i_2 
       (.I0(add_ln47_reg_178_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .I4(data[9]),
        .O(\indvars_iv5_i_reg_92[9]_i_2_n_0 ));
  FDRE \indvars_iv5_i_reg_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[0]_i_1_n_0 ),
        .Q(data[0]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[1]_i_1_n_0 ),
        .Q(data[1]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[2]_i_1_n_0 ),
        .Q(data[2]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[3]_i_1_n_0 ),
        .Q(data[3]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[4]_i_1_n_0 ),
        .Q(data[4]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[5]_i_1_n_0 ),
        .Q(data[5]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[6]_i_1_n_0 ),
        .Q(data[6]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[7]_i_1_n_0 ),
        .Q(data[7]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[8]_i_1_n_0 ),
        .Q(data[8]),
        .R(ap_NS_fsm12_out));
  FDRE \indvars_iv5_i_reg_92_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\indvars_iv5_i_reg_92[9]_i_2_n_0 ),
        .Q(data[9]),
        .R(ap_NS_fsm12_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \iptr[0]_i_1__0 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(S2M_FormatLocalBuffer_U0_ap_continue),
        .I3(ADDRARDADDR),
        .O(ap_done_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_14
       (.I0(data[8]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[8]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[8]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_14__0
       (.I0(data[8]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[8]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[8]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [8]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_15
       (.I0(data[7]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[7]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[7]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_15__0
       (.I0(data[7]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[7]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[7]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [7]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_16
       (.I0(data[6]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[6]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[6]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_16__0
       (.I0(data[6]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[6]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[6]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [6]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_17
       (.I0(data[5]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[5]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[5]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_17__0
       (.I0(data[5]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[5]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[5]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [5]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_18
       (.I0(data[4]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[4]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[4]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_18__0
       (.I0(data[4]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[4]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[4]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [4]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_19
       (.I0(data[3]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[3]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[3]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_19__0
       (.I0(data[3]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[3]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[3]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [3]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .O(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0));
  LUT5 #(
    .INIT(32'h00C80000)) 
    ram_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(\buf_ce1[0]_8 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_20
       (.I0(data[2]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[2]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[2]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_20__0
       (.I0(data[2]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[2]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[2]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_21
       (.I0(data[1]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[1]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[1]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_21__0
       (.I0(data[1]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[1]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[1]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_22
       (.I0(data[0]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[0]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[0]),
        .I5(ram_reg),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_22__0
       (.I0(data[0]),
        .I1(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I2(add_ln47_reg_178_reg[0]),
        .I3(Q[0]),
        .I4(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[0]),
        .I5(ram_reg_0),
        .O(\indvars_iv5_i_reg_92_reg[8]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_29
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(WEA));
  LUT5 #(
    .INIT(32'hC8000000)) 
    ram_reg_i_2__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(ram_reg_1),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(\buf_ce1[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    ram_reg_i_33
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_35
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[8]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[8]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[8]),
        .O(\empty_62_reg_187_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_36
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[7]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[7]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[7]),
        .O(\empty_62_reg_187_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_37
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[6]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[6]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[6]),
        .O(\empty_62_reg_187_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_38
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[5]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[5]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[5]),
        .O(\empty_62_reg_187_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_39
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[4]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[4]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[4]),
        .O(\empty_62_reg_187_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_40
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[3]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[3]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[3]),
        .O(\empty_62_reg_187_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_41
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[2]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[2]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[2]),
        .O(\empty_62_reg_187_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_42
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[1]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[1]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[1]),
        .O(\empty_62_reg_187_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_43
       (.I0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0[0]),
        .I1(Q[0]),
        .I2(add_ln47_reg_178_reg[0]),
        .I3(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .I4(data[0]),
        .O(\empty_62_reg_187_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \reg_q1[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .I3(reg_valid0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h37)) 
    reg_valid0_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \stream_elt_dma_buffer_V_load_1_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [8]),
        .Q(DIADI[8]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_1_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [9]),
        .Q(DIADI[9]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_1_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [10]),
        .Q(DIADI[10]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_1_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [11]),
        .Q(DIADI[11]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_1_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [12]),
        .Q(DIADI[12]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_1_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [13]),
        .Q(DIADI[13]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_1_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [14]),
        .Q(DIADI[14]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_1_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [15]),
        .Q(DIADI[15]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \stream_elt_dma_buffer_V_load_reg_208[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[0]),
        .I2(\icmp_ln47_reg_183_reg_n_0_[0] ),
        .O(stream_elt_dma_buffer_V_load_1_reg_2130));
  FDRE \stream_elt_dma_buffer_V_load_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [0]),
        .Q(DIADI[0]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [1]),
        .Q(DIADI[1]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [2]),
        .Q(DIADI[2]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [3]),
        .Q(DIADI[3]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [4]),
        .Q(DIADI[4]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [5]),
        .Q(DIADI[5]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [6]),
        .Q(DIADI[6]),
        .R(1'b0));
  FDRE \stream_elt_dma_buffer_V_load_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(stream_elt_dma_buffer_V_load_1_reg_2130),
        .D(\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 [7]),
        .Q(DIADI[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M
   (D,
    \tptr_reg[0] ,
    \burst_size_reg_427_reg[29] ,
    \burst_size_reg_427_reg[28] ,
    \burst_size_reg_427_reg[27] ,
    \burst_size_reg_427_reg[26] ,
    \burst_size_reg_427_reg[25] ,
    \burst_size_reg_427_reg[24] ,
    \burst_size_reg_427_reg[23] ,
    \burst_size_reg_427_reg[22] ,
    \burst_size_reg_427_reg[21] ,
    \burst_size_reg_427_reg[20] ,
    \burst_size_reg_427_reg[19] ,
    \burst_size_reg_427_reg[18] ,
    \burst_size_reg_427_reg[17] ,
    \burst_size_reg_427_reg[16] ,
    \burst_size_reg_427_reg[15] ,
    \burst_size_reg_427_reg[14] ,
    \burst_size_reg_427_reg[13] ,
    \burst_size_reg_427_reg[12] ,
    \burst_size_reg_427_reg[11] ,
    \burst_size_reg_427_reg[10] ,
    \burst_size_reg_427_reg[9] ,
    \burst_size_reg_427_reg[8] ,
    \burst_size_reg_427_reg[7] ,
    \burst_size_reg_427_reg[6] ,
    \burst_size_reg_427_reg[5] ,
    \burst_size_reg_427_reg[4] ,
    \burst_size_reg_427_reg[3] ,
    \burst_size_reg_427_reg[2] ,
    \burst_size_reg_427_reg[1] ,
    \burst_size_reg_427_reg[0] ,
    CO,
    \burst_size_reg_427_reg[30] ,
    empty_n_reg,
    ap_rst_n_0,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg,
    \ap_CS_fsm_reg[9] ,
    load_p2,
    pop0,
    MM_video_out_WVALID,
    \ap_CS_fsm_reg[1] ,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0,
    ap_rst_n_1,
    loop_dataflow_input_count0,
    \ap_CS_fsm_reg[1]_0 ,
    sel,
    loop_dataflow_output_count0,
    S,
    \loop_dataflow_input_count_reg[30] ,
    \trunc_ln332_2_reg_440_reg[29] ,
    \trunc_ln332_2_reg_440_reg[29]_0 ,
    \trunc_ln332_3_reg_435_reg[29] ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    ap_clk,
    DIADI,
    ram_reg,
    SR,
    invert_X,
    invert_Y,
    ap_rst_n,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0,
    Q,
    \loop_dataflow_input_count_reg[0] ,
    MM_video_out_WREADY,
    ap_NS_fsm125_out,
    ap_NS_fsm124_out,
    MM_video_out_AWREADY,
    MM_video_out_BVALID,
    \waddr_reg[0] ,
    \loop_dataflow_output_count_reg[0] ,
    ap_start,
    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg,
    STR_video_in_TVALID_int_regslice,
    loop_dataflow_output_count_reg,
    bound_minus_1,
    loop_dataflow_input_count_reg__0,
    B_V_data_1_sel,
    image_w,
    MM_video_out_offset,
    \SRL_SIG_reg[0][20] ,
    image_h);
  output [31:0]D;
  output \tptr_reg[0] ;
  output \burst_size_reg_427_reg[29] ;
  output \burst_size_reg_427_reg[28] ;
  output \burst_size_reg_427_reg[27] ;
  output \burst_size_reg_427_reg[26] ;
  output \burst_size_reg_427_reg[25] ;
  output \burst_size_reg_427_reg[24] ;
  output \burst_size_reg_427_reg[23] ;
  output \burst_size_reg_427_reg[22] ;
  output \burst_size_reg_427_reg[21] ;
  output \burst_size_reg_427_reg[20] ;
  output \burst_size_reg_427_reg[19] ;
  output \burst_size_reg_427_reg[18] ;
  output \burst_size_reg_427_reg[17] ;
  output \burst_size_reg_427_reg[16] ;
  output \burst_size_reg_427_reg[15] ;
  output \burst_size_reg_427_reg[14] ;
  output \burst_size_reg_427_reg[13] ;
  output \burst_size_reg_427_reg[12] ;
  output \burst_size_reg_427_reg[11] ;
  output \burst_size_reg_427_reg[10] ;
  output \burst_size_reg_427_reg[9] ;
  output \burst_size_reg_427_reg[8] ;
  output \burst_size_reg_427_reg[7] ;
  output \burst_size_reg_427_reg[6] ;
  output \burst_size_reg_427_reg[5] ;
  output \burst_size_reg_427_reg[4] ;
  output \burst_size_reg_427_reg[3] ;
  output \burst_size_reg_427_reg[2] ;
  output \burst_size_reg_427_reg[1] ;
  output \burst_size_reg_427_reg[0] ;
  output [0:0]CO;
  output \burst_size_reg_427_reg[30] ;
  output empty_n_reg;
  output ap_rst_n_0;
  output ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg;
  output ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg;
  output [2:0]\ap_CS_fsm_reg[9] ;
  output load_p2;
  output pop0;
  output MM_video_out_WVALID;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0;
  output ap_rst_n_1;
  output loop_dataflow_input_count0;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output sel;
  output loop_dataflow_output_count0;
  output [2:0]S;
  output [2:0]\loop_dataflow_input_count_reg[30] ;
  output [29:0]\trunc_ln332_2_reg_440_reg[29] ;
  output [29:0]\trunc_ln332_2_reg_440_reg[29]_0 ;
  output [29:0]\trunc_ln332_3_reg_435_reg[29] ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg;
  input [0:0]SR;
  input [0:0]invert_X;
  input [0:0]invert_Y;
  input ap_rst_n;
  input ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done;
  input ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0;
  input [2:0]Q;
  input [0:0]\loop_dataflow_input_count_reg[0] ;
  input MM_video_out_WREADY;
  input ap_NS_fsm125_out;
  input ap_NS_fsm124_out;
  input MM_video_out_AWREADY;
  input MM_video_out_BVALID;
  input \waddr_reg[0] ;
  input [0:0]\loop_dataflow_output_count_reg[0] ;
  input ap_start;
  input grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  input STR_video_in_TVALID_int_regslice;
  input [7:0]loop_dataflow_output_count_reg;
  input [7:0]bound_minus_1;
  input [7:0]loop_dataflow_input_count_reg__0;
  input B_V_data_1_sel;
  input [31:0]image_w;
  input [30:0]MM_video_out_offset;
  input [20:0]\SRL_SIG_reg[0][20] ;
  input [20:0]image_h;

  wire B_V_data_1_sel;
  wire [0:0]CO;
  wire [31:0]D;
  wire [7:0]DIADI;
  wire DMAWriteMM_U0_ap_start;
  wire [8:0]DMAWriteMM_U0_axi_elt_dma_buffer_V_address0;
  wire DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  wire [20:0]DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_dout;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n;
  wire [20:0]DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_dout;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n;
  wire FillLocalBuffer7_U0_ap_continue;
  wire FillLocalBuffer7_U0_ap_ready;
  wire FillLocalBuffer7_U0_ap_start;
  wire FillLocalBuffer7_U0_n_29;
  wire FillLocalBuffer7_U0_n_30;
  wire FillLocalBuffer7_U0_n_32;
  wire MM_video_out_AWREADY;
  wire MM_video_out_BVALID;
  wire MM_video_out_WREADY;
  wire MM_video_out_WVALID;
  wire [30:0]MM_video_out_offset;
  wire [2:0]Q;
  wire [2:0]S;
  wire S2M_FormatLocalBuffer_U0_ap_continue;
  wire S2M_FormatLocalBuffer_U0_ap_ready;
  wire [8:0]S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0;
  wire S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_ce0;
  wire [15:0]S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_d0;
  wire S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  wire S2M_FormatLocalBuffer_U0_n_32;
  wire S2M_FormatLocalBuffer_U0_n_33;
  wire S2M_FormatLocalBuffer_U0_n_34;
  wire S2M_FormatLocalBuffer_U0_n_35;
  wire S2M_FormatLocalBuffer_U0_n_36;
  wire S2M_FormatLocalBuffer_U0_n_37;
  wire S2M_FormatLocalBuffer_U0_n_38;
  wire S2M_FormatLocalBuffer_U0_n_39;
  wire S2M_FormatLocalBuffer_U0_n_40;
  wire S2M_FormatLocalBuffer_U0_n_44;
  wire S2M_FormatLocalBuffer_U0_n_45;
  wire S2M_FormatLocalBuffer_U0_n_46;
  wire S2M_FormatLocalBuffer_U0_n_47;
  wire [0:0]SR;
  wire [20:0]\SRL_SIG_reg[0][20] ;
  wire STR_video_in_TVALID_int_regslice;
  wire [10:0]add_ln36_fu_206_p2;
  wire ap_CS_fsm_pp0_stage1;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [2:0]\ap_CS_fsm_reg[9] ;
  wire ap_CS_fsm_state1;
  wire ap_NS_fsm124_out;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_start;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0;
  wire [7:0]bound_minus_1;
  wire [10:0]\buf_a0[0]_5 ;
  wire [10:0]\buf_a0[1]_7 ;
  wire [10:2]\buf_a1[0]_4 ;
  wire [10:2]\buf_a1[1]_6 ;
  wire \buf_ce0[0]_0 ;
  wire \buf_ce0[1]_1 ;
  wire \buf_ce1[0]_8 ;
  wire \buf_ce1[1]_9 ;
  wire \burst_size_reg_427_reg[0] ;
  wire \burst_size_reg_427_reg[10] ;
  wire \burst_size_reg_427_reg[11] ;
  wire \burst_size_reg_427_reg[12] ;
  wire \burst_size_reg_427_reg[13] ;
  wire \burst_size_reg_427_reg[14] ;
  wire \burst_size_reg_427_reg[15] ;
  wire \burst_size_reg_427_reg[16] ;
  wire \burst_size_reg_427_reg[17] ;
  wire \burst_size_reg_427_reg[18] ;
  wire \burst_size_reg_427_reg[19] ;
  wire \burst_size_reg_427_reg[1] ;
  wire \burst_size_reg_427_reg[20] ;
  wire \burst_size_reg_427_reg[21] ;
  wire \burst_size_reg_427_reg[22] ;
  wire \burst_size_reg_427_reg[23] ;
  wire \burst_size_reg_427_reg[24] ;
  wire \burst_size_reg_427_reg[25] ;
  wire \burst_size_reg_427_reg[26] ;
  wire \burst_size_reg_427_reg[27] ;
  wire \burst_size_reg_427_reg[28] ;
  wire \burst_size_reg_427_reg[29] ;
  wire \burst_size_reg_427_reg[2] ;
  wire \burst_size_reg_427_reg[30] ;
  wire \burst_size_reg_427_reg[3] ;
  wire \burst_size_reg_427_reg[4] ;
  wire \burst_size_reg_427_reg[5] ;
  wire \burst_size_reg_427_reg[6] ;
  wire \burst_size_reg_427_reg[7] ;
  wire \burst_size_reg_427_reg[8] ;
  wire \burst_size_reg_427_reg[9] ;
  wire ddr_buffer_out_c2_U_n_1;
  wire ddr_buffer_out_c2_U_n_33;
  wire [31:1]ddr_buffer_out_c2_dout;
  wire ddr_buffer_out_c2_empty_n;
  wire [31:1]ddr_buffer_out_c_dout;
  wire ddr_buffer_out_c_empty_n;
  wire ddr_buffer_out_c_full_n;
  wire empty_n_reg;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_done;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  wire [20:0]image_h;
  wire [20:0]image_h_c4_dout;
  wire image_h_c4_empty_n;
  wire image_h_c4_full_n;
  wire image_h_c_U_n_3;
  wire [20:0]image_h_c_dout;
  wire image_h_c_full_n;
  wire [31:0]image_w;
  wire [31:0]image_w_c1_dout;
  wire image_w_c1_empty_n;
  wire image_w_c1_full_n;
  wire [31:0]image_w_c_dout;
  wire image_w_c_empty_n;
  wire image_w_c_full_n;
  wire internal_empty_n4_out;
  wire [0:0]invert_X;
  wire invert_X_c_dout;
  wire invert_X_c_empty_n;
  wire invert_X_c_full_n;
  wire [0:0]invert_Y;
  wire invert_Y_c5_dout;
  wire invert_Y_c5_empty_n;
  wire invert_Y_c5_full_n;
  wire invert_Y_c_U_n_10;
  wire invert_Y_c_U_n_11;
  wire invert_Y_c_U_n_12;
  wire invert_Y_c_U_n_13;
  wire invert_Y_c_U_n_14;
  wire invert_Y_c_U_n_2;
  wire invert_Y_c_U_n_3;
  wire invert_Y_c_U_n_5;
  wire invert_Y_c_U_n_6;
  wire invert_Y_c_U_n_7;
  wire invert_Y_c_U_n_8;
  wire invert_Y_c_U_n_9;
  wire invert_Y_c_dout;
  wire iptr;
  wire load_p2;
  wire loop_dataflow_input_count0;
  wire [0:0]\loop_dataflow_input_count_reg[0] ;
  wire [2:0]\loop_dataflow_input_count_reg[30] ;
  wire [7:0]loop_dataflow_input_count_reg__0;
  wire loop_dataflow_output_count0;
  wire [7:0]loop_dataflow_output_count_reg;
  wire [0:0]\loop_dataflow_output_count_reg[0] ;
  wire [1:0]mOutPtr;
  wire [2:0]mOutPtr_2;
  wire [1:0]mOutPtr_3;
  wire [1:0]mOutPtr_4;
  wire [0:0]memcore_iaddr;
  wire pop0;
  wire [7:0]ram_reg;
  wire reg_1930;
  wire reg_q00;
  wire reg_valid0;
  wire sel;
  wire shiftReg_ce;
  wire shiftReg_ce_5;
  wire start_for_FillLocalBuffer7_U0_U_n_6;
  wire start_for_FillLocalBuffer7_U0_full_n;
  wire start_once_reg;
  wire stream_elt_dma_buffer_V_U_n_5;
  wire stream_elt_dma_buffer_V_U_n_6;
  wire [7:0]stream_elt_dma_buffer_V_t_q0;
  wire [7:0]stream_elt_dma_buffer_V_t_q1;
  wire \tptr_reg[0] ;
  wire [29:0]\trunc_ln332_2_reg_440_reg[29] ;
  wire [29:0]\trunc_ln332_2_reg_440_reg[29]_0 ;
  wire [29:0]\trunc_ln332_3_reg_435_reg[29] ;
  wire \waddr_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_DMAWriteMM DMAWriteMM_U0
       (.ADDRBWRADDR(DMAWriteMM_U0_axi_elt_dma_buffer_V_address0),
        .DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0(DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0),
        .\DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read_reg_397_reg[20]_0 (DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_dout),
        .MM_video_out_AWREADY(MM_video_out_AWREADY),
        .MM_video_out_BVALID(MM_video_out_BVALID),
        .MM_video_out_WREADY(MM_video_out_WREADY),
        .MM_video_out_WVALID(MM_video_out_WVALID),
        .Q({\ap_CS_fsm_reg[9] ,ap_CS_fsm_state1}),
        .S(S),
        .SR(SR),
        .\ap_CS_fsm_reg[1]_0 (invert_Y_c_U_n_6),
        .ap_NS_fsm124_out(ap_NS_fsm124_out),
        .ap_NS_fsm125_out(ap_NS_fsm125_out),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .bound_minus_1(bound_minus_1),
        .\burst_size_reg_427_reg[0]_0 (\burst_size_reg_427_reg[0] ),
        .\burst_size_reg_427_reg[10]_0 (\burst_size_reg_427_reg[10] ),
        .\burst_size_reg_427_reg[11]_0 (\burst_size_reg_427_reg[11] ),
        .\burst_size_reg_427_reg[12]_0 (\burst_size_reg_427_reg[12] ),
        .\burst_size_reg_427_reg[13]_0 (\burst_size_reg_427_reg[13] ),
        .\burst_size_reg_427_reg[14]_0 (\burst_size_reg_427_reg[14] ),
        .\burst_size_reg_427_reg[15]_0 (\burst_size_reg_427_reg[15] ),
        .\burst_size_reg_427_reg[16]_0 (\burst_size_reg_427_reg[16] ),
        .\burst_size_reg_427_reg[17]_0 (\burst_size_reg_427_reg[17] ),
        .\burst_size_reg_427_reg[18]_0 (\burst_size_reg_427_reg[18] ),
        .\burst_size_reg_427_reg[19]_0 (\burst_size_reg_427_reg[19] ),
        .\burst_size_reg_427_reg[1]_0 (\burst_size_reg_427_reg[1] ),
        .\burst_size_reg_427_reg[20]_0 (\burst_size_reg_427_reg[20] ),
        .\burst_size_reg_427_reg[21]_0 (\burst_size_reg_427_reg[21] ),
        .\burst_size_reg_427_reg[22]_0 (\burst_size_reg_427_reg[22] ),
        .\burst_size_reg_427_reg[23]_0 (\burst_size_reg_427_reg[23] ),
        .\burst_size_reg_427_reg[24]_0 (\burst_size_reg_427_reg[24] ),
        .\burst_size_reg_427_reg[25]_0 (\burst_size_reg_427_reg[25] ),
        .\burst_size_reg_427_reg[26]_0 (\burst_size_reg_427_reg[26] ),
        .\burst_size_reg_427_reg[27]_0 (\burst_size_reg_427_reg[27] ),
        .\burst_size_reg_427_reg[28]_0 (\burst_size_reg_427_reg[28] ),
        .\burst_size_reg_427_reg[29]_0 (\burst_size_reg_427_reg[29] ),
        .\burst_size_reg_427_reg[2]_0 (\burst_size_reg_427_reg[2] ),
        .\burst_size_reg_427_reg[30]_0 (\burst_size_reg_427_reg[30] ),
        .\burst_size_reg_427_reg[3]_0 (\burst_size_reg_427_reg[3] ),
        .\burst_size_reg_427_reg[4]_0 (\burst_size_reg_427_reg[4] ),
        .\burst_size_reg_427_reg[5]_0 (\burst_size_reg_427_reg[5] ),
        .\burst_size_reg_427_reg[6]_0 (\burst_size_reg_427_reg[6] ),
        .\burst_size_reg_427_reg[7]_0 (\burst_size_reg_427_reg[7] ),
        .\burst_size_reg_427_reg[8]_0 (\burst_size_reg_427_reg[8] ),
        .\burst_size_reg_427_reg[9]_0 (\burst_size_reg_427_reg[9] ),
        .\data_p2_reg[62] (Q[2:1]),
        .\ddr_buffer_out_read_reg_391_reg[31]_0 (ddr_buffer_out_c_dout),
        .grp_DataMover_s2mm_32bits_fu_114_ap_done(grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .\image_h_read_reg_403_reg[20]_0 (image_h_c_dout),
        .invert_Y_c_dout(invert_Y_c_dout),
        .load_p2(load_p2),
        .\loop_dataflow_input_count_reg[30] (\loop_dataflow_input_count_reg[30] ),
        .loop_dataflow_input_count_reg__0(loop_dataflow_input_count_reg__0),
        .loop_dataflow_output_count0(loop_dataflow_output_count0),
        .loop_dataflow_output_count_reg(loop_dataflow_output_count_reg),
        .\loop_dataflow_output_count_reg[0] (\loop_dataflow_output_count_reg[0] ),
        .out(image_w_c_dout),
        .pop0(pop0),
        .reg_1930(reg_1930),
        .\trunc_ln332_2_reg_440_reg[29]_0 (\trunc_ln332_2_reg_440_reg[29] ),
        .\trunc_ln332_2_reg_440_reg[29]_1 (\trunc_ln332_2_reg_440_reg[29]_0 ),
        .\trunc_ln332_3_reg_435_reg[29]_0 (\trunc_ln332_3_reg_435_reg[29] ),
        .\waddr_reg[0] (\waddr_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w31_d2_S DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_U
       (.DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n),
        .DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n),
        .E(start_for_FillLocalBuffer7_U0_U_n_6),
        .SR(SR),
        .\SRL_SIG_reg[0][20] (\SRL_SIG_reg[0][20] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_dout),
        .internal_full_n_reg_0(invert_Y_c_U_n_3),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U
       (.D(invert_Y_c_U_n_13),
        .DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n),
        .DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n),
        .E(invert_Y_c_U_n_7),
        .Q(mOutPtr),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_dout),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(invert_Y_c_U_n_9),
        .internal_full_n_reg_0(invert_Y_c_U_n_2),
        .\mOutPtr_reg[2]_0 (invert_Y_c_U_n_6),
        .out(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_dout),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_FillLocalBuffer7 FillLocalBuffer7_U0
       (.ADDRARDADDR(\buf_a0[0]_5 ),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg(Q[2]),
        .CO(CO),
        .D(add_ln36_fu_206_p2),
        .FillLocalBuffer7_U0_ap_continue(FillLocalBuffer7_U0_ap_continue),
        .FillLocalBuffer7_U0_ap_start(FillLocalBuffer7_U0_ap_start),
        .Q({FillLocalBuffer7_U0_ap_ready,\ap_CS_fsm_reg[1]_0 }),
        .SR(SR),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .\ap_CS_fsm_reg[1]_0 (sel),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_2 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(FillLocalBuffer7_U0_n_29),
        .ap_done_reg_reg_1(FillLocalBuffer7_U0_n_32),
        .ap_rst_n(ap_rst_n),
        .\buf_ce0[0]_0 (\buf_ce0[0]_0 ),
        .\buf_ce0[1]_1 (\buf_ce0[1]_1 ),
        .empty_n_reg(\buf_a0[1]_7 ),
        .image_h_c_full_n(image_h_c_full_n),
        .image_w_c1_empty_n(image_w_c1_empty_n),
        .in(image_w_c1_dout),
        .internal_empty_n_reg(FillLocalBuffer7_U0_n_30),
        .invert_X_c_dout(invert_X_c_dout),
        .invert_X_c_empty_n(invert_X_c_empty_n),
        .iptr(iptr),
        .ram_reg(S2M_FormatLocalBuffer_U0_n_44),
        .ram_reg_0(stream_elt_dma_buffer_V_U_n_6),
        .ram_reg_1(stream_elt_dma_buffer_V_U_n_5),
        .ram_reg_10(S2M_FormatLocalBuffer_U0_n_38),
        .ram_reg_11(S2M_FormatLocalBuffer_U0_n_39),
        .ram_reg_12(S2M_FormatLocalBuffer_U0_n_40),
        .ram_reg_13(ap_CS_fsm_pp0_stage1),
        .ram_reg_2(S2M_FormatLocalBuffer_U0_n_32),
        .ram_reg_3(empty_n_reg),
        .ram_reg_4(\tptr_reg[0] ),
        .ram_reg_5(S2M_FormatLocalBuffer_U0_n_33),
        .ram_reg_6(S2M_FormatLocalBuffer_U0_n_34),
        .ram_reg_7(S2M_FormatLocalBuffer_U0_n_35),
        .ram_reg_8(S2M_FormatLocalBuffer_U0_n_36),
        .ram_reg_9(S2M_FormatLocalBuffer_U0_n_37),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_S2M_FormatLocalBuffer S2M_FormatLocalBuffer_U0
       (.ADDRARDADDR(memcore_iaddr),
        .ADDRBWRADDR(\buf_a1[0]_4 ),
        .DIADI(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_d0),
        .E(reg_q00),
        .Q({S2M_FormatLocalBuffer_U0_ap_ready,ap_CS_fsm_pp0_stage1}),
        .S2M_FormatLocalBuffer_U0_ap_continue(S2M_FormatLocalBuffer_U0_ap_continue),
        .S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0),
        .S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .SR(SR),
        .WEA(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_ce0),
        .\ap_CS_fsm_reg[0]_0 (empty_n_reg),
        .\ap_CS_fsm_reg[1]_0 (S2M_FormatLocalBuffer_U0_n_47),
        .\ap_CS_fsm_reg[2]_0 (S2M_FormatLocalBuffer_U0_n_44),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_1),
        .ap_done_reg_reg_0(S2M_FormatLocalBuffer_U0_n_45),
        .ap_done_reg_reg_1(S2M_FormatLocalBuffer_U0_n_46),
        .ap_rst_n(ap_rst_n),
        .\buf_ce1[0]_8 (\buf_ce1[0]_8 ),
        .\buf_ce1[1]_9 (\buf_ce1[1]_9 ),
        .\empty_62_reg_187_reg[0]_0 (S2M_FormatLocalBuffer_U0_n_35),
        .\empty_62_reg_187_reg[1]_0 (S2M_FormatLocalBuffer_U0_n_38),
        .\empty_62_reg_187_reg[2]_0 (S2M_FormatLocalBuffer_U0_n_40),
        .\empty_62_reg_187_reg[3]_0 (S2M_FormatLocalBuffer_U0_n_33),
        .\empty_62_reg_187_reg[4]_0 (S2M_FormatLocalBuffer_U0_n_32),
        .\empty_62_reg_187_reg[5]_0 (S2M_FormatLocalBuffer_U0_n_39),
        .\empty_62_reg_187_reg[6]_0 (S2M_FormatLocalBuffer_U0_n_34),
        .\empty_62_reg_187_reg[7]_0 (S2M_FormatLocalBuffer_U0_n_37),
        .\empty_62_reg_187_reg[8]_0 (S2M_FormatLocalBuffer_U0_n_36),
        .\indvars_iv5_i_reg_92_reg[8]_0 (\buf_a1[1]_6 ),
        .ram_reg(stream_elt_dma_buffer_V_U_n_6),
        .ram_reg_0(stream_elt_dma_buffer_V_U_n_5),
        .ram_reg_1(\tptr_reg[0] ),
        .reg_valid0(reg_valid0),
        .\stream_elt_dma_buffer_V_load_1_reg_213_reg[7]_0 ({stream_elt_dma_buffer_V_t_q0,stream_elt_dma_buffer_V_t_q1}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V axi_elt_dma_buffer_V_U
       (.ADDRARDADDR(memcore_iaddr),
        .ADDRBWRADDR(DMAWriteMM_U0_axi_elt_dma_buffer_V_address0),
        .D(D),
        .DIADI({stream_elt_dma_buffer_V_t_q0,stream_elt_dma_buffer_V_t_q1,S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_d0}),
        .DMAWriteMM_U0_ap_start(DMAWriteMM_U0_ap_start),
        .DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0(DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0),
        .MM_video_out_BVALID(MM_video_out_BVALID),
        .Q(S2M_FormatLocalBuffer_U0_ap_ready),
        .S2M_FormatLocalBuffer_U0_ap_continue(S2M_FormatLocalBuffer_U0_ap_continue),
        .S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0),
        .S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .SR(SR),
        .WEA(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_ce0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_1),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(S2M_FormatLocalBuffer_U0_n_45),
        .\iptr_reg[0]_0 (S2M_FormatLocalBuffer_U0_n_46),
        .reg_1930(reg_1930),
        .\tptr_reg[0]_0 (\ap_CS_fsm_reg[9] [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_entry4 dataflow_in_loop_S2M_entry4_U0
       (.SR(SR),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(ddr_buffer_out_c2_U_n_33));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S ddr_buffer_out_c2_U
       (.DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n),
        .E(start_for_FillLocalBuffer7_U0_U_n_6),
        .MM_video_out_offset(MM_video_out_offset),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ddr_buffer_out_c2_empty_n(ddr_buffer_out_c2_empty_n),
        .grp_DataMover_s2mm_32bits_fu_114_ap_start_reg(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .image_h_c4_full_n(image_h_c4_full_n),
        .image_w_c1_full_n(image_w_c1_full_n),
        .in(ddr_buffer_out_c2_dout),
        .internal_full_n_reg_0(ddr_buffer_out_c2_U_n_1),
        .internal_full_n_reg_1(invert_Y_c_U_n_3),
        .invert_X_c_full_n(invert_X_c_full_n),
        .invert_Y_c5_full_n(invert_Y_c5_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce),
        .start_for_FillLocalBuffer7_U0_full_n(start_for_FillLocalBuffer7_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ddr_buffer_out_c2_U_n_33));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S ddr_buffer_out_c_U
       (.D(invert_Y_c_U_n_12),
        .E(invert_Y_c_U_n_7),
        .Q(mOutPtr_2),
        .SR(SR),
        .ap_clk(ap_clk),
        .ddr_buffer_out_c_empty_n(ddr_buffer_out_c_empty_n),
        .ddr_buffer_out_c_full_n(ddr_buffer_out_c_full_n),
        .in(ddr_buffer_out_c2_dout),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(invert_Y_c_U_n_5),
        .internal_full_n_reg_0(invert_Y_c_U_n_2),
        .\mOutPtr_reg[2]_0 (invert_Y_c_U_n_6),
        .out(ddr_buffer_out_c_dout),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d2_S image_h_c4_U
       (.E(start_for_FillLocalBuffer7_U0_U_n_6),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .image_h(image_h),
        .image_h_c4_empty_n(image_h_c4_empty_n),
        .image_h_c4_full_n(image_h_c4_full_n),
        .in(image_h_c4_dout),
        .internal_full_n_reg_0(invert_Y_c_U_n_3),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_0 image_h_c_U
       (.D(invert_Y_c_U_n_14),
        .DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n),
        .E(invert_Y_c_U_n_7),
        .Q(mOutPtr_3),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .image_h_c_full_n(image_h_c_full_n),
        .image_w_c_empty_n(image_w_c_empty_n),
        .in(image_h_c4_dout),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(image_h_c_U_n_3),
        .internal_empty_n_reg_1(invert_Y_c_U_n_10),
        .internal_full_n_reg_0(invert_Y_c_U_n_2),
        .\mOutPtr_reg[2]_0 (invert_Y_c_U_n_6),
        .out(image_h_c_dout),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_1 image_w_c1_U
       (.D(add_ln36_fu_206_p2),
        .E(start_for_FillLocalBuffer7_U0_U_n_6),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .image_w(image_w),
        .image_w_c1_empty_n(image_w_c1_empty_n),
        .image_w_c1_full_n(image_w_c1_full_n),
        .in(image_w_c1_dout),
        .internal_full_n_reg_0(invert_Y_c_U_n_3),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_2 image_w_c_U
       (.D(invert_Y_c_U_n_11),
        .E(invert_Y_c_U_n_7),
        .Q(mOutPtr_4),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .image_w_c_empty_n(image_w_c_empty_n),
        .image_w_c_full_n(image_w_c_full_n),
        .in(image_w_c1_dout),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(invert_Y_c_U_n_8),
        .internal_full_n_reg_0(invert_Y_c_U_n_2),
        .\mOutPtr_reg[2]_0 (invert_Y_c_U_n_6),
        .out(image_w_c_dout),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S invert_X_c_U
       (.E(start_for_FillLocalBuffer7_U0_U_n_6),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(invert_Y_c_U_n_3),
        .invert_X(invert_X),
        .invert_X_c_dout(invert_X_c_dout),
        .invert_X_c_empty_n(invert_X_c_empty_n),
        .invert_X_c_full_n(invert_X_c_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_3 invert_Y_c5_U
       (.E(start_for_FillLocalBuffer7_U0_U_n_6),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(invert_Y_c_U_n_3),
        .invert_Y(invert_Y),
        .invert_Y_c5_dout(invert_Y_c5_dout),
        .invert_Y_c5_empty_n(invert_Y_c5_empty_n),
        .invert_Y_c5_full_n(invert_Y_c5_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d3_S invert_Y_c_U
       (.D(invert_Y_c_U_n_11),
        .DMAWriteMM_U0_ap_start(DMAWriteMM_U0_ap_start),
        .DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n),
        .DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n),
        .E(invert_Y_c_U_n_7),
        .Q(mOutPtr_2),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(invert_Y_c_U_n_2),
        .ap_rst_n_1(invert_Y_c_U_n_3),
        .ap_rst_n_2(invert_Y_c_U_n_5),
        .ddr_buffer_out_c2_empty_n(ddr_buffer_out_c2_empty_n),
        .ddr_buffer_out_c_empty_n(ddr_buffer_out_c_empty_n),
        .ddr_buffer_out_c_full_n(ddr_buffer_out_c_full_n),
        .\empty_63_reg_186_reg[0] (FillLocalBuffer7_U0_n_30),
        .image_h_c4_empty_n(image_h_c4_empty_n),
        .image_w_c_full_n(image_w_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(invert_Y_c_U_n_6),
        .invert_Y_c5_dout(invert_Y_c5_dout),
        .invert_Y_c5_empty_n(invert_Y_c5_empty_n),
        .invert_Y_c_dout(invert_Y_c_dout),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state1),
        .\mOutPtr_reg[0]_1 (image_h_c_U_n_3),
        .\mOutPtr_reg[1]_0 (invert_Y_c_U_n_8),
        .\mOutPtr_reg[1]_1 (invert_Y_c_U_n_9),
        .\mOutPtr_reg[1]_2 (invert_Y_c_U_n_10),
        .\mOutPtr_reg[1]_3 (invert_Y_c_U_n_12),
        .\mOutPtr_reg[1]_4 (invert_Y_c_U_n_13),
        .\mOutPtr_reg[1]_5 (invert_Y_c_U_n_14),
        .\mOutPtr_reg[1]_6 (mOutPtr_4),
        .\mOutPtr_reg[1]_7 (mOutPtr),
        .\mOutPtr_reg[1]_8 (mOutPtr_3),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_start_for_FillLocalBuffer7_U0 start_for_FillLocalBuffer7_U0_U
       (.E(start_for_FillLocalBuffer7_U0_U_n_6),
        .FillLocalBuffer7_U0_ap_start(FillLocalBuffer7_U0_ap_start),
        .Q(Q),
        .SR(SR),
        .\SRL_SIG_reg[0][0] (ddr_buffer_out_c2_U_n_1),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_start(ap_start),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg),
        .ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0),
        .grp_DataMover_s2mm_32bits_fu_114_ap_done(grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .grp_DataMover_s2mm_32bits_fu_114_ap_start_reg(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .loop_dataflow_input_count0(loop_dataflow_input_count0),
        .\loop_dataflow_input_count_reg[0] (\loop_dataflow_input_count_reg[0] ),
        .\mOutPtr_reg[1]_0 (FillLocalBuffer7_U0_ap_ready),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce),
        .start_for_FillLocalBuffer7_U0_full_n(start_for_FillLocalBuffer7_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V stream_elt_dma_buffer_V_U
       (.ADDRARDADDR(\buf_a0[0]_5 ),
        .ADDRBWRADDR(\buf_a1[0]_4 ),
        .CO(CO),
        .DIADI(DIADI),
        .E(reg_q00),
        .FillLocalBuffer7_U0_ap_continue(FillLocalBuffer7_U0_ap_continue),
        .Q({FillLocalBuffer7_U0_ap_ready,\ap_CS_fsm_reg[1]_0 }),
        .SR(SR),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .\buf_ce0[0]_0 (\buf_ce0[0]_0 ),
        .\buf_ce0[1]_1 (\buf_ce0[1]_1 ),
        .\buf_ce1[0]_8 (\buf_ce1[0]_8 ),
        .\buf_ce1[1]_9 (\buf_ce1[1]_9 ),
        .\count_reg[0]_0 ({S2M_FormatLocalBuffer_U0_ap_ready,ap_CS_fsm_pp0_stage1}),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(stream_elt_dma_buffer_V_U_n_5),
        .empty_n_reg_2(stream_elt_dma_buffer_V_U_n_6),
        .empty_n_reg_3(FillLocalBuffer7_U0_n_29),
        .iptr(iptr),
        .\iptr_reg[0]_0 (FillLocalBuffer7_U0_n_32),
        .ram_reg(\buf_a0[1]_7 ),
        .ram_reg_0(\buf_a1[1]_6 ),
        .ram_reg_1(ram_reg),
        .\reg_q0_reg[7]_0 ({stream_elt_dma_buffer_V_t_q0,stream_elt_dma_buffer_V_t_q1}),
        .reg_valid0(reg_valid0),
        .reg_valid0_reg_0(S2M_FormatLocalBuffer_U0_n_47),
        .\tptr_reg[0]_0 (\tptr_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V
   (D,
    ADDRARDADDR,
    DMAWriteMM_U0_ap_start,
    S2M_FormatLocalBuffer_U0_ap_continue,
    ap_clk,
    S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0,
    DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0,
    reg_1930,
    S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0,
    ADDRBWRADDR,
    DIADI,
    WEA,
    SR,
    \iptr_reg[0]_0 ,
    ap_rst_n,
    empty_n_reg_0,
    \tptr_reg[0]_0 ,
    MM_video_out_BVALID,
    Q,
    ap_done_reg);
  output [31:0]D;
  output [0:0]ADDRARDADDR;
  output DMAWriteMM_U0_ap_start;
  output S2M_FormatLocalBuffer_U0_ap_continue;
  input ap_clk;
  input S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  input DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  input reg_1930;
  input [8:0]S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0;
  input [8:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;
  input [0:0]SR;
  input \iptr_reg[0]_0 ;
  input ap_rst_n;
  input empty_n_reg_0;
  input [0:0]\tptr_reg[0]_0 ;
  input MM_video_out_BVALID;
  input [0:0]Q;
  input ap_done_reg;

  wire [0:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DIADI;
  wire DMAWriteMM_U0_ap_start;
  wire DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  wire MM_video_out_BVALID;
  wire [0:0]Q;
  wire S2M_FormatLocalBuffer_U0_ap_continue;
  wire [8:0]S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0;
  wire S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire [1:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire empty_n_i_1__2_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_0;
  wire \iptr_reg[0]_0 ;
  wire pop_buf;
  wire reg_1930;
  wire \tptr[0]_i_1__0_n_0 ;
  wire [0:0]\tptr_reg[0]_0 ;
  wire \tptr_reg_n_0_[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_U
       (.ADDRARDADDR({S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_address0,ADDRARDADDR}),
        .ADDRBWRADDR({ADDRBWRADDR,\tptr_reg_n_0_[0] }),
        .D(D),
        .DIADI(DIADI),
        .DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0(DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0),
        .S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .reg_1930(reg_1930));
  LUT5 #(
    .INIT(32'hA85757A8)) 
    \count[0]_i_1 
       (.I0(S2M_FormatLocalBuffer_U0_ap_continue),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(pop_buf),
        .I4(count[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDBBBBB22244444)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(pop_buf),
        .I2(ap_done_reg),
        .I3(Q),
        .I4(S2M_FormatLocalBuffer_U0_ap_continue),
        .I5(count[1]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \count[1]_i_2__0 
       (.I0(DMAWriteMM_U0_ap_start),
        .I1(\tptr_reg[0]_0 ),
        .I2(MM_video_out_BVALID),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h8888008088AA88AA)) 
    empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(DMAWriteMM_U0_ap_start),
        .I2(count[0]),
        .I3(empty_n_reg_0),
        .I4(count[1]),
        .I5(pop_buf),
        .O(empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(DMAWriteMM_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0E0F0)) 
    full_n_i_1__6
       (.I0(count[0]),
        .I1(count[1]),
        .I2(S2M_FormatLocalBuffer_U0_ap_continue),
        .I3(Q),
        .I4(ap_done_reg),
        .I5(pop_buf),
        .O(full_n_i_1__6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(S2M_FormatLocalBuffer_U0_ap_continue),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(ADDRARDADDR),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tptr[0]_i_1__0 
       (.I0(MM_video_out_BVALID),
        .I1(\tptr_reg[0]_0 ),
        .I2(DMAWriteMM_U0_ap_start),
        .I3(\tptr_reg_n_0_[0] ),
        .O(\tptr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1__0_n_0 ),
        .Q(\tptr_reg_n_0_[0] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore
   (D,
    ap_clk,
    S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0,
    DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0,
    reg_1930,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [31:0]D;
  input ap_clk;
  input S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  input DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  input reg_1930;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DIADI;
  wire DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  wire S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  wire [0:0]WEA;
  wire ap_clk;
  wire reg_1930;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0(DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0),
        .S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .reg_1930(reg_1930));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram
   (D,
    ap_clk,
    S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0,
    DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0,
    reg_1930,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    WEA);
  output [31:0]D;
  input ap_clk;
  input S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  input DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  input reg_1930;
  input [9:0]ADDRARDADDR;
  input [9:0]ADDRBWRADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DIADI;
  wire DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0;
  wire S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0;
  wire [0:0]WEA;
  wire ap_clk;
  wire reg_1930;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/axi_elt_dma_buffer_V_U/DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_U/DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_axi_elt_dma_buffer_V_memcore_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(D),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(S2M_FormatLocalBuffer_U0_axi_elt_dma_buffer_V_we0),
        .ENBWREN(DMAWriteMM_U0_axi_elt_dma_buffer_V_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(reg_1930),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_entry4
   (start_once_reg,
    SR,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SR;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V
   (\tptr_reg[0]_0 ,
    reg_valid0,
    empty_n_reg_0,
    FillLocalBuffer7_U0_ap_continue,
    iptr,
    empty_n_reg_1,
    empty_n_reg_2,
    \reg_q0_reg[7]_0 ,
    ap_clk,
    \buf_ce0[0]_0 ,
    \buf_ce1[0]_8 ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    \buf_ce0[1]_1 ,
    \buf_ce1[1]_9 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    SR,
    reg_valid0_reg_0,
    \iptr_reg[0]_0 ,
    STR_video_in_TVALID_int_regslice,
    Q,
    CO,
    ap_rst_n,
    empty_n_reg_3,
    \count_reg[0]_0 ,
    ap_done_reg,
    E);
  output \tptr_reg[0]_0 ;
  output reg_valid0;
  output empty_n_reg_0;
  output FillLocalBuffer7_U0_ap_continue;
  output iptr;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output [15:0]\reg_q0_reg[7]_0 ;
  input ap_clk;
  input \buf_ce0[0]_0 ;
  input \buf_ce1[0]_8 ;
  input [10:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input \buf_ce0[1]_1 ;
  input \buf_ce1[1]_9 ;
  input [10:0]ram_reg;
  input [8:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]SR;
  input reg_valid0_reg_0;
  input \iptr_reg[0]_0 ;
  input STR_video_in_TVALID_int_regslice;
  input [1:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input empty_n_reg_3;
  input [1:0]\count_reg[0]_0 ;
  input ap_done_reg;
  input [0:0]E;

  wire [10:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire FillLocalBuffer7_U0_ap_continue;
  wire [1:0]Q;
  wire [0:0]SR;
  wire STR_video_in_TVALID_int_regslice;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire \buf_ce0[0]_0 ;
  wire \buf_ce0[1]_1 ;
  wire \buf_ce1[0]_8 ;
  wire \buf_ce1[1]_9 ;
  wire [7:0]buf_q0;
  wire [7:0]\buf_q0[0]__0 ;
  wire [7:0]buf_q1;
  wire [7:0]\buf_q1[0]__0 ;
  wire [1:0]count;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire [1:0]\count_reg[0]_0 ;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire full_n_i_1__5_n_0;
  wire iptr;
  wire \iptr_reg[0]_0 ;
  wire pop_buf;
  wire prev_tptr;
  wire [10:0]ram_reg;
  wire [8:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]reg_q0;
  wire [15:0]\reg_q0_reg[7]_0 ;
  wire [7:0]reg_q1;
  wire reg_valid0;
  wire reg_valid0_reg_0;
  wire \tptr[0]_i_1_n_0 ;
  wire \tptr_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hA857575757A8A8A8)) 
    \count[0]_i_1 
       (.I0(FillLocalBuffer7_U0_ap_continue),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .I3(empty_n_reg_0),
        .I4(\count_reg[0]_0 [1]),
        .I5(count[0]),
        .O(\count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDBBBBB22244444)) 
    \count[1]_i_1 
       (.I0(count[0]),
        .I1(pop_buf),
        .I2(ap_done_reg),
        .I3(Q[1]),
        .I4(FillLocalBuffer7_U0_ap_continue),
        .I5(count[1]),
        .O(\count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[1]_i_2 
       (.I0(empty_n_reg_0),
        .I1(\count_reg[0]_0 [1]),
        .O(pop_buf));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAA08AAAA0A0A0A0A)) 
    empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(count[0]),
        .I2(empty_n_reg_3),
        .I3(count[1]),
        .I4(\count_reg[0]_0 [1]),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0E0F0)) 
    full_n_i_1__5
       (.I0(count[0]),
        .I1(count[1]),
        .I2(FillLocalBuffer7_U0_ap_continue),
        .I3(Q[1]),
        .I4(ap_done_reg),
        .I5(pop_buf),
        .O(full_n_i_1__5_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(FillLocalBuffer7_U0_ap_continue),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore \gen_buffer[0].DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_U 
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .DIADI(DIADI),
        .DOADO(\buf_q0[0]__0 ),
        .DOBDO(\buf_q1[0]__0 ),
        .Q(Q[0]),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .\buf_ce0[0]_0 (\buf_ce0[0]_0 ),
        .\buf_ce1[0]_8 (\buf_ce1[0]_8 ),
        .empty_n_reg(empty_n_reg_2),
        .iptr(iptr),
        .ram_reg(empty_n_reg_0),
        .ram_reg_0(\tptr_reg[0]_0 ),
        .ram_reg_1(\count_reg[0]_0 [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_4 \gen_buffer[1].DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_U 
       (.CO(CO),
        .D(buf_q1),
        .DOADO(\buf_q0[0]__0 ),
        .DOBDO(\buf_q1[0]__0 ),
        .Q(Q[0]),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .\buf_ce0[1]_1 (\buf_ce0[1]_1 ),
        .\buf_ce1[1]_9 (\buf_ce1[1]_9 ),
        .empty_n_reg(empty_n_reg_1),
        .iptr(iptr),
        .prev_tptr(prev_tptr),
        .ram_reg(buf_q0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(empty_n_reg_0),
        .ram_reg_4(\tptr_reg[0]_0 ),
        .ram_reg_5(\count_reg[0]_0 [0]),
        .ram_reg_6(reg_q1),
        .ram_reg_7(reg_valid0),
        .ram_reg_8(reg_q0),
        .\reg_q0_reg[7] (\reg_q0_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\iptr_reg[0]_0 ),
        .Q(iptr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \prev_tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr_reg[0]_0 ),
        .Q(prev_tptr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[0]),
        .Q(reg_q0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[1]),
        .Q(reg_q0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[2]),
        .Q(reg_q0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[3]),
        .Q(reg_q0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[4]),
        .Q(reg_q0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[5]),
        .Q(reg_q0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[6]),
        .Q(reg_q0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q0[7]),
        .Q(reg_q0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[0]),
        .Q(reg_q1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[1]),
        .Q(reg_q1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[2]),
        .Q(reg_q1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[3]),
        .Q(reg_q1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[4]),
        .Q(reg_q1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[5]),
        .Q(reg_q1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[6]),
        .Q(reg_q1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \reg_q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(buf_q1[7]),
        .Q(reg_q1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reg_valid0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(reg_valid0_reg_0),
        .Q(reg_valid0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tptr[0]_i_1 
       (.I0(\count_reg[0]_0 [1]),
        .I1(empty_n_reg_0),
        .I2(\tptr_reg[0]_0 ),
        .O(\tptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tptr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tptr[0]_i_1_n_0 ),
        .Q(\tptr_reg[0]_0 ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore
   (DOADO,
    DOBDO,
    empty_n_reg,
    ap_clk,
    \buf_ce0[0]_0 ,
    \buf_ce1[0]_8 ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    iptr,
    ram_reg,
    ram_reg_0,
    STR_video_in_TVALID_int_regslice,
    Q,
    CO,
    ram_reg_1);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output empty_n_reg;
  input ap_clk;
  input \buf_ce0[0]_0 ;
  input \buf_ce1[0]_8 ;
  input [10:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input iptr;
  input ram_reg;
  input ram_reg_0;
  input STR_video_in_TVALID_int_regslice;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]ram_reg_1;

  wire [10:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire STR_video_in_TVALID_int_regslice;
  wire ap_clk;
  wire \buf_ce0[0]_0 ;
  wire \buf_ce1[0]_8 ;
  wire empty_n_reg;
  wire iptr;
  wire ram_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram_5 DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .CO(CO),
        .DIADI(DIADI),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .\buf_ce0[0]_0 (\buf_ce0[0]_0 ),
        .\buf_ce1[0]_8 (\buf_ce1[0]_8 ),
        .empty_n_reg(empty_n_reg),
        .iptr(iptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_4
   (empty_n_reg,
    \reg_q0_reg[7] ,
    D,
    ram_reg,
    ap_clk,
    \buf_ce0[1]_1 ,
    \buf_ce1[1]_9 ,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    iptr,
    STR_video_in_TVALID_int_regslice,
    Q,
    CO,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    prev_tptr,
    DOBDO,
    ram_reg_8,
    DOADO);
  output empty_n_reg;
  output [15:0]\reg_q0_reg[7] ;
  output [7:0]D;
  output [7:0]ram_reg;
  input ap_clk;
  input \buf_ce0[1]_1 ;
  input \buf_ce1[1]_9 ;
  input [10:0]ram_reg_0;
  input [8:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input iptr;
  input STR_video_in_TVALID_int_regslice;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]ram_reg_5;
  input [7:0]ram_reg_6;
  input ram_reg_7;
  input prev_tptr;
  input [7:0]DOBDO;
  input [7:0]ram_reg_8;
  input [7:0]DOADO;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire STR_video_in_TVALID_int_regslice;
  wire ap_clk;
  wire \buf_ce0[1]_1 ;
  wire \buf_ce1[1]_9 ;
  wire empty_n_reg;
  wire iptr;
  wire prev_tptr;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [8:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire ram_reg_7;
  wire [7:0]ram_reg_8;
  wire [15:0]\reg_q0_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram_U
       (.CO(CO),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .STR_video_in_TVALID_int_regslice(STR_video_in_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .\buf_ce0[1]_1 (\buf_ce0[1]_1 ),
        .\buf_ce1[1]_9 (\buf_ce1[1]_9 ),
        .empty_n_reg(empty_n_reg),
        .iptr(iptr),
        .prev_tptr(prev_tptr),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .\reg_q0_reg[7] (\reg_q0_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram
   (empty_n_reg,
    \reg_q0_reg[7] ,
    D,
    ram_reg_0,
    ap_clk,
    \buf_ce0[1]_1 ,
    \buf_ce1[1]_9 ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    iptr,
    STR_video_in_TVALID_int_regslice,
    Q,
    CO,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    prev_tptr,
    DOBDO,
    ram_reg_9,
    DOADO);
  output empty_n_reg;
  output [15:0]\reg_q0_reg[7] ;
  output [7:0]D;
  output [7:0]ram_reg_0;
  input ap_clk;
  input \buf_ce0[1]_1 ;
  input \buf_ce1[1]_9 ;
  input [10:0]ram_reg_1;
  input [8:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input iptr;
  input STR_video_in_TVALID_int_regslice;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]ram_reg_6;
  input [7:0]ram_reg_7;
  input ram_reg_8;
  input prev_tptr;
  input [7:0]DOBDO;
  input [7:0]ram_reg_9;
  input [7:0]DOADO;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire STR_video_in_TVALID_int_regslice;
  wire ap_clk;
  wire [1:1]\buf_a1[1]_6 ;
  wire \buf_ce0[1]_1 ;
  wire \buf_ce1[1]_9 ;
  wire [7:0]\buf_q0[1]__0 ;
  wire [7:0]\buf_q1[1]__0 ;
  wire \buf_we0[1]_2 ;
  wire empty_n_reg;
  wire iptr;
  wire prev_tptr;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [8:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [7:0]ram_reg_7;
  wire ram_reg_8;
  wire [7:0]ram_reg_9;
  wire [15:0]\reg_q0_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/gen_buffer[1].DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_U/DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ram_reg_1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_reg_2,\buf_a1[1]_6 ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],\buf_q0[1]__0 }),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\buf_q1[1]__0 }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[1]_1 ),
        .ENBWREN(\buf_ce1[1]_9 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\buf_we0[1]_2 ,\buf_we0[1]_2 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_13__1
       (.I0(ram_reg_9[7]),
        .I1(ram_reg_8),
        .I2(\buf_q0[1]__0 [7]),
        .I3(prev_tptr),
        .I4(DOADO[7]),
        .O(\reg_q0_reg[7] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_14__1
       (.I0(ram_reg_9[6]),
        .I1(ram_reg_8),
        .I2(\buf_q0[1]__0 [6]),
        .I3(prev_tptr),
        .I4(DOADO[6]),
        .O(\reg_q0_reg[7] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_15__1
       (.I0(ram_reg_9[5]),
        .I1(ram_reg_8),
        .I2(\buf_q0[1]__0 [5]),
        .I3(prev_tptr),
        .I4(DOADO[5]),
        .O(\reg_q0_reg[7] [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_16__1
       (.I0(ram_reg_9[4]),
        .I1(ram_reg_8),
        .I2(\buf_q0[1]__0 [4]),
        .I3(prev_tptr),
        .I4(DOADO[4]),
        .O(\reg_q0_reg[7] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_17__1
       (.I0(ram_reg_9[3]),
        .I1(ram_reg_8),
        .I2(\buf_q0[1]__0 [3]),
        .I3(prev_tptr),
        .I4(DOADO[3]),
        .O(\reg_q0_reg[7] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_18__1
       (.I0(ram_reg_9[2]),
        .I1(ram_reg_8),
        .I2(\buf_q0[1]__0 [2]),
        .I3(prev_tptr),
        .I4(DOADO[2]),
        .O(\reg_q0_reg[7] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_19__1
       (.I0(ram_reg_9[1]),
        .I1(ram_reg_8),
        .I2(\buf_q0[1]__0 [1]),
        .I3(prev_tptr),
        .I4(DOADO[1]),
        .O(\reg_q0_reg[7] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_20__1
       (.I0(ram_reg_9[0]),
        .I1(ram_reg_8),
        .I2(\buf_q0[1]__0 [0]),
        .I3(prev_tptr),
        .I4(DOADO[0]),
        .O(\reg_q0_reg[7] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_21__1
       (.I0(ram_reg_7[7]),
        .I1(ram_reg_8),
        .I2(\buf_q1[1]__0 [7]),
        .I3(prev_tptr),
        .I4(DOBDO[7]),
        .O(\reg_q0_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_22__1
       (.I0(ram_reg_7[6]),
        .I1(ram_reg_8),
        .I2(\buf_q1[1]__0 [6]),
        .I3(prev_tptr),
        .I4(DOBDO[6]),
        .O(\reg_q0_reg[7] [6]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_23
       (.I0(ram_reg_6),
        .I1(ram_reg_5),
        .I2(ram_reg_4),
        .O(\buf_a1[1]_6 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_23__1
       (.I0(ram_reg_7[5]),
        .I1(ram_reg_8),
        .I2(\buf_q1[1]__0 [5]),
        .I3(prev_tptr),
        .I4(DOBDO[5]),
        .O(\reg_q0_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_24__1
       (.I0(ram_reg_7[4]),
        .I1(ram_reg_8),
        .I2(\buf_q1[1]__0 [4]),
        .I3(prev_tptr),
        .I4(DOBDO[4]),
        .O(\reg_q0_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_25__1
       (.I0(ram_reg_7[3]),
        .I1(ram_reg_8),
        .I2(\buf_q1[1]__0 [3]),
        .I3(prev_tptr),
        .I4(DOBDO[3]),
        .O(\reg_q0_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_26__1
       (.I0(ram_reg_7[2]),
        .I1(ram_reg_8),
        .I2(\buf_q1[1]__0 [2]),
        .I3(prev_tptr),
        .I4(DOBDO[2]),
        .O(\reg_q0_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_27__1
       (.I0(ram_reg_7[1]),
        .I1(ram_reg_8),
        .I2(\buf_q1[1]__0 [1]),
        .I3(prev_tptr),
        .I4(DOBDO[1]),
        .O(\reg_q0_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_28__1
       (.I0(ram_reg_7[0]),
        .I1(ram_reg_8),
        .I2(\buf_q1[1]__0 [0]),
        .I3(prev_tptr),
        .I4(DOBDO[0]),
        .O(\reg_q0_reg[7] [0]));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    ram_reg_i_32
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(iptr),
        .I3(STR_video_in_TVALID_int_regslice),
        .I4(Q),
        .I5(CO),
        .O(\buf_we0[1]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_33__0
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[0]_i_1 
       (.I0(\buf_q0[1]__0 [0]),
        .I1(prev_tptr),
        .I2(DOADO[0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[1]_i_1 
       (.I0(\buf_q0[1]__0 [1]),
        .I1(prev_tptr),
        .I2(DOADO[1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[2]_i_1 
       (.I0(\buf_q0[1]__0 [2]),
        .I1(prev_tptr),
        .I2(DOADO[2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[3]_i_1 
       (.I0(\buf_q0[1]__0 [3]),
        .I1(prev_tptr),
        .I2(DOADO[3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[4]_i_1 
       (.I0(\buf_q0[1]__0 [4]),
        .I1(prev_tptr),
        .I2(DOADO[4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[5]_i_1 
       (.I0(\buf_q0[1]__0 [5]),
        .I1(prev_tptr),
        .I2(DOADO[5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[6]_i_1 
       (.I0(\buf_q0[1]__0 [6]),
        .I1(prev_tptr),
        .I2(DOADO[6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q0[7]_i_1 
       (.I0(\buf_q0[1]__0 [7]),
        .I1(prev_tptr),
        .I2(DOADO[7]),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[0]_i_1 
       (.I0(\buf_q1[1]__0 [0]),
        .I1(prev_tptr),
        .I2(DOBDO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[1]_i_1 
       (.I0(\buf_q1[1]__0 [1]),
        .I1(prev_tptr),
        .I2(DOBDO[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[2]_i_1 
       (.I0(\buf_q1[1]__0 [2]),
        .I1(prev_tptr),
        .I2(DOBDO[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[3]_i_1 
       (.I0(\buf_q1[1]__0 [3]),
        .I1(prev_tptr),
        .I2(DOBDO[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[4]_i_1 
       (.I0(\buf_q1[1]__0 [4]),
        .I1(prev_tptr),
        .I2(DOBDO[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[5]_i_1 
       (.I0(\buf_q1[1]__0 [5]),
        .I1(prev_tptr),
        .I2(DOBDO[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[6]_i_1 
       (.I0(\buf_q1[1]__0 [6]),
        .I1(prev_tptr),
        .I2(DOBDO[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_q1[7]_i_2 
       (.I0(\buf_q1[1]__0 [7]),
        .I1(prev_tptr),
        .I2(DOBDO[7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram_5
   (DOADO,
    DOBDO,
    empty_n_reg,
    ap_clk,
    \buf_ce0[0]_0 ,
    \buf_ce1[0]_8 ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    iptr,
    ram_reg_0,
    ram_reg_1,
    STR_video_in_TVALID_int_regslice,
    Q,
    CO,
    ram_reg_2);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output empty_n_reg;
  input ap_clk;
  input \buf_ce0[0]_0 ;
  input \buf_ce1[0]_8 ;
  input [10:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input iptr;
  input ram_reg_0;
  input ram_reg_1;
  input STR_video_in_TVALID_int_regslice;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]ram_reg_2;

  wire [10:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire STR_video_in_TVALID_int_regslice;
  wire ap_clk;
  wire [1:1]\buf_a1[0]_4 ;
  wire \buf_ce0[0]_0 ;
  wire \buf_ce1[0]_8 ;
  wire \buf_we0[0]_3 ;
  wire empty_n_reg;
  wire iptr;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/stream_elt_dma_buffer_V_U/gen_buffer[0].DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_U/DataMoverUnit_s2mm_32bits_dataflow_in_loop_S2M_stream_elt_dma_buffer_V_memcore_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,\buf_a1[0]_4 ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\buf_ce0[0]_0 ),
        .ENBWREN(\buf_ce1[0]_8 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\buf_we0[0]_3 ,\buf_we0[0]_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_23__0
       (.I0(ram_reg_2),
        .I1(ram_reg_1),
        .I2(ram_reg_0),
        .O(\buf_a1[0]_4 ));
  LUT6 #(
    .INIT(64'h5100000000000000)) 
    ram_reg_i_32__0
       (.I0(iptr),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(STR_video_in_TVALID_int_regslice),
        .I4(Q),
        .I5(CO),
        .O(\buf_we0[0]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_34
       (.I0(ram_reg_0),
        .I1(ram_reg_1),
        .O(empty_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S
   (invert_X_c_empty_n,
    invert_X_c_full_n,
    invert_X_c_dout,
    shiftReg_ce,
    invert_X,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    shiftReg_ce_0,
    SR,
    E);
  output invert_X_c_empty_n;
  output invert_X_c_full_n;
  output invert_X_c_dout;
  input shiftReg_ce;
  input [0:0]invert_X;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input shiftReg_ce_0;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_reg_0;
  wire [0:0]invert_X;
  wire invert_X_c_dout;
  wire invert_X_c_empty_n;
  wire invert_X_c_full_n;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_shiftReg_6 U_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .invert_X(invert_X),
        .invert_X_c_dout(invert_X_c_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(invert_X_c_empty_n),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(invert_X_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_1__1
       (.I0(invert_X_c_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(invert_X_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__4 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_fifo_w1_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_3
   (invert_Y_c5_empty_n,
    invert_Y_c5_full_n,
    invert_Y_c5_dout,
    shiftReg_ce,
    invert_Y,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    shiftReg_ce_0,
    SR,
    E);
  output invert_Y_c5_empty_n;
  output invert_Y_c5_full_n;
  output invert_Y_c5_dout;
  input shiftReg_ce;
  input [0:0]invert_Y;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input shiftReg_ce_0;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire [0:0]invert_Y;
  wire invert_Y_c5_dout;
  wire invert_Y_c5_empty_n;
  wire invert_Y_c5_full_n;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_shiftReg U_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .invert_Y(invert_Y),
        .invert_Y_c5_dout(invert_Y_c5_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(invert_Y_c5_empty_n),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(invert_Y_c5_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_1__5
       (.I0(invert_Y_c5_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__5_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(invert_Y_c5_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__0 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_shiftReg
   (invert_Y_c5_dout,
    shiftReg_ce,
    invert_Y,
    ap_clk,
    Q);
  output invert_Y_c5_dout;
  input shiftReg_ce;
  input [0:0]invert_Y;
  input ap_clk;
  input [1:0]Q;

  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire ap_clk;
  wire [0:0]invert_Y;
  wire invert_Y_c5_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(invert_Y),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(invert_Y_c5_dout));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d2_S_shiftReg_6
   (invert_X_c_dout,
    shiftReg_ce,
    invert_X,
    ap_clk,
    Q);
  output invert_X_c_dout;
  input shiftReg_ce;
  input [0:0]invert_X;
  input ap_clk;
  input [1:0]Q;

  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire ap_clk;
  wire [0:0]invert_X;
  wire invert_X_c_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(invert_X),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \invert_X_read_reg_258[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(invert_X_c_dout));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d3_S
   (invert_Y_c_dout,
    shiftReg_ce,
    ap_rst_n_0,
    ap_rst_n_1,
    internal_empty_n4_out,
    ap_rst_n_2,
    internal_empty_n_reg_0,
    E,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    D,
    \mOutPtr_reg[1]_3 ,
    \mOutPtr_reg[1]_4 ,
    \mOutPtr_reg[1]_5 ,
    invert_Y_c5_dout,
    ap_clk,
    ap_rst_n,
    shiftReg_ce_0,
    ddr_buffer_out_c_empty_n,
    Q,
    ddr_buffer_out_c2_empty_n,
    invert_Y_c5_empty_n,
    image_h_c4_empty_n,
    DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n,
    \empty_63_reg_186_reg[0] ,
    image_w_c_full_n,
    ddr_buffer_out_c_full_n,
    DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n,
    DMAWriteMM_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_6 ,
    \mOutPtr_reg[1]_7 ,
    \mOutPtr_reg[1]_8 ,
    SR);
  output invert_Y_c_dout;
  output shiftReg_ce;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output internal_empty_n4_out;
  output ap_rst_n_2;
  output internal_empty_n_reg_0;
  output [0:0]E;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output \mOutPtr_reg[1]_2 ;
  output [0:0]D;
  output [0:0]\mOutPtr_reg[1]_3 ;
  output [0:0]\mOutPtr_reg[1]_4 ;
  output [0:0]\mOutPtr_reg[1]_5 ;
  input invert_Y_c5_dout;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce_0;
  input ddr_buffer_out_c_empty_n;
  input [2:0]Q;
  input ddr_buffer_out_c2_empty_n;
  input invert_Y_c5_empty_n;
  input image_h_c4_empty_n;
  input DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n;
  input \empty_63_reg_186_reg[0] ;
  input image_w_c_full_n;
  input ddr_buffer_out_c_full_n;
  input DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n;
  input DMAWriteMM_U0_ap_start;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [1:0]\mOutPtr_reg[1]_6 ;
  input [1:0]\mOutPtr_reg[1]_7 ;
  input [1:0]\mOutPtr_reg[1]_8 ;
  input [0:0]SR;

  wire [0:0]D;
  wire DMAWriteMM_U0_ap_start;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[2][0]_srl3_i_5_n_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ddr_buffer_out_c2_empty_n;
  wire ddr_buffer_out_c_empty_n;
  wire ddr_buffer_out_c_full_n;
  wire \empty_63_reg_186_reg[0] ;
  wire image_h_c4_empty_n;
  wire image_w_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__9_n_0;
  wire invert_Y_c5_dout;
  wire invert_Y_c5_empty_n;
  wire invert_Y_c_dout;
  wire invert_Y_c_empty_n;
  wire invert_Y_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_2 ;
  wire [0:0]\mOutPtr_reg[1]_3 ;
  wire [0:0]\mOutPtr_reg[1]_4 ;
  wire [0:0]\mOutPtr_reg[1]_5 ;
  wire [1:0]\mOutPtr_reg[1]_6 ;
  wire [1:0]\mOutPtr_reg[1]_7 ;
  wire [1:0]\mOutPtr_reg[1]_8 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\SRL_SIG_reg[2][0]_srl3_i_5_n_0 ),
        .I1(ddr_buffer_out_c2_empty_n),
        .I2(invert_Y_c5_empty_n),
        .I3(image_h_c4_empty_n),
        .I4(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n),
        .I5(\empty_63_reg_186_reg[0] ),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG_reg[2][0]_srl3_i_5 
       (.I0(invert_Y_c_full_n),
        .I1(image_w_c_full_n),
        .I2(ddr_buffer_out_c_full_n),
        .I3(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n),
        .O(\SRL_SIG_reg[2][0]_srl3_i_5_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d3_S_shiftReg U_DataMoverUnit_s2mm_32bits_fifo_w1_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .invert_Y_c5_dout(invert_Y_c5_dout),
        .invert_Y_c_dout(invert_Y_c_dout),
        .\invert_Y_read_reg_408_reg[0] (shiftReg_ce));
  LUT5 #(
    .INIT(32'h80000000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(invert_Y_c_empty_n),
        .I1(ddr_buffer_out_c_empty_n),
        .I2(DMAWriteMM_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(ddr_buffer_out_c_empty_n),
        .I3(internal_empty_n_i_2__0_n_0),
        .I4(Q[2]),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(invert_Y_c_empty_n),
        .I3(internal_empty_n_i_2__3_n_0),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(internal_empty_n_reg_0),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    internal_empty_n_i_2__0
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(internal_empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    internal_empty_n_i_2__1
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_7 [1]),
        .O(\mOutPtr_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    internal_empty_n_i_2__2
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_8 [1]),
        .O(\mOutPtr_reg[1]_2 ));
  LUT3 #(
    .INIT(8'hFD)) 
    internal_empty_n_i_2__3
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    internal_empty_n_i_3
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_6 [1]),
        .O(\mOutPtr_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(invert_Y_c_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(shiftReg_ce),
        .I2(shiftReg_ce_0),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h2F)) 
    internal_full_n_i_1__10
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    internal_full_n_i_1__9
       (.I0(invert_Y_c_full_n),
        .I1(internal_empty_n4_out),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(internal_full_n_i_1__9_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(invert_Y_c_full_n),
        .S(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__5 
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_6 [1]),
        .I3(\mOutPtr_reg[1]_6 [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__6 
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\mOutPtr_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__7 
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_7 [1]),
        .I3(\mOutPtr_reg[1]_7 [0]),
        .O(\mOutPtr_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__8 
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_8 [1]),
        .I3(\mOutPtr_reg[1]_8 [0]),
        .O(\mOutPtr_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__9 
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(internal_empty_n_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h2FFDD002)) 
    \mOutPtr[2]_i_1__3 
       (.I0(internal_empty_n_reg_0),
        .I1(shiftReg_ce),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr[2]),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w1_d3_S_shiftReg
   (invert_Y_c_dout,
    \invert_Y_read_reg_408_reg[0] ,
    invert_Y_c5_dout,
    ap_clk,
    Q);
  output invert_Y_c_dout;
  input \invert_Y_read_reg_408_reg[0] ;
  input invert_Y_c5_dout;
  input ap_clk;
  input [2:0]Q;

  wire [2:0]Q;
  wire ap_clk;
  wire invert_Y_c5_dout;
  wire invert_Y_c_dout;
  wire \invert_Y_read_reg_408_reg[0] ;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/invert_Y_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w1_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/invert_Y_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w1_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\invert_Y_read_reg_408_reg[0] ),
        .CLK(ap_clk),
        .D(invert_Y_c5_dout),
        .Q(invert_Y_c_dout));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d2_S
   (image_h_c4_empty_n,
    image_h_c4_full_n,
    in,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    SR,
    E,
    image_h);
  output image_h_c4_empty_n;
  output image_h_c4_full_n;
  output [20:0]in;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input [0:0]SR;
  input [0:0]E;
  input [20:0]image_h;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [20:0]image_h;
  wire image_h_c4_empty_n;
  wire image_h_c4_full_n;
  wire [20:0]in;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d2_S_shiftReg U_DataMoverUnit_s2mm_32bits_fifo_w21_d2_S_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .image_h(image_h),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(image_h_c4_empty_n),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(image_h_c4_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_1__4
       (.I0(image_h_c4_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(image_h_c4_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__1 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d2_S_shiftReg
   (in,
    Q,
    shiftReg_ce,
    image_h,
    ap_clk);
  output [20:0]in;
  input [1:0]Q;
  input shiftReg_ce;
  input [20:0]image_h;
  input ap_clk;

  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [20:0]image_h;
  wire [20:0]in;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_h[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][16]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][17]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][18]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][19]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][20]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__2 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(in[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S
   (DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n,
    DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n,
    Q,
    out,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    internal_empty_n4_out,
    internal_empty_n_reg_0,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    in,
    SR,
    E,
    D);
  output DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n;
  output DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n;
  output [1:0]Q;
  output [20:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input internal_empty_n4_out;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input [20:0]in;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]D;

  wire [0:0]D;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [20:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_reg_0;
  wire [2:2]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [20:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_shiftReg_9 U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram
       (.Q({mOutPtr,Q}),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n),
        .I3(internal_empty_n_reg_0),
        .I4(Q[0]),
        .I5(mOutPtr),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    internal_full_n_i_1__7
       (.I0(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n),
        .I1(internal_empty_n4_out),
        .I2(mOutPtr),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(internal_full_n_i_1__7_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h2FFDD002)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(mOutPtr),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_fifo_w21_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_0
   (image_h_c_full_n,
    Q,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    internal_empty_n4_out,
    internal_empty_n_reg_1,
    image_w_c_empty_n,
    ap_done_reg,
    DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    in,
    SR,
    E,
    D);
  output image_h_c_full_n;
  output [1:0]Q;
  output internal_empty_n_reg_0;
  output [20:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input internal_empty_n4_out;
  input internal_empty_n_reg_1;
  input image_w_c_empty_n;
  input ap_done_reg;
  input DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input [20:0]in;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]D;

  wire [0:0]D;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire image_h_c_empty_n;
  wire image_h_c_full_n;
  wire image_w_c_empty_n;
  wire [20:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire [2:2]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [20:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_shiftReg U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram
       (.Q({mOutPtr,Q}),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(image_h_c_empty_n),
        .I1(image_w_c_empty_n),
        .I2(ap_done_reg),
        .I3(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(image_h_c_empty_n),
        .I3(internal_empty_n_reg_1),
        .I4(Q[0]),
        .I5(mOutPtr),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(image_h_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    internal_full_n_i_1__8
       (.I0(image_h_c_full_n),
        .I1(internal_empty_n4_out),
        .I2(mOutPtr),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(internal_full_n_i_1__8_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(image_h_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h2FFDD002)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(mOutPtr),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [20:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [20:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [20:0]in;
  wire [20:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_h_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_shiftReg_9
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [20:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [20:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [20:0]in;
  wire [20:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w21_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w31_d2_S
   (DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n,
    DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n,
    in,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    SR,
    E,
    \SRL_SIG_reg[0][20] );
  output DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n;
  output DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n;
  output [20:0]in;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input [0:0]SR;
  input [0:0]E;
  input [20:0]\SRL_SIG_reg[0][20] ;

  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n;
  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n;
  wire [0:0]E;
  wire [0:0]SR;
  wire [20:0]\SRL_SIG_reg[0][20] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [20:0]in;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w31_d2_S_shiftReg U_DataMoverUnit_s2mm_32bits_fifo_w31_d2_S_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_1__3
       (.I0(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__3_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__2 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w31_d2_S_shiftReg
   (in,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][20]_0 ,
    ap_clk);
  output [20:0]in;
  input [1:0]Q;
  input shiftReg_ce;
  input [20:0]\SRL_SIG_reg[0][20]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][20]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [20:0]in;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][20]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][16]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][17]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][18]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][19]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][20]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(in[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S
   (ddr_buffer_out_c2_empty_n,
    internal_full_n_reg_0,
    in,
    start_once_reg_reg,
    ap_clk,
    internal_full_n_reg_1,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    invert_X_c_full_n,
    image_w_c1_full_n,
    DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n,
    image_h_c4_full_n,
    invert_Y_c5_full_n,
    start_once_reg,
    start_for_FillLocalBuffer7_U0_full_n,
    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg,
    SR,
    E,
    MM_video_out_offset);
  output ddr_buffer_out_c2_empty_n;
  output internal_full_n_reg_0;
  output [30:0]in;
  output start_once_reg_reg;
  input ap_clk;
  input internal_full_n_reg_1;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input invert_X_c_full_n;
  input image_w_c1_full_n;
  input DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n;
  input image_h_c4_full_n;
  input invert_Y_c5_full_n;
  input start_once_reg;
  input start_for_FillLocalBuffer7_U0_full_n;
  input grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  input [0:0]SR;
  input [0:0]E;
  input [30:0]MM_video_out_offset;

  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n;
  wire [0:0]E;
  wire [30:0]MM_video_out_offset;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ddr_buffer_out_c2_empty_n;
  wire ddr_buffer_out_c2_full_n;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  wire image_h_c4_full_n;
  wire image_w_c1_full_n;
  wire [30:0]in;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire invert_X_c_full_n;
  wire invert_Y_c5_full_n;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_FillLocalBuffer7_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_shiftReg_8 U_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_ram
       (.DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n),
        .MM_video_out_offset(MM_video_out_offset),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ddr_buffer_out_c2_full_n(ddr_buffer_out_c2_full_n),
        .image_h_c4_full_n(image_h_c4_full_n),
        .image_w_c1_full_n(image_w_c1_full_n),
        .in(in),
        .internal_full_n_reg(internal_full_n_reg_0),
        .invert_X_c_full_n(invert_X_c_full_n),
        .invert_Y_c5_full_n(invert_Y_c5_full_n),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(ddr_buffer_out_c2_empty_n),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(ddr_buffer_out_c2_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_1__2
       (.I0(ddr_buffer_out_c2_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(ddr_buffer_out_c2_full_n),
        .S(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__3 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
  LUT4 #(
    .INIT(16'hA8CC)) 
    start_once_reg_i_1
       (.I0(internal_full_n_reg_0),
        .I1(start_once_reg),
        .I2(start_for_FillLocalBuffer7_U0_full_n),
        .I3(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .O(start_once_reg_reg));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_1
   (image_w_c1_empty_n,
    image_w_c1_full_n,
    D,
    in,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    SR,
    E,
    image_w);
  output image_w_c1_empty_n;
  output image_w_c1_full_n;
  output [10:0]D;
  output [31:0]in;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]image_w;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire \add_ln36_reg_263[9]_i_2_n_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]image_w;
  wire image_w_c1_empty_n;
  wire image_w_c1_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_shiftReg U_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\add_ln36_reg_263_reg[2] (\add_ln36_reg_263[9]_i_2_n_0 ),
        .ap_clk(ap_clk),
        .image_w(image_w),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln36_reg_263[9]_i_2 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\add_ln36_reg_263[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(image_w_c1_empty_n),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(image_w_c1_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    internal_full_n_i_2__0
       (.I0(image_w_c1_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_2__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_2__0_n_0),
        .Q(image_w_c1_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_shiftReg
   (D,
    in,
    \add_ln36_reg_263_reg[2] ,
    Q,
    shiftReg_ce,
    image_w,
    ap_clk);
  output [10:0]D;
  output [31:0]in;
  input \add_ln36_reg_263_reg[2] ;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]image_w;
  input ap_clk;

  wire [10:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0] ;
  wire [31:0]\SRL_SIG_reg[1] ;
  wire \add_ln36_reg_263[10]_i_2_n_0 ;
  wire \add_ln36_reg_263[3]_i_2_n_0 ;
  wire \add_ln36_reg_263[4]_i_2_n_0 ;
  wire \add_ln36_reg_263[5]_i_2_n_0 ;
  wire \add_ln36_reg_263[6]_i_2_n_0 ;
  wire \add_ln36_reg_263_reg[2] ;
  wire ap_clk;
  wire [31:0]image_w;
  wire [31:0]in;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[10]),
        .Q(\SRL_SIG_reg[0] [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[11]),
        .Q(\SRL_SIG_reg[0] [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[12]),
        .Q(\SRL_SIG_reg[0] [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[13]),
        .Q(\SRL_SIG_reg[0] [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[14]),
        .Q(\SRL_SIG_reg[0] [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[15]),
        .Q(\SRL_SIG_reg[0] [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[16]),
        .Q(\SRL_SIG_reg[0] [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[17]),
        .Q(\SRL_SIG_reg[0] [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[18]),
        .Q(\SRL_SIG_reg[0] [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[19]),
        .Q(\SRL_SIG_reg[0] [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[20]),
        .Q(\SRL_SIG_reg[0] [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[21]),
        .Q(\SRL_SIG_reg[0] [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[22]),
        .Q(\SRL_SIG_reg[0] [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[23]),
        .Q(\SRL_SIG_reg[0] [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[24]),
        .Q(\SRL_SIG_reg[0] [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[25]),
        .Q(\SRL_SIG_reg[0] [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[26]),
        .Q(\SRL_SIG_reg[0] [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[27]),
        .Q(\SRL_SIG_reg[0] [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[28]),
        .Q(\SRL_SIG_reg[0] [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[29]),
        .Q(\SRL_SIG_reg[0] [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[30]),
        .Q(\SRL_SIG_reg[0] [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[31]),
        .Q(\SRL_SIG_reg[0] [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[8]),
        .Q(\SRL_SIG_reg[0] [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(image_w[9]),
        .Q(\SRL_SIG_reg[0] [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [10]),
        .Q(\SRL_SIG_reg[1] [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [11]),
        .Q(\SRL_SIG_reg[1] [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [12]),
        .Q(\SRL_SIG_reg[1] [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [13]),
        .Q(\SRL_SIG_reg[1] [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [14]),
        .Q(\SRL_SIG_reg[1] [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [15]),
        .Q(\SRL_SIG_reg[1] [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [16]),
        .Q(\SRL_SIG_reg[1] [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [17]),
        .Q(\SRL_SIG_reg[1] [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [18]),
        .Q(\SRL_SIG_reg[1] [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [19]),
        .Q(\SRL_SIG_reg[1] [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [20]),
        .Q(\SRL_SIG_reg[1] [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [21]),
        .Q(\SRL_SIG_reg[1] [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [22]),
        .Q(\SRL_SIG_reg[1] [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [23]),
        .Q(\SRL_SIG_reg[1] [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [24]),
        .Q(\SRL_SIG_reg[1] [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [25]),
        .Q(\SRL_SIG_reg[1] [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [26]),
        .Q(\SRL_SIG_reg[1] [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [27]),
        .Q(\SRL_SIG_reg[1] [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [28]),
        .Q(\SRL_SIG_reg[1] [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [29]),
        .Q(\SRL_SIG_reg[1] [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [30]),
        .Q(\SRL_SIG_reg[1] [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [31]),
        .Q(\SRL_SIG_reg[1] [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [8]),
        .Q(\SRL_SIG_reg[1] [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0] [9]),
        .Q(\SRL_SIG_reg[1] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(\SRL_SIG_reg[0] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][10]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][11]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][16]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][17]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][18]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][19]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][20]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][21]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][22]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][23]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][24]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][25]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][26]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][27]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][28]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][29]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][30]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][31]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][4]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][5]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][6]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][7]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][9]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0] [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1] [9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \add_ln36_reg_263[0]_i_1 
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \add_ln36_reg_263[10]_i_1 
       (.I0(in[10]),
        .I1(in[9]),
        .I2(in[7]),
        .I3(\add_ln36_reg_263[10]_i_2_n_0 ),
        .I4(in[8]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \add_ln36_reg_263[10]_i_2 
       (.I0(\SRL_SIG_reg[0] [5]),
        .I1(\SRL_SIG_reg[1] [5]),
        .I2(\add_ln36_reg_263[6]_i_2_n_0 ),
        .I3(\SRL_SIG_reg[1] [6]),
        .I4(\add_ln36_reg_263_reg[2] ),
        .I5(\SRL_SIG_reg[0] [6]),
        .O(\add_ln36_reg_263[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCA5CC3333A533)) 
    \add_ln36_reg_263[1]_i_1 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(\SRL_SIG_reg[0] [1]),
        .I2(\SRL_SIG_reg[1] [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCAACCAAC3AAC355)) 
    \add_ln36_reg_263[2]_i_1 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(\SRL_SIG_reg[0] [2]),
        .I2(\SRL_SIG_reg[0] [1]),
        .I3(\add_ln36_reg_263_reg[2] ),
        .I4(\SRL_SIG_reg[1] [1]),
        .I5(in[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hC3AAC355CCAACCAA)) 
    \add_ln36_reg_263[3]_i_1 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(\SRL_SIG_reg[0] [3]),
        .I2(\SRL_SIG_reg[0] [2]),
        .I3(\add_ln36_reg_263_reg[2] ),
        .I4(\SRL_SIG_reg[1] [2]),
        .I5(\add_ln36_reg_263[3]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000050033330533)) 
    \add_ln36_reg_263[3]_i_2 
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(\SRL_SIG_reg[0] [0]),
        .I2(\SRL_SIG_reg[1] [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[0] [1]),
        .O(\add_ln36_reg_263[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC355CCAACCAA)) 
    \add_ln36_reg_263[4]_i_1 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(\SRL_SIG_reg[0] [4]),
        .I2(\SRL_SIG_reg[0] [3]),
        .I3(\add_ln36_reg_263_reg[2] ),
        .I4(\SRL_SIG_reg[1] [3]),
        .I5(\add_ln36_reg_263[4]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \add_ln36_reg_263[4]_i_2 
       (.I0(\SRL_SIG_reg[0] [1]),
        .I1(\SRL_SIG_reg[1] [1]),
        .I2(in[0]),
        .I3(\SRL_SIG_reg[1] [2]),
        .I4(\add_ln36_reg_263_reg[2] ),
        .I5(\SRL_SIG_reg[0] [2]),
        .O(\add_ln36_reg_263[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC355CCAACCAA)) 
    \add_ln36_reg_263[5]_i_1 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(\SRL_SIG_reg[0] [5]),
        .I2(\SRL_SIG_reg[0] [4]),
        .I3(\add_ln36_reg_263_reg[2] ),
        .I4(\SRL_SIG_reg[1] [4]),
        .I5(\add_ln36_reg_263[5]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \add_ln36_reg_263[5]_i_2 
       (.I0(\SRL_SIG_reg[0] [2]),
        .I1(\SRL_SIG_reg[1] [2]),
        .I2(\add_ln36_reg_263[3]_i_2_n_0 ),
        .I3(\SRL_SIG_reg[1] [3]),
        .I4(\add_ln36_reg_263_reg[2] ),
        .I5(\SRL_SIG_reg[0] [3]),
        .O(\add_ln36_reg_263[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC355CCAACCAA)) 
    \add_ln36_reg_263[6]_i_1 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(\SRL_SIG_reg[0] [6]),
        .I2(\SRL_SIG_reg[0] [5]),
        .I3(\add_ln36_reg_263_reg[2] ),
        .I4(\SRL_SIG_reg[1] [5]),
        .I5(\add_ln36_reg_263[6]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \add_ln36_reg_263[6]_i_2 
       (.I0(\SRL_SIG_reg[0] [3]),
        .I1(\SRL_SIG_reg[1] [3]),
        .I2(\add_ln36_reg_263[4]_i_2_n_0 ),
        .I3(\SRL_SIG_reg[1] [4]),
        .I4(\add_ln36_reg_263_reg[2] ),
        .I5(\SRL_SIG_reg[0] [4]),
        .O(\add_ln36_reg_263[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln36_reg_263[7]_i_1 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0] [7]),
        .I4(\add_ln36_reg_263[10]_i_2_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hC3AAC355CCAACCAA)) 
    \add_ln36_reg_263[8]_i_1 
       (.I0(\SRL_SIG_reg[1] [8]),
        .I1(\SRL_SIG_reg[0] [8]),
        .I2(\SRL_SIG_reg[0] [7]),
        .I3(\add_ln36_reg_263_reg[2] ),
        .I4(\SRL_SIG_reg[1] [7]),
        .I5(\add_ln36_reg_263[10]_i_2_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hE2E2E2E2E21DE2E2)) 
    \add_ln36_reg_263[9]_i_1 
       (.I0(\SRL_SIG_reg[1] [9]),
        .I1(\add_ln36_reg_263_reg[2] ),
        .I2(\SRL_SIG_reg[0] [9]),
        .I3(in[8]),
        .I4(\add_ln36_reg_263[10]_i_2_n_0 ),
        .I5(in[7]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d2_S_shiftReg_8
   (internal_full_n_reg,
    in,
    ddr_buffer_out_c2_full_n,
    invert_X_c_full_n,
    image_w_c1_full_n,
    DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n,
    image_h_c4_full_n,
    invert_Y_c5_full_n,
    Q,
    shiftReg_ce,
    MM_video_out_offset,
    ap_clk);
  output internal_full_n_reg;
  output [30:0]in;
  input ddr_buffer_out_c2_full_n;
  input invert_X_c_full_n;
  input image_w_c1_full_n;
  input DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n;
  input image_h_c4_full_n;
  input invert_Y_c5_full_n;
  input [1:0]Q;
  input shiftReg_ce;
  input [30:0]MM_video_out_offset;
  input ap_clk;

  wire DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n;
  wire [30:0]MM_video_out_offset;
  wire [1:0]Q;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ddr_buffer_out_c2_full_n;
  wire image_h_c4_full_n;
  wire image_w_c1_full_n;
  wire [30:0]in;
  wire internal_full_n_reg;
  wire invert_X_c_full_n;
  wire invert_Y_c5_full_n;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[9]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[10]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[11]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[12]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[13]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[14]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[15]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[16]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[17]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[18]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[0]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[19]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[20]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[21]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[22]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[23]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[24]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[25]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[26]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[27]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[28]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[1]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[29]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[30]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[2]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[3]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[4]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[5]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[6]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[7]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(MM_video_out_offset[8]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][16]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][17]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][18]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][19]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][20]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][21]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][22]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][23]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][24]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][25]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][26]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][27]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][28]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][29]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][30]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][31]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ap_ready_INST_0_i_3
       (.I0(ddr_buffer_out_c2_full_n),
        .I1(invert_X_c_full_n),
        .I2(image_w_c1_full_n),
        .I3(DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_c3_full_n),
        .I4(image_h_c4_full_n),
        .I5(invert_Y_c5_full_n),
        .O(internal_full_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S
   (ddr_buffer_out_c_empty_n,
    ddr_buffer_out_c_full_n,
    Q,
    out,
    internal_empty_n_reg_0,
    ap_clk,
    internal_full_n_reg_0,
    internal_empty_n4_out,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    in,
    SR,
    E,
    D);
  output ddr_buffer_out_c_empty_n;
  output ddr_buffer_out_c_full_n;
  output [2:0]Q;
  output [30:0]out;
  input internal_empty_n_reg_0;
  input ap_clk;
  input internal_full_n_reg_0;
  input internal_empty_n4_out;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input [30:0]in;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ddr_buffer_out_c_empty_n;
  wire ddr_buffer_out_c_full_n;
  wire [30:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [30:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_shiftReg_7 U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(ddr_buffer_out_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    internal_full_n_i_1__6
       (.I0(ddr_buffer_out_c_full_n),
        .I1(internal_empty_n4_out),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(internal_full_n_i_1__6_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(ddr_buffer_out_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D2)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(shiftReg_ce),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_fifo_w32_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_2
   (image_w_c_empty_n,
    image_w_c_full_n,
    Q,
    out,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    internal_empty_n4_out,
    internal_empty_n_reg_0,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    in,
    SR,
    E,
    D);
  output image_w_c_empty_n;
  output image_w_c_full_n;
  output [1:0]Q;
  output [31:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input internal_empty_n4_out;
  input internal_empty_n_reg_0;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input [31:0]in;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire image_w_c_empty_n;
  wire image_w_c_full_n;
  wire [31:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_2__1_n_0;
  wire internal_full_n_reg_0;
  wire [2:2]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_shiftReg U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram
       (.Q({mOutPtr,Q}),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(image_w_c_empty_n),
        .I3(internal_empty_n_reg_0),
        .I4(Q[0]),
        .I5(mOutPtr),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(image_w_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    internal_full_n_i_2__1
       (.I0(image_w_c_full_n),
        .I1(internal_empty_n4_out),
        .I2(mOutPtr),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(internal_full_n_i_2__1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_2__1_n_0),
        .Q(image_w_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h2FFDD002)) 
    \mOutPtr[2]_i_2 
       (.I0(\mOutPtr_reg[2]_0 ),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(mOutPtr),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/image_w_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_shiftReg_7
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [30:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [30:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [30:0]in;
  wire [30:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][1]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][1]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\grp_DataMover_s2mm_32bits_fu_114/dataflow_in_loop_S2M_U0/ddr_buffer_out_c_U/U_DataMoverUnit_s2mm_32bits_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    STR_video_in_TVALID_int_regslice,
    B_V_data_1_sel,
    \B_V_data_1_payload_A_reg[7]_0 ,
    DIADI,
    SR,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    STR_video_in_TVALID,
    Q,
    \B_V_data_1_state_reg[1]_1 ,
    CO,
    grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY,
    ap_rst_n,
    tptr,
    S2M_FormatLocalBuffer_U0_ap_start,
    STR_video_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output STR_video_in_TVALID_int_regslice;
  output B_V_data_1_sel;
  output [7:0]\B_V_data_1_payload_A_reg[7]_0 ;
  output [7:0]DIADI;
  input [0:0]SR;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input STR_video_in_TVALID;
  input [0:0]Q;
  input [0:0]\B_V_data_1_state_reg[1]_1 ;
  input [0:0]CO;
  input grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY;
  input ap_rst_n;
  input tptr;
  input S2M_FormatLocalBuffer_U0_ap_start;
  input [7:0]STR_video_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_0 ;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]\B_V_data_1_state_reg[1]_1 ;
  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [0:0]Q;
  wire S2M_FormatLocalBuffer_U0_ap_start;
  wire [0:0]SR;
  wire [7:0]STR_video_in_TDATA;
  wire STR_video_in_TVALID;
  wire STR_video_in_TVALID_int_regslice;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY;
  wire tptr;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(STR_video_in_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(STR_video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(STR_video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(STR_video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(STR_video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(STR_video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(STR_video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(STR_video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(STR_video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(STR_video_in_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(STR_video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(STR_video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(STR_video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(STR_video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(STR_video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(STR_video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(STR_video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(STR_video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(STR_video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hDFFF888800000000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(STR_video_in_TVALID),
        .I2(grp_DataMover_s2mm_32bits_fu_114_STR_video_in_TREADY),
        .I3(Q),
        .I4(STR_video_in_TVALID_int_regslice),
        .I5(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF4F4F4F4F4F4F4F)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(STR_video_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(STR_video_in_TVALID_int_regslice),
        .I3(Q),
        .I4(\B_V_data_1_state_reg[1]_1 ),
        .I5(CO),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(STR_video_in_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_24
       (.I0(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(\B_V_data_1_payload_A_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    ram_reg_i_24__0
       (.I0(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_25
       (.I0(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(\B_V_data_1_payload_A_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    ram_reg_i_25__0
       (.I0(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_26
       (.I0(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(\B_V_data_1_payload_A_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    ram_reg_i_26__0
       (.I0(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_27
       (.I0(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(\B_V_data_1_payload_A_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    ram_reg_i_27__0
       (.I0(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_28
       (.I0(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(\B_V_data_1_payload_A_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    ram_reg_i_28__0
       (.I0(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_29__0
       (.I0(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(\B_V_data_1_payload_A_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    ram_reg_i_29__1
       (.I0(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_30__0
       (.I0(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(\B_V_data_1_payload_A_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    ram_reg_i_30__1
       (.I0(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    ram_reg_i_31
       (.I0(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(\B_V_data_1_payload_A_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    ram_reg_i_31__0
       (.I0(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I3(tptr),
        .I4(S2M_FormatLocalBuffer_U0_ap_start),
        .O(DIADI[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits_start_for_FillLocalBuffer7_U0
   (start_for_FillLocalBuffer7_U0_full_n,
    FillLocalBuffer7_U0_ap_start,
    ap_rst_n_0,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg,
    shiftReg_ce,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg,
    E,
    \ap_CS_fsm_reg[1] ,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0,
    ap_rst_n_1,
    loop_dataflow_input_count0,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done,
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0,
    Q,
    grp_DataMover_s2mm_32bits_fu_114_ap_done,
    \loop_dataflow_input_count_reg[0] ,
    shiftReg_ce_0,
    ap_start,
    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg,
    start_once_reg,
    \SRL_SIG_reg[0][0] ,
    \mOutPtr_reg[1]_0 ,
    SR);
  output start_for_FillLocalBuffer7_U0_full_n;
  output FillLocalBuffer7_U0_ap_start;
  output ap_rst_n_0;
  output ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg;
  output shiftReg_ce;
  output ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0;
  output ap_rst_n_1;
  output loop_dataflow_input_count0;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done;
  input ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0;
  input [2:0]Q;
  input grp_DataMover_s2mm_32bits_fu_114_ap_done;
  input [0:0]\loop_dataflow_input_count_reg[0] ;
  input shiftReg_ce_0;
  input ap_start;
  input grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  input start_once_reg;
  input \SRL_SIG_reg[0][0] ;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [0:0]SR;

  wire [0:0]E;
  wire FillLocalBuffer7_U0_ap_start;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG_reg[0][0] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_start;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg;
  wire ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_done;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_ready;
  wire grp_DataMover_s2mm_32bits_fu_114_ap_start_reg;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2_n_0;
  wire loop_dataflow_input_count0;
  wire [0:0]\loop_dataflow_input_count_reg[0] ;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_2__0_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_FillLocalBuffer7_U0_full_n;
  wire start_once_reg;

  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h1150)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_start),
        .I2(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFC00000AA800000)) 
    ap_ready_INST_0
       (.I0(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .I1(\loop_dataflow_input_count_reg[0] ),
        .I2(shiftReg_ce),
        .I3(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0),
        .I4(Q[2]),
        .I5(grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .O(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    ap_ready_INST_0_i_1
       (.I0(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .I1(start_for_FillLocalBuffer7_U0_full_n),
        .I2(start_once_reg),
        .I3(\SRL_SIG_reg[0][0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h000AAAAA00088888)) 
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .I2(grp_DataMover_s2mm_32bits_fu_114_ap_ready),
        .I3(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0),
        .I4(Q[2]),
        .I5(grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_i_2
       (.I0(\loop_dataflow_input_count_reg[0] ),
        .I1(shiftReg_ce),
        .O(grp_DataMover_s2mm_32bits_fu_114_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_i_1
       (.I0(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0),
        .I1(shiftReg_ce),
        .I2(\loop_dataflow_input_count_reg[0] ),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg),
        .O(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg));
  LUT6 #(
    .INIT(64'hAAFFFFFFAABABABA)) 
    grp_DataMover_s2mm_32bits_fu_114_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0),
        .I2(Q[2]),
        .I3(shiftReg_ce),
        .I4(\loop_dataflow_input_count_reg[0] ),
        .I5(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AA20)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(FillLocalBuffer7_U0_ap_start),
        .I3(\mOutPtr[1]_i_2__0_n_0 ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(FillLocalBuffer7_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(start_for_FillLocalBuffer7_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr[1]_i_2__0_n_0 ),
        .I5(internal_full_n_i_2_n_0),
        .O(internal_full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2
       (.I0(FillLocalBuffer7_U0_ap_start),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(start_for_FillLocalBuffer7_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \loop_dataflow_input_count[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(\loop_dataflow_input_count_reg[0] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loop_dataflow_input_count[0]_i_2 
       (.I0(shiftReg_ce),
        .I1(\loop_dataflow_input_count_reg[0] ),
        .O(loop_dataflow_input_count0));
  LUT6 #(
    .INIT(64'hF8000000FFFFFFFF)) 
    \loop_dataflow_output_count[0]_i_1 
       (.I0(\loop_dataflow_input_count_reg[0] ),
        .I1(shiftReg_ce),
        .I2(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_done_reg_0),
        .I3(Q[2]),
        .I4(grp_DataMover_s2mm_32bits_fu_114_ap_done),
        .I5(ap_rst_n),
        .O(ap_sync_reg_grp_DataMover_s2mm_32bits_fu_114_ap_ready_reg_0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(FillLocalBuffer7_U0_ap_start),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .I3(start_for_FillLocalBuffer7_U0_full_n),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr[1]_i_2__0_n_0 ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(FillLocalBuffer7_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_2__0 
       (.I0(grp_DataMover_s2mm_32bits_fu_114_ap_start_reg),
        .I1(start_for_FillLocalBuffer7_U0_full_n),
        .I2(start_once_reg),
        .O(\mOutPtr[1]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SR));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_DataMoverUnit_s2mm_3_0_0,DataMoverUnit_s2mm_32bits,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "DataMoverUnit_s2mm_32bits,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    m_axi_MM_video_out_AWADDR,
    m_axi_MM_video_out_AWLEN,
    m_axi_MM_video_out_AWSIZE,
    m_axi_MM_video_out_AWBURST,
    m_axi_MM_video_out_AWLOCK,
    m_axi_MM_video_out_AWREGION,
    m_axi_MM_video_out_AWCACHE,
    m_axi_MM_video_out_AWPROT,
    m_axi_MM_video_out_AWQOS,
    m_axi_MM_video_out_AWVALID,
    m_axi_MM_video_out_AWREADY,
    m_axi_MM_video_out_WDATA,
    m_axi_MM_video_out_WSTRB,
    m_axi_MM_video_out_WLAST,
    m_axi_MM_video_out_WVALID,
    m_axi_MM_video_out_WREADY,
    m_axi_MM_video_out_BRESP,
    m_axi_MM_video_out_BVALID,
    m_axi_MM_video_out_BREADY,
    m_axi_MM_video_out_ARADDR,
    m_axi_MM_video_out_ARLEN,
    m_axi_MM_video_out_ARSIZE,
    m_axi_MM_video_out_ARBURST,
    m_axi_MM_video_out_ARLOCK,
    m_axi_MM_video_out_ARREGION,
    m_axi_MM_video_out_ARCACHE,
    m_axi_MM_video_out_ARPROT,
    m_axi_MM_video_out_ARQOS,
    m_axi_MM_video_out_ARVALID,
    m_axi_MM_video_out_ARREADY,
    m_axi_MM_video_out_RDATA,
    m_axi_MM_video_out_RRESP,
    m_axi_MM_video_out_RLAST,
    m_axi_MM_video_out_RVALID,
    m_axi_MM_video_out_RREADY,
    STR_video_in_TVALID,
    STR_video_in_TREADY,
    STR_video_in_TDATA,
    STR_video_in_TLAST,
    STR_video_in_TKEEP,
    STR_video_in_TSTRB,
    STR_video_in_TUSER,
    MM_video_out_offset,
    image_w,
    image_h,
    invert_X,
    invert_Y,
    s2mm_line_buffer_size);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF m_axi_MM_video_out:STR_video_in, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWADDR" *) output [31:0]m_axi_MM_video_out_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWLEN" *) output [7:0]m_axi_MM_video_out_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWSIZE" *) output [2:0]m_axi_MM_video_out_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWBURST" *) output [1:0]m_axi_MM_video_out_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWLOCK" *) output [1:0]m_axi_MM_video_out_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWREGION" *) output [3:0]m_axi_MM_video_out_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWCACHE" *) output [3:0]m_axi_MM_video_out_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWPROT" *) output [2:0]m_axi_MM_video_out_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWQOS" *) output [3:0]m_axi_MM_video_out_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWVALID" *) output m_axi_MM_video_out_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out AWREADY" *) input m_axi_MM_video_out_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out WDATA" *) output [31:0]m_axi_MM_video_out_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out WSTRB" *) output [3:0]m_axi_MM_video_out_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out WLAST" *) output m_axi_MM_video_out_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out WVALID" *) output m_axi_MM_video_out_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out WREADY" *) input m_axi_MM_video_out_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out BRESP" *) input [1:0]m_axi_MM_video_out_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out BVALID" *) input m_axi_MM_video_out_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out BREADY" *) output m_axi_MM_video_out_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARADDR" *) output [31:0]m_axi_MM_video_out_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARLEN" *) output [7:0]m_axi_MM_video_out_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARSIZE" *) output [2:0]m_axi_MM_video_out_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARBURST" *) output [1:0]m_axi_MM_video_out_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARLOCK" *) output [1:0]m_axi_MM_video_out_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARREGION" *) output [3:0]m_axi_MM_video_out_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARCACHE" *) output [3:0]m_axi_MM_video_out_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARPROT" *) output [2:0]m_axi_MM_video_out_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARQOS" *) output [3:0]m_axi_MM_video_out_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARVALID" *) output m_axi_MM_video_out_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out ARREADY" *) input m_axi_MM_video_out_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out RDATA" *) input [31:0]m_axi_MM_video_out_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out RRESP" *) input [1:0]m_axi_MM_video_out_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out RLAST" *) input m_axi_MM_video_out_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out RVALID" *) input m_axi_MM_video_out_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_MM_video_out RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_MM_video_out, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 64, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_MM_video_out_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 STR_video_in TVALID" *) input STR_video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 STR_video_in TREADY" *) output STR_video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 STR_video_in TDATA" *) input [7:0]STR_video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 STR_video_in TLAST" *) input [0:0]STR_video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 STR_video_in TKEEP" *) input [0:0]STR_video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 STR_video_in TSTRB" *) input [0:0]STR_video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 STR_video_in TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME STR_video_in, TDATA_NUM_BYTES 1, TUSER_WIDTH 1, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, INSERT_VIP 0" *) input [0:0]STR_video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 MM_video_out_offset DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME MM_video_out_offset, LAYERED_METADATA undef" *) input [31:0]MM_video_out_offset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 image_w DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME image_w, LAYERED_METADATA undef" *) input [31:0]image_w;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 image_h DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME image_h, LAYERED_METADATA undef" *) input [31:0]image_h;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 invert_X DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME invert_X, LAYERED_METADATA undef" *) input [0:0]invert_X;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 invert_Y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME invert_Y, LAYERED_METADATA undef" *) input [0:0]invert_Y;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s2mm_line_buffer_size DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s2mm_line_buffer_size, LAYERED_METADATA undef" *) output [15:0]s2mm_line_buffer_size;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]MM_video_out_offset;
  wire [7:0]STR_video_in_TDATA;
  wire STR_video_in_TREADY;
  wire STR_video_in_TVALID;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [31:0]image_h;
  wire [31:0]image_w;
  wire [0:0]invert_X;
  wire [0:0]invert_Y;
  wire [31:2]\^m_axi_MM_video_out_AWADDR ;
  wire [5:0]\^m_axi_MM_video_out_AWLEN ;
  wire m_axi_MM_video_out_AWREADY;
  wire m_axi_MM_video_out_AWVALID;
  wire m_axi_MM_video_out_BREADY;
  wire m_axi_MM_video_out_BVALID;
  wire m_axi_MM_video_out_RREADY;
  wire m_axi_MM_video_out_RVALID;
  wire [31:0]m_axi_MM_video_out_WDATA;
  wire m_axi_MM_video_out_WLAST;
  wire m_axi_MM_video_out_WREADY;
  wire [3:0]m_axi_MM_video_out_WSTRB;
  wire m_axi_MM_video_out_WVALID;
  wire NLW_inst_m_axi_MM_video_out_ARVALID_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_MM_video_out_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_MM_video_out_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_MM_video_out_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_MM_video_out_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_MM_video_out_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_MM_video_out_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_MM_video_out_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_MM_video_out_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_MM_video_out_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_MM_video_out_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_MM_video_out_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_MM_video_out_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_MM_video_out_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_MM_video_out_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_MM_video_out_AWID_UNCONNECTED;
  wire [7:6]NLW_inst_m_axi_MM_video_out_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_MM_video_out_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_MM_video_out_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_MM_video_out_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_MM_video_out_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_MM_video_out_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_MM_video_out_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_MM_video_out_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_MM_video_out_WUSER_UNCONNECTED;
  wire [15:0]NLW_inst_s2mm_line_buffer_size_UNCONNECTED;

  assign m_axi_MM_video_out_ARADDR[31] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[30] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[29] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[28] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[27] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[26] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[25] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[24] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[23] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[22] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[21] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[20] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[19] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[18] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[17] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[16] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[15] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[14] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[13] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[12] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[11] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[10] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[9] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[8] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[7] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[6] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[5] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[4] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[3] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[2] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[1] = \<const0> ;
  assign m_axi_MM_video_out_ARADDR[0] = \<const0> ;
  assign m_axi_MM_video_out_ARBURST[1] = \<const0> ;
  assign m_axi_MM_video_out_ARBURST[0] = \<const1> ;
  assign m_axi_MM_video_out_ARCACHE[3] = \<const0> ;
  assign m_axi_MM_video_out_ARCACHE[2] = \<const0> ;
  assign m_axi_MM_video_out_ARCACHE[1] = \<const1> ;
  assign m_axi_MM_video_out_ARCACHE[0] = \<const1> ;
  assign m_axi_MM_video_out_ARLEN[7] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[6] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[5] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[4] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[3] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[2] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[1] = \<const0> ;
  assign m_axi_MM_video_out_ARLEN[0] = \<const0> ;
  assign m_axi_MM_video_out_ARLOCK[1] = \<const0> ;
  assign m_axi_MM_video_out_ARLOCK[0] = \<const0> ;
  assign m_axi_MM_video_out_ARPROT[2] = \<const0> ;
  assign m_axi_MM_video_out_ARPROT[1] = \<const0> ;
  assign m_axi_MM_video_out_ARPROT[0] = \<const0> ;
  assign m_axi_MM_video_out_ARQOS[3] = \<const0> ;
  assign m_axi_MM_video_out_ARQOS[2] = \<const0> ;
  assign m_axi_MM_video_out_ARQOS[1] = \<const0> ;
  assign m_axi_MM_video_out_ARQOS[0] = \<const0> ;
  assign m_axi_MM_video_out_ARREGION[3] = \<const0> ;
  assign m_axi_MM_video_out_ARREGION[2] = \<const0> ;
  assign m_axi_MM_video_out_ARREGION[1] = \<const0> ;
  assign m_axi_MM_video_out_ARREGION[0] = \<const0> ;
  assign m_axi_MM_video_out_ARSIZE[2] = \<const0> ;
  assign m_axi_MM_video_out_ARSIZE[1] = \<const1> ;
  assign m_axi_MM_video_out_ARSIZE[0] = \<const0> ;
  assign m_axi_MM_video_out_ARVALID = \<const0> ;
  assign m_axi_MM_video_out_AWADDR[31:2] = \^m_axi_MM_video_out_AWADDR [31:2];
  assign m_axi_MM_video_out_AWADDR[1] = \<const0> ;
  assign m_axi_MM_video_out_AWADDR[0] = \<const0> ;
  assign m_axi_MM_video_out_AWBURST[1] = \<const0> ;
  assign m_axi_MM_video_out_AWBURST[0] = \<const1> ;
  assign m_axi_MM_video_out_AWCACHE[3] = \<const0> ;
  assign m_axi_MM_video_out_AWCACHE[2] = \<const0> ;
  assign m_axi_MM_video_out_AWCACHE[1] = \<const1> ;
  assign m_axi_MM_video_out_AWCACHE[0] = \<const1> ;
  assign m_axi_MM_video_out_AWLEN[7] = \<const0> ;
  assign m_axi_MM_video_out_AWLEN[6] = \<const0> ;
  assign m_axi_MM_video_out_AWLEN[5:0] = \^m_axi_MM_video_out_AWLEN [5:0];
  assign m_axi_MM_video_out_AWLOCK[1] = \<const0> ;
  assign m_axi_MM_video_out_AWLOCK[0] = \<const0> ;
  assign m_axi_MM_video_out_AWPROT[2] = \<const0> ;
  assign m_axi_MM_video_out_AWPROT[1] = \<const0> ;
  assign m_axi_MM_video_out_AWPROT[0] = \<const0> ;
  assign m_axi_MM_video_out_AWQOS[3] = \<const0> ;
  assign m_axi_MM_video_out_AWQOS[2] = \<const0> ;
  assign m_axi_MM_video_out_AWQOS[1] = \<const0> ;
  assign m_axi_MM_video_out_AWQOS[0] = \<const0> ;
  assign m_axi_MM_video_out_AWREGION[3] = \<const0> ;
  assign m_axi_MM_video_out_AWREGION[2] = \<const0> ;
  assign m_axi_MM_video_out_AWREGION[1] = \<const0> ;
  assign m_axi_MM_video_out_AWREGION[0] = \<const0> ;
  assign m_axi_MM_video_out_AWSIZE[2] = \<const0> ;
  assign m_axi_MM_video_out_AWSIZE[1] = \<const1> ;
  assign m_axi_MM_video_out_AWSIZE[0] = \<const0> ;
  assign s2mm_line_buffer_size[15] = \<const0> ;
  assign s2mm_line_buffer_size[14] = \<const0> ;
  assign s2mm_line_buffer_size[13] = \<const0> ;
  assign s2mm_line_buffer_size[12] = \<const0> ;
  assign s2mm_line_buffer_size[11] = \<const1> ;
  assign s2mm_line_buffer_size[10] = \<const0> ;
  assign s2mm_line_buffer_size[9] = \<const0> ;
  assign s2mm_line_buffer_size[8] = \<const0> ;
  assign s2mm_line_buffer_size[7] = \<const0> ;
  assign s2mm_line_buffer_size[6] = \<const0> ;
  assign s2mm_line_buffer_size[5] = \<const0> ;
  assign s2mm_line_buffer_size[4] = \<const0> ;
  assign s2mm_line_buffer_size[3] = \<const0> ;
  assign s2mm_line_buffer_size[2] = \<const0> ;
  assign s2mm_line_buffer_size[1] = \<const0> ;
  assign s2mm_line_buffer_size[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MM_VIDEO_OUT_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM_VIDEO_OUT_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_MM_VIDEO_OUT_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_MM_VIDEO_OUT_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_MM_VIDEO_OUT_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_MM_VIDEO_OUT_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MM_VIDEO_OUT_ID_WIDTH = "1" *) 
  (* C_M_AXI_MM_VIDEO_OUT_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_MM_VIDEO_OUT_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_MM_VIDEO_OUT_USER_VALUE = "0" *) 
  (* C_M_AXI_MM_VIDEO_OUT_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_MM_VIDEO_OUT_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "3'b001" *) 
  (* ap_ST_fsm_state2 = "3'b010" *) 
  (* ap_ST_fsm_state3 = "3'b100" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DataMoverUnit_s2mm_32bits inst
       (.MM_video_out_offset({MM_video_out_offset[31:1],1'b0}),
        .STR_video_in_TDATA(STR_video_in_TDATA),
        .STR_video_in_TKEEP(1'b0),
        .STR_video_in_TLAST(1'b0),
        .STR_video_in_TREADY(STR_video_in_TREADY),
        .STR_video_in_TSTRB(1'b0),
        .STR_video_in_TUSER(1'b0),
        .STR_video_in_TVALID(STR_video_in_TVALID),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .image_h(image_h),
        .image_w(image_w),
        .invert_X(invert_X),
        .invert_Y(invert_Y),
        .m_axi_MM_video_out_ARADDR(NLW_inst_m_axi_MM_video_out_ARADDR_UNCONNECTED[31:0]),
        .m_axi_MM_video_out_ARBURST(NLW_inst_m_axi_MM_video_out_ARBURST_UNCONNECTED[1:0]),
        .m_axi_MM_video_out_ARCACHE(NLW_inst_m_axi_MM_video_out_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_MM_video_out_ARID(NLW_inst_m_axi_MM_video_out_ARID_UNCONNECTED[0]),
        .m_axi_MM_video_out_ARLEN(NLW_inst_m_axi_MM_video_out_ARLEN_UNCONNECTED[7:0]),
        .m_axi_MM_video_out_ARLOCK(NLW_inst_m_axi_MM_video_out_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_MM_video_out_ARPROT(NLW_inst_m_axi_MM_video_out_ARPROT_UNCONNECTED[2:0]),
        .m_axi_MM_video_out_ARQOS(NLW_inst_m_axi_MM_video_out_ARQOS_UNCONNECTED[3:0]),
        .m_axi_MM_video_out_ARREADY(1'b0),
        .m_axi_MM_video_out_ARREGION(NLW_inst_m_axi_MM_video_out_ARREGION_UNCONNECTED[3:0]),
        .m_axi_MM_video_out_ARSIZE(NLW_inst_m_axi_MM_video_out_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_MM_video_out_ARUSER(NLW_inst_m_axi_MM_video_out_ARUSER_UNCONNECTED[0]),
        .m_axi_MM_video_out_ARVALID(NLW_inst_m_axi_MM_video_out_ARVALID_UNCONNECTED),
        .m_axi_MM_video_out_AWADDR({\^m_axi_MM_video_out_AWADDR ,NLW_inst_m_axi_MM_video_out_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_MM_video_out_AWBURST(NLW_inst_m_axi_MM_video_out_AWBURST_UNCONNECTED[1:0]),
        .m_axi_MM_video_out_AWCACHE(NLW_inst_m_axi_MM_video_out_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_MM_video_out_AWID(NLW_inst_m_axi_MM_video_out_AWID_UNCONNECTED[0]),
        .m_axi_MM_video_out_AWLEN({NLW_inst_m_axi_MM_video_out_AWLEN_UNCONNECTED[7:6],\^m_axi_MM_video_out_AWLEN }),
        .m_axi_MM_video_out_AWLOCK(NLW_inst_m_axi_MM_video_out_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_MM_video_out_AWPROT(NLW_inst_m_axi_MM_video_out_AWPROT_UNCONNECTED[2:0]),
        .m_axi_MM_video_out_AWQOS(NLW_inst_m_axi_MM_video_out_AWQOS_UNCONNECTED[3:0]),
        .m_axi_MM_video_out_AWREADY(m_axi_MM_video_out_AWREADY),
        .m_axi_MM_video_out_AWREGION(NLW_inst_m_axi_MM_video_out_AWREGION_UNCONNECTED[3:0]),
        .m_axi_MM_video_out_AWSIZE(NLW_inst_m_axi_MM_video_out_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_MM_video_out_AWUSER(NLW_inst_m_axi_MM_video_out_AWUSER_UNCONNECTED[0]),
        .m_axi_MM_video_out_AWVALID(m_axi_MM_video_out_AWVALID),
        .m_axi_MM_video_out_BID(1'b0),
        .m_axi_MM_video_out_BREADY(m_axi_MM_video_out_BREADY),
        .m_axi_MM_video_out_BRESP({1'b0,1'b0}),
        .m_axi_MM_video_out_BUSER(1'b0),
        .m_axi_MM_video_out_BVALID(m_axi_MM_video_out_BVALID),
        .m_axi_MM_video_out_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_MM_video_out_RID(1'b0),
        .m_axi_MM_video_out_RLAST(1'b0),
        .m_axi_MM_video_out_RREADY(m_axi_MM_video_out_RREADY),
        .m_axi_MM_video_out_RRESP({1'b0,1'b0}),
        .m_axi_MM_video_out_RUSER(1'b0),
        .m_axi_MM_video_out_RVALID(m_axi_MM_video_out_RVALID),
        .m_axi_MM_video_out_WDATA(m_axi_MM_video_out_WDATA),
        .m_axi_MM_video_out_WID(NLW_inst_m_axi_MM_video_out_WID_UNCONNECTED[0]),
        .m_axi_MM_video_out_WLAST(m_axi_MM_video_out_WLAST),
        .m_axi_MM_video_out_WREADY(m_axi_MM_video_out_WREADY),
        .m_axi_MM_video_out_WSTRB(m_axi_MM_video_out_WSTRB),
        .m_axi_MM_video_out_WUSER(NLW_inst_m_axi_MM_video_out_WUSER_UNCONNECTED[0]),
        .m_axi_MM_video_out_WVALID(m_axi_MM_video_out_WVALID),
        .s2mm_line_buffer_size(NLW_inst_s2mm_line_buffer_size_UNCONNECTED[15:0]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
