# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 132 02/25/2009 SJ Web Edition
# Date created = 13:43:57  May 26, 2009
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		plan_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY MAX7000S
set_global_assignment -name DEVICE "EPM7064SLC44-10"
set_global_assignment -name TOP_LEVEL_ENTITY count_cresc_mod_100
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:43:57  MAY 26, 2009"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MAX7000_OPTIMIZATION_TECHNIQUE BALANCED
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name FMAX_REQUIREMENT "100 MHz"
set_global_assignment -name FMAX_REQUIREMENT "100 MHz" -section_id clock
set_instance_assignment -name CLOCK_SETTINGS clock -to clock
set_global_assignment -name SOURCE_FILE contador_BCD_cresc.cmp
set_global_assignment -name QIP_FILE contador_BCD_cresc.qip
set_global_assignment -name BDF_FILE count_cresc_mod_100.bdf
set_global_assignment -name VHDL_FILE conv_BCD_7seg.vhd
set_global_assignment -name BDF_FILE conv_BCD_7seg.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE plan_test.vwf
set_global_assignment -name BDF_FILE plan_test.bdf
set_global_assignment -name QIP_FILE mux_2x8bits.qip
set_global_assignment -name QIP_FILE constante_8bit.qip