# ZYNQ_CARRY4_TDC
Implement a time to digital converter for timing signals, construct a 156 level delay chain using CARRY4 module, combine LUT6 precoding and additive tree decoding mechanism, and ultimately achieve sub nanosecond time resolution.
