
AVRASM ver. 2.1.30  D:\Lecture\Micro-lab\New folder\CodeVision\part_3\Debug\List\part_3.asm Mon Apr 25 21:03:32 2022

D:\Lecture\Micro-lab\New folder\CodeVision\part_3\Debug\List\part_3.asm(1088): warning: Register r5 already defined by the .DEF directive
D:\Lecture\Micro-lab\New folder\CodeVision\part_3\Debug\List\part_3.asm(1089): warning: Register r4 already defined by the .DEF directive
D:\Lecture\Micro-lab\New folder\CodeVision\part_3\Debug\List\part_3.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8/000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0049 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 00a7 	JMP  _timer0_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0079 	JMP  _adc_isr
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x20000:
000033 6843
000034 6e61
000035 656e
000036 206c      	.DB  0x43,0x68,0x61,0x6E,0x6E,0x65,0x6C,0x20
000037 6425
000038 253a
000039 4d64
00003a 0076      	.DB  0x25,0x64,0x3A,0x25,0x64,0x4D,0x76,0x0
                 _0x2040003:
00003b c080      	.DB  0x80,0xC0
                 _0x2060060:
D:\Lecture\Micro-lab\New folder\CodeVision\part_3\Debug\List\part_3.asm(1133): warning: .cseg .db misalignment - padding zero byte
00003c 0001      	.DB  0x1
                 _0x2060000:
00003d 4e2d
00003e 4e41
00003f 4900
000040 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
D:\Lecture\Micro-lab\New folder\CodeVision\part_3\Debug\List\part_3.asm(1136): warning: .cseg .db misalignment - padding zero byte
000041 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000042 0002      	.DW  0x02
000043 0173      	.DW  __base_y_G102
000044 0076      	.DW  _0x2040003*2
                 
000045 0001      	.DW  0x01
000046 0177      	.DW  __seed_G103
000047 0078      	.DW  _0x2060060*2
                 
                 _0xFFFFFFFF:
000048 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000049 94f8      	CLI
00004a 27ee      	CLR  R30
00004b bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004c e0f1      	LDI  R31,1
00004d bffb      	OUT  GICR,R31
00004e bfeb      	OUT  GICR,R30
00004f bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000050 e08d      	LDI  R24,(14-2)+1
000051 e0a2      	LDI  R26,2
000052 27bb      	CLR  R27
                 __CLEAR_REG:
000053 93ed      	ST   X+,R30
000054 958a      	DEC  R24
000055 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000056 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000057 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000058 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000059 93ed      	ST   X+,R30
00005a 9701      	SBIW R24,1
00005b f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005c e8e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005d e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00005e 9185      	LPM  R24,Z+
00005f 9195      	LPM  R25,Z+
000060 9700      	SBIW R24,0
000061 f061      	BREQ __GLOBAL_INI_END
000062 91a5      	LPM  R26,Z+
000063 91b5      	LPM  R27,Z+
000064 9005      	LPM  R0,Z+
000065 9015      	LPM  R1,Z+
000066 01bf      	MOVW R22,R30
000067 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000068 9005      	LPM  R0,Z+
000069 920d      	ST   X+,R0
00006a 9701      	SBIW R24,1
00006b f7e1      	BRNE __GLOBAL_INI_LOOP
00006c 01fb      	MOVW R30,R22
00006d cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00006e e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00006f bfed      	OUT  SPL,R30
000070 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000071 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000072 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000073 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000074 940c 0076 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 25/04/2022
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8/000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <header.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;unsigned int adc_data[LAST_ADC_INPUT-FIRST_ADC_INPUT+1];
                 ;int data;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 001E {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 001F init_adc_timer();
000076 d0ad      	RCALL _init_adc_timer
                 ; 0000 0020 
                 ; 0000 0021 while (1)
                 _0x3:
                 ; 0000 0022       {
                 ; 0000 0023 
                 ; 0000 0024       }
000077 cfff      	RJMP _0x3
                 ; 0000 0025 }
                 _0x6:
000078 cfff      	RJMP _0x6
                 ; .FEND
                 ;#include <header.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0001 0005 {
                 
                 	.CSEG
                 _adc_isr:
                 ; .FSTART _adc_isr
000079 938a      	ST   -Y,R24
00007a 93aa      	ST   -Y,R26
00007b 93ba      	ST   -Y,R27
00007c 93ea      	ST   -Y,R30
00007d 93fa      	ST   -Y,R31
00007e b7ef      	IN   R30,SREG
00007f 93ea      	ST   -Y,R30
                 ; 0001 0006 static unsigned char input_index=0;
                 ; 0001 0007 // Read the AD conversion result
                 ; 0001 0008 adc_data[input_index]=ADCW;
000080 91e0 0172 	LDS  R30,_input_index_S0010000000
000082 e6a0      	LDI  R26,LOW(_adc_data)
000083 e0b1      	LDI  R27,HIGH(_adc_data)
000084 e0f0      	LDI  R31,0
000085 0fee      	LSL  R30
000086 1fff      	ROL  R31
000087 0fae      	ADD  R26,R30
000088 1fbf      	ADC  R27,R31
000089 b1e4      	IN   R30,0x4
00008a b1f5      	IN   R31,0x4+1
00008b 93ed      	ST   X+,R30
00008c 93fc      	ST   X,R31
                 ; 0001 0009 // Select next ADC input
                 ; 0001 000A if (++input_index > (LAST_ADC_INPUT-FIRST_ADC_INPUT))
00008d 91a0 0172 	LDS  R26,_input_index_S0010000000
00008f 5faf      	SUBI R26,-LOW(1)
000090 93a0 0172 	STS  _input_index_S0010000000,R26
000092 30a8      	CPI  R26,LOW(0x8)
000093 f018      	BRLO _0x20003
                 ; 0001 000B    input_index=0;
000094 e0e0      	LDI  R30,LOW(0)
000095 93e0 0172 	STS  _input_index_S0010000000,R30
                 ; 0001 000C ADMUX=(FIRST_ADC_INPUT | ADC_VREF_TYPE)+input_index;
                 _0x20003:
000097 91e0 0172 	LDS  R30,_input_index_S0010000000
000099 5ce0      	SUBI R30,-LOW(64)
00009a b9e7      	OUT  0x7,R30
                 ; 0001 000D // Delay needed for the stabilization of the ADC input voltage
                 ; 0001 000E delay_us(10);
                +
00009b e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
00009c 958a     +DEC R24
00009d f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0001 000F // Start the AD conversion
                 ; 0001 0010 ADCSRA|=(1<<ADSC);
00009e 9a36      	SBI  0x6,6
                 ; 0001 0011 }
00009f 91e9      	LD   R30,Y+
0000a0 bfef      	OUT  SREG,R30
0000a1 91f9      	LD   R31,Y+
0000a2 91e9      	LD   R30,Y+
0000a3 91b9      	LD   R27,Y+
0000a4 91a9      	LD   R26,Y+
0000a5 9189      	LD   R24,Y+
0000a6 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0001 0016 {
                 ; 0001 0017 ADMUX=adc_input | ADC_VREF_TYPE;
                 ;	adc_input -> Y+0
                 ; 0001 0018 // Delay needed for the stabilization of the ADC input voltage
                 ; 0001 0019 delay_us(10);
                 ; 0001 001A // Start the AD conversion
                 ; 0001 001B ADCSRA|=(1<<ADSC);
                 ; 0001 001C // Wait for the AD conversion to complete
                 ; 0001 001D while ((ADCSRA & (1<<ADIF))==0);
                 ; 0001 001E ADCSRA|=(1<<ADIF);
                 ; 0001 001F return ADCW;
                 ; 0001 0020 }
                 ;
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0001 0023 {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
0000a7 920a      	ST   -Y,R0
0000a8 921a      	ST   -Y,R1
0000a9 92fa      	ST   -Y,R15
0000aa 936a      	ST   -Y,R22
0000ab 937a      	ST   -Y,R23
0000ac 938a      	ST   -Y,R24
0000ad 939a      	ST   -Y,R25
0000ae 93aa      	ST   -Y,R26
0000af 93ba      	ST   -Y,R27
0000b0 93ea      	ST   -Y,R30
0000b1 93fa      	ST   -Y,R31
0000b2 b7ef      	IN   R30,SREG
0000b3 93ea      	ST   -Y,R30
                 ; 0001 0024     char str[16];
                 ; 0001 0025     int tmp;
                 ; 0001 0026     int tmp_value;
                 ; 0001 0027     data = adc_data[0];
0000b4 9760      	SBIW R28,16
0000b5 940e 0573 	CALL __SAVELOCR4
                 ;	str -> Y+4
                 ;	tmp -> R16,R17
                 ;	tmp_value -> R18,R19
0000b7 91e0 0160 	LDS  R30,_adc_data
0000b9 91f0 0161 	LDS  R31,_adc_data+1
0000bb 93e0 0170 	STS  _data,R30
0000bd 93f0 0171 	STS  _data+1,R31
                 ; 0001 0028 
                 ; 0001 0029     tmp = ((data*90)/1024) ;
0000bf e5aa      	LDI  R26,LOW(90)
0000c0 e0b0      	LDI  R27,HIGH(90)
0000c1 940e 0539 	CALL __MULW12
0000c3 01df      	MOVW R26,R30
0000c4 e0e0      	LDI  R30,LOW(1024)
0000c5 e0f4      	LDI  R31,HIGH(1024)
0000c6 940e 0551 	CALL __DIVW21
0000c8 018f      	MOVW R16,R30
                 ; 0001 002A      tmp_value =(2.55 * tmp + 5 ) + 0.5;
0000c9 940e 052c 	CALL __CWD1
0000cb 940e 044b 	CALL __CDF1
                +
0000cd e3a3     +LDI R26 , LOW ( 0x40233333 )
0000ce e3b3     +LDI R27 , HIGH ( 0x40233333 )
0000cf e283     +LDI R24 , BYTE3 ( 0x40233333 )
0000d0 e490     +LDI R25 , BYTE4 ( 0x40233333 )
                 	__GETD2N 0x40233333
0000d1 940e 04ce 	CALL __MULF12
                +
0000d3 e0a0     +LDI R26 , LOW ( 0x40A00000 )
0000d4 e0b0     +LDI R27 , HIGH ( 0x40A00000 )
0000d5 ea80     +LDI R24 , BYTE3 ( 0x40A00000 )
0000d6 e490     +LDI R25 , BYTE4 ( 0x40A00000 )
                 	__GETD2N 0x40A00000
0000d7 940e 047e 	CALL __ADDF12
                +
0000d9 e0a0     +LDI R26 , LOW ( 0x3F000000 )
0000da e0b0     +LDI R27 , HIGH ( 0x3F000000 )
0000db e080     +LDI R24 , BYTE3 ( 0x3F000000 )
0000dc e39f     +LDI R25 , BYTE4 ( 0x3F000000 )
                 	__GETD2N 0x3F000000
0000dd 940e 047e 	CALL __ADDF12
0000df 940e 0414 	CALL __CFD1
0000e1 019f      	MOVW R18,R30
                 ; 0001 002B     OCR0 = tmp_value;
0000e2 bf2c      	OUT  0x3C,R18
                 ; 0001 002C     sprintf(str,"Channel %d:%dMv",0,((data * 5)/1023)*1000 );
0000e3 01fe      	MOVW R30,R28
0000e4 9634      	ADIW R30,4
0000e5 93fa      	ST   -Y,R31
0000e6 93ea      	ST   -Y,R30
                +
0000e7 e6e6     +LDI R30 , LOW ( 2 * _0x20000 + ( 0 ) )
0000e8 e0f0     +LDI R31 , HIGH ( 2 * _0x20000 + ( 0 ) )
                 	__POINTW1FN _0x20000,0
0000e9 93fa      	ST   -Y,R31
0000ea 93ea      	ST   -Y,R30
                +
0000eb e0e0     +LDI R30 , LOW ( 0x0 )
0000ec e0f0     +LDI R31 , HIGH ( 0x0 )
0000ed e060     +LDI R22 , BYTE3 ( 0x0 )
0000ee e070     +LDI R23 , BYTE4 ( 0x0 )
                 	__GETD1N 0x0
0000ef 940e 056c 	CALL __PUTPARD1
0000f1 91e0 0170 	LDS  R30,_data
0000f3 91f0 0171 	LDS  R31,_data+1
0000f5 e0a5      	LDI  R26,LOW(5)
0000f6 e0b0      	LDI  R27,HIGH(5)
0000f7 940e 0539 	CALL __MULW12
0000f9 01df      	MOVW R26,R30
0000fa efef      	LDI  R30,LOW(1023)
0000fb e0f3      	LDI  R31,HIGH(1023)
0000fc 940e 0551 	CALL __DIVW21
0000fe eea8      	LDI  R26,LOW(1000)
0000ff e0b3      	LDI  R27,HIGH(1000)
000100 940e 0539 	CALL __MULW12
000102 940e 052c 	CALL __CWD1
000104 940e 056c 	CALL __PUTPARD1
000106 e088      	LDI  R24,8
000107 940e 02c7 	CALL _sprintf
000109 962c      	ADIW R28,12
                 ; 0001 002D         //sprintf(str,"Channel %d:%d Mv",i,data );
                 ; 0001 002E         lcd_gotoxy(0,0);
00010a e0e0      	LDI  R30,LOW(0)
00010b 93ea      	ST   -Y,R30
00010c e0a0      	LDI  R26,LOW(0)
00010d 940e 031b 	CALL _lcd_gotoxy
                 ; 0001 002F         lcd_puts(str);
00010f 01de      	MOVW R26,R28
000110 9614      	ADIW R26,4
000111 940e 0349 	CALL _lcd_puts
                 ; 0001 0030 
                 ; 0001 0031 
                 ; 0001 0032 }
000113 940e 057a 	CALL __LOADLOCR4
000115 9664      	ADIW R28,20
000116 91e9      	LD   R30,Y+
000117 bfef      	OUT  SREG,R30
000118 91f9      	LD   R31,Y+
000119 91e9      	LD   R30,Y+
00011a 91b9      	LD   R27,Y+
00011b 91a9      	LD   R26,Y+
00011c 9199      	LD   R25,Y+
00011d 9189      	LD   R24,Y+
00011e 9179      	LD   R23,Y+
00011f 9169      	LD   R22,Y+
000120 90f9      	LD   R15,Y+
000121 9019      	LD   R1,Y+
000122 9009      	LD   R0,Y+
000123 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;void init_adc_timer(void){
                 ; 0001 0035 void init_adc_timer(void){
                 _init_adc_timer:
                 ; .FSTART _init_adc_timer
                 ; 0001 0036 
                 ; 0001 0037  // Declare your local variables here
                 ; 0001 0038 
                 ; 0001 0039 // Input/Output Ports initialization
                 ; 0001 003A // Port A initialization
                 ; 0001 003B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 003C DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000124 e0e0      	LDI  R30,LOW(0)
000125 bbea      	OUT  0x1A,R30
                 ; 0001 003D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 003E PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000126 bbeb      	OUT  0x1B,R30
                 ; 0001 003F 
                 ; 0001 0040 // Port B initialization
                 ; 0001 0041 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 0042 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000127 bbe7      	OUT  0x17,R30
                 ; 0001 0043 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 0044 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000128 bbe8      	OUT  0x18,R30
                 ; 0001 0045 
                 ; 0001 0046 // Port C initialization
                 ; 0001 0047 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 0048 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000129 bbe4      	OUT  0x14,R30
                 ; 0001 0049 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 004A PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00012a bbe5      	OUT  0x15,R30
                 ; 0001 004B 
                 ; 0001 004C // Port D initialization
                 ; 0001 004D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 004E DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00012b bbe1      	OUT  0x11,R30
                 ; 0001 004F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 0050 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00012c bbe2      	OUT  0x12,R30
                 ; 0001 0051 
                 ; 0001 0052 // ADC initialization
                 ; 0001 0053 // ADC Clock frequency: 1000/000 kHz
                 ; 0001 0054 // ADC Voltage Reference: AVCC pin
                 ; 0001 0055 // ADC Auto Trigger Source: Free Running
                 ; 0001 0056 
                 ; 0001 0057 ADMUX=FIRST_ADC_INPUT | ADC_VREF_TYPE;
00012d e4e0      	LDI  R30,LOW(64)
00012e b9e7      	OUT  0x7,R30
                 ; 0001 0058 ADCSRA=(1<<ADEN) | (1<<ADSC) | (1<<ADATE) | (0<<ADIF) | (1<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
00012f eeeb      	LDI  R30,LOW(235)
000130 b9e6      	OUT  0x6,R30
                 ; 0001 0059 SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000131 e0e0      	LDI  R30,LOW(0)
000132 bfe0      	OUT  0x30,R30
                 ; 0001 005A 
                 ; 0001 005B // Alphanumeric LCD initialization
                 ; 0001 005C // Connections are specified in the
                 ; 0001 005D // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0001 005E // RS - PORTC Bit 0
                 ; 0001 005F // RD - PORTC Bit 1
                 ; 0001 0060 // EN - PORTC Bit 2
                 ; 0001 0061 // D4 - PORTC Bit 4
                 ; 0001 0062 // D5 - PORTC Bit 5
                 ; 0001 0063 // D6 - PORTC Bit 6
                 ; 0001 0064 // D7 - PORTC Bit 7
                 ; 0001 0065 // Characters/line: 16
                 ; 0001 0066 
                 ; 0001 0067 
                 ; 0001 0068 // Timer/Counter 0 initialization
                 ; 0001 0069 // Clock source: System Clock
                 ; 0001 006A // Clock value: 7.813 kHz
                 ; 0001 006B // Mode: Phase correct PWM top=0xFF
                 ; 0001 006C // OC0 output: Non-Inverted PWM
                 ; 0001 006D // Timer Period: 65.28 ms
                 ; 0001 006E // Output Pulse(s):
                 ; 0001 006F // OC0 Period: 65.28 ms Width: 32.768 ms
                 ; 0001 0070 TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (0<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
000133 e6e5      	LDI  R30,LOW(101)
000134 bfe3      	OUT  0x33,R30
                 ; 0001 0071 TCNT0=0x00;
000135 e0e0      	LDI  R30,LOW(0)
000136 bfe2      	OUT  0x32,R30
                 ; 0001 0072 OCR0=0x80;
000137 e8e0      	LDI  R30,LOW(128)
000138 bfec      	OUT  0x3C,R30
                 ; 0001 0073 
                 ; 0001 0074 // Timer/Counter 1 initialization
                 ; 0001 0075 // Clock source: System Clock
                 ; 0001 0076 // Clock value: Timer1 Stopped
                 ; 0001 0077 // Mode: Normal top=0xFFFF
                 ; 0001 0078 // OC1A output: Disconnected
                 ; 0001 0079 // OC1B output: Disconnected
                 ; 0001 007A // Noise Canceler: Off
                 ; 0001 007B // Input Capture on Falling Edge
                 ; 0001 007C // Timer1 Overflow Interrupt: Off
                 ; 0001 007D // Input Capture Interrupt: Off
                 ; 0001 007E // Compare A Match Interrupt: Off
                 ; 0001 007F // Compare B Match Interrupt: Off
                 ; 0001 0080 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000139 e0e0      	LDI  R30,LOW(0)
00013a bdef      	OUT  0x2F,R30
                 ; 0001 0081 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00013b bdee      	OUT  0x2E,R30
                 ; 0001 0082 TCNT1H=0x00;
00013c bded      	OUT  0x2D,R30
                 ; 0001 0083 TCNT1L=0x00;
00013d bdec      	OUT  0x2C,R30
                 ; 0001 0084 ICR1H=0x00;
00013e bde7      	OUT  0x27,R30
                 ; 0001 0085 ICR1L=0x00;
00013f bde6      	OUT  0x26,R30
                 ; 0001 0086 OCR1AH=0x00;
000140 bdeb      	OUT  0x2B,R30
                 ; 0001 0087 OCR1AL=0x00;
000141 bdea      	OUT  0x2A,R30
                 ; 0001 0088 OCR1BH=0x00;
000142 bde9      	OUT  0x29,R30
                 ; 0001 0089 OCR1BL=0x00;
000143 bde8      	OUT  0x28,R30
                 ; 0001 008A 
                 ; 0001 008B // Timer/Counter 2 initialization
                 ; 0001 008C // Clock source: System Clock
                 ; 0001 008D // Clock value: Timer2 Stopped
                 ; 0001 008E // Mode: Normal top=0xFF
                 ; 0001 008F // OC2 output: Disconnected
                 ; 0001 0090 ASSR=0<<AS2;
000144 bde2      	OUT  0x22,R30
                 ; 0001 0091 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000145 bde5      	OUT  0x25,R30
                 ; 0001 0092 TCNT2=0x00;
000146 bde4      	OUT  0x24,R30
                 ; 0001 0093 OCR2=0x00;
000147 bde3      	OUT  0x23,R30
                 ; 0001 0094 
                 ; 0001 0095 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0001 0096 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (1<<TOIE0);
000148 e0e1      	LDI  R30,LOW(1)
000149 bfe9      	OUT  0x39,R30
                 ; 0001 0097 
                 ; 0001 0098 // External Interrupt(s) initialization
                 ; 0001 0099 // INT0: Off
                 ; 0001 009A // INT1: Off
                 ; 0001 009B // INT2: Off
                 ; 0001 009C MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00014a e0e0      	LDI  R30,LOW(0)
00014b bfe5      	OUT  0x35,R30
                 ; 0001 009D MCUCSR=(0<<ISC2);
00014c bfe4      	OUT  0x34,R30
                 ; 0001 009E 
                 ; 0001 009F // USART initialization
                 ; 0001 00A0 // USART disabled
                 ; 0001 00A1 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00014d b9ea      	OUT  0xA,R30
                 ; 0001 00A2 
                 ; 0001 00A3 lcd_init(16);
00014e e1a0      	LDI  R26,LOW(16)
00014f 940e 035a 	CALL _lcd_init
                 ; 0001 00A4 
                 ; 0001 00A5 // Global enable interrupts
                 ; 0001 00A6 #asm("sei")
000151 9478      	sei
                 ; 0001 00A7 
                 ; 0001 00A8 }
000152 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G101:
                 ; .FSTART _put_buff_G101
000153 93ba      	ST   -Y,R27
000154 93aa      	ST   -Y,R26
000155 931a      	ST   -Y,R17
000156 930a      	ST   -Y,R16
000157 81aa      	LDD  R26,Y+2
000158 81bb      	LDD  R27,Y+2+1
000159 9612      	ADIW R26,2
00015a 940e 0564 	CALL __GETW1P
00015c 9730      	SBIW R30,0
00015d f159      	BREQ _0x2020010
00015e 81aa      	LDD  R26,Y+2
00015f 81bb      	LDD  R27,Y+2+1
000160 9614      	ADIW R26,4
000161 940e 0564 	CALL __GETW1P
000163 018f      	MOVW R16,R30
000164 9730      	SBIW R30,0
000165 f061      	BREQ _0x2020012
                +
000166 3002     +CPI R16 , LOW ( 2 )
000167 e0e0     +LDI R30 , HIGH ( 2 )
000168 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000169 f098      	BRLO _0x2020013
00016a 01f8      	MOVW R30,R16
00016b 9731      	SBIW R30,1
00016c 018f      	MOVW R16,R30
                +
00016d 81aa     +LDD R26 , Y + 2
00016e 81bb     +LDD R27 , Y + 2 + 1
00016f 9614     +ADIW R26 , 4
000170 93ed     +ST X + , R30
000171 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2020012:
000172 81aa      	LDD  R26,Y+2
000173 81bb      	LDD  R27,Y+2+1
000174 9612      	ADIW R26,2
000175 91ed      	LD   R30,X+
000176 91fd      	LD   R31,X+
000177 9631      	ADIW R30,1
000178 93fe      	ST   -X,R31
000179 93ee      	ST   -X,R30
00017a 9731      	SBIW R30,1
00017b 81ac      	LDD  R26,Y+4
00017c 83a0      	STD  Z+0,R26
                 _0x2020013:
00017d 81aa      	LDD  R26,Y+2
00017e 81bb      	LDD  R27,Y+2+1
00017f 940e 0564 	CALL __GETW1P
000181 23ff      	TST  R31
000182 f02a      	BRMI _0x2020014
000183 91ed      	LD   R30,X+
000184 91fd      	LD   R31,X+
000185 9631      	ADIW R30,1
000186 93fe      	ST   -X,R31
000187 93ee      	ST   -X,R30
                 _0x2020014:
000188 c006      	RJMP _0x2020015
                 _0x2020010:
000189 81aa      	LDD  R26,Y+2
00018a 81bb      	LDD  R27,Y+2+1
00018b efef      	LDI  R30,LOW(65535)
00018c efff      	LDI  R31,HIGH(65535)
00018d 93ed      	ST   X+,R30
00018e 93fc      	ST   X,R31
                 _0x2020015:
00018f 8119      	LDD  R17,Y+1
000190 8108      	LDD  R16,Y+0
000191 9625      	ADIW R28,5
000192 9508      	RET
                 ; .FEND
                 __print_G101:
                 ; .FSTART __print_G101
000193 93ba      	ST   -Y,R27
000194 93aa      	ST   -Y,R26
000195 9726      	SBIW R28,6
000196 940e 0571 	CALL __SAVELOCR6
000198 e010      	LDI  R17,0
000199 85ac      	LDD  R26,Y+12
00019a 85bd      	LDD  R27,Y+12+1
00019b e0e0      	LDI  R30,LOW(0)
00019c e0f0      	LDI  R31,HIGH(0)
00019d 93ed      	ST   X+,R30
00019e 93fc      	ST   X,R31
                 _0x2020016:
00019f 89ea      	LDD  R30,Y+18
0001a0 89fb      	LDD  R31,Y+18+1
0001a1 9631      	ADIW R30,1
0001a2 8bea      	STD  Y+18,R30
0001a3 8bfb      	STD  Y+18+1,R31
0001a4 9731      	SBIW R30,1
0001a5 91e4      	LPM  R30,Z
0001a6 2f2e      	MOV  R18,R30
0001a7 30e0      	CPI  R30,0
0001a8 f409      	BRNE PC+2
0001a9 c115      	RJMP _0x2020018
0001aa 2fe1      	MOV  R30,R17
0001ab 30e0      	CPI  R30,0
0001ac f439      	BRNE _0x202001C
0001ad 3225      	CPI  R18,37
0001ae f411      	BRNE _0x202001D
0001af e011      	LDI  R17,LOW(1)
0001b0 c002      	RJMP _0x202001E
                 _0x202001D:
0001b1 940e 03a1 	CALL SUBOPT_0x0
                 _0x202001E:
0001b3 c10a      	RJMP _0x202001B
                 _0x202001C:
0001b4 30e1      	CPI  R30,LOW(0x1)
0001b5 f4a9      	BRNE _0x202001F
0001b6 3225      	CPI  R18,37
0001b7 f419      	BRNE _0x2020020
0001b8 940e 03a1 	CALL SUBOPT_0x0
0001ba c102      	RJMP _0x20200CC
                 _0x2020020:
0001bb e012      	LDI  R17,LOW(2)
0001bc e040      	LDI  R20,LOW(0)
0001bd e000      	LDI  R16,LOW(0)
0001be 322d      	CPI  R18,45
0001bf f411      	BRNE _0x2020021
0001c0 e001      	LDI  R16,LOW(1)
0001c1 c0fc      	RJMP _0x202001B
                 _0x2020021:
0001c2 322b      	CPI  R18,43
0001c3 f411      	BRNE _0x2020022
0001c4 e24b      	LDI  R20,LOW(43)
0001c5 c0f8      	RJMP _0x202001B
                 _0x2020022:
0001c6 3220      	CPI  R18,32
0001c7 f411      	BRNE _0x2020023
0001c8 e240      	LDI  R20,LOW(32)
0001c9 c0f4      	RJMP _0x202001B
                 _0x2020023:
0001ca c002      	RJMP _0x2020024
                 _0x202001F:
0001cb 30e2      	CPI  R30,LOW(0x2)
0001cc f439      	BRNE _0x2020025
                 _0x2020024:
0001cd e050      	LDI  R21,LOW(0)
0001ce e013      	LDI  R17,LOW(3)
0001cf 3320      	CPI  R18,48
0001d0 f411      	BRNE _0x2020026
0001d1 6800      	ORI  R16,LOW(128)
0001d2 c0eb      	RJMP _0x202001B
                 _0x2020026:
0001d3 c003      	RJMP _0x2020027
                 _0x2020025:
0001d4 30e3      	CPI  R30,LOW(0x3)
0001d5 f009      	BREQ PC+2
0001d6 c0e7      	RJMP _0x202001B
                 _0x2020027:
0001d7 3320      	CPI  R18,48
0001d8 f010      	BRLO _0x202002A
0001d9 332a      	CPI  R18,58
0001da f008      	BRLO _0x202002B
                 _0x202002A:
0001db c007      	RJMP _0x2020029
                 _0x202002B:
0001dc e0aa      	LDI  R26,LOW(10)
0001dd 9f5a      	MUL  R21,R26
0001de 2d50      	MOV  R21,R0
0001df 2fe2      	MOV  R30,R18
0001e0 53e0      	SUBI R30,LOW(48)
0001e1 0f5e      	ADD  R21,R30
0001e2 c0db      	RJMP _0x202001B
                 _0x2020029:
0001e3 2fe2      	MOV  R30,R18
0001e4 36e3      	CPI  R30,LOW(0x63)
0001e5 f449      	BRNE _0x202002F
0001e6 940e 03a8 	CALL SUBOPT_0x1
0001e8 89e8      	LDD  R30,Y+16
0001e9 89f9      	LDD  R31,Y+16+1
0001ea 81a4      	LDD  R26,Z+4
0001eb 93aa      	ST   -Y,R26
0001ec 940e 03ae 	CALL SUBOPT_0x2
0001ee c0ce      	RJMP _0x2020030
                 _0x202002F:
0001ef 37e3      	CPI  R30,LOW(0x73)
0001f0 f441      	BRNE _0x2020032
0001f1 940e 03a8 	CALL SUBOPT_0x1
0001f3 940e 03b4 	CALL SUBOPT_0x3
0001f5 940e 0388 	CALL _strlen
0001f7 2f1e      	MOV  R17,R30
0001f8 c00a      	RJMP _0x2020033
                 _0x2020032:
0001f9 37e0      	CPI  R30,LOW(0x70)
0001fa f461      	BRNE _0x2020035
0001fb 940e 03a8 	CALL SUBOPT_0x1
0001fd 940e 03b4 	CALL SUBOPT_0x3
0001ff 940e 0394 	CALL _strlenf
000201 2f1e      	MOV  R17,R30
000202 6008      	ORI  R16,LOW(8)
                 _0x2020033:
000203 6002      	ORI  R16,LOW(2)
000204 770f      	ANDI R16,LOW(127)
000205 e030      	LDI  R19,LOW(0)
000206 c034      	RJMP _0x2020036
                 _0x2020035:
000207 36e4      	CPI  R30,LOW(0x64)
000208 f011      	BREQ _0x2020039
000209 36e9      	CPI  R30,LOW(0x69)
00020a f411      	BRNE _0x202003A
                 _0x2020039:
00020b 6004      	ORI  R16,LOW(4)
00020c c002      	RJMP _0x202003B
                 _0x202003A:
00020d 37e5      	CPI  R30,LOW(0x75)
00020e f431      	BRNE _0x202003C
                 _0x202003B:
00020f e5e4      	LDI  R30,LOW(_tbl10_G101*2)
000210 e0f0      	LDI  R31,HIGH(_tbl10_G101*2)
000211 83ee      	STD  Y+6,R30
000212 83ff      	STD  Y+6+1,R31
000213 e015      	LDI  R17,LOW(5)
000214 c00c      	RJMP _0x202003D
                 _0x202003C:
000215 35e8      	CPI  R30,LOW(0x58)
000216 f411      	BRNE _0x202003F
000217 6008      	ORI  R16,LOW(8)
000218 c003      	RJMP _0x2020040
                 _0x202003F:
000219 37e8      	CPI  R30,LOW(0x78)
00021a f009      	BREQ PC+2
00021b c0a1      	RJMP _0x2020071
                 _0x2020040:
00021c e5ee      	LDI  R30,LOW(_tbl16_G101*2)
00021d e0f0      	LDI  R31,HIGH(_tbl16_G101*2)
00021e 83ee      	STD  Y+6,R30
00021f 83ff      	STD  Y+6+1,R31
000220 e014      	LDI  R17,LOW(4)
                 _0x202003D:
000221 ff02      	SBRS R16,2
000222 c014      	RJMP _0x2020042
000223 940e 03a8 	CALL SUBOPT_0x1
000225 940e 03be 	CALL SUBOPT_0x4
000227 85ab      	LDD  R26,Y+11
000228 23aa      	TST  R26
000229 f43a      	BRPL _0x2020043
00022a 85ea      	LDD  R30,Y+10
00022b 85fb      	LDD  R31,Y+10+1
00022c 940e 0520 	CALL __ANEGW1
00022e 87ea      	STD  Y+10,R30
00022f 87fb      	STD  Y+10+1,R31
000230 e24d      	LDI  R20,LOW(45)
                 _0x2020043:
000231 3040      	CPI  R20,0
000232 f011      	BREQ _0x2020044
000233 5f1f      	SUBI R17,-LOW(1)
000234 c001      	RJMP _0x2020045
                 _0x2020044:
000235 7f0b      	ANDI R16,LOW(251)
                 _0x2020045:
000236 c004      	RJMP _0x2020046
                 _0x2020042:
000237 940e 03a8 	CALL SUBOPT_0x1
000239 940e 03be 	CALL SUBOPT_0x4
                 _0x2020046:
                 _0x2020036:
00023b fd00      	SBRC R16,0
00023c c011      	RJMP _0x2020047
                 _0x2020048:
00023d 1715      	CP   R17,R21
00023e f478      	BRSH _0x202004A
00023f ff07      	SBRS R16,7
000240 c008      	RJMP _0x202004B
000241 ff02      	SBRS R16,2
000242 c004      	RJMP _0x202004C
000243 7f0b      	ANDI R16,LOW(251)
000244 2f24      	MOV  R18,R20
000245 5011      	SUBI R17,LOW(1)
000246 c001      	RJMP _0x202004D
                 _0x202004C:
000247 e320      	LDI  R18,LOW(48)
                 _0x202004D:
000248 c001      	RJMP _0x202004E
                 _0x202004B:
000249 e220      	LDI  R18,LOW(32)
                 _0x202004E:
00024a 940e 03a1 	CALL SUBOPT_0x0
00024c 5051      	SUBI R21,LOW(1)
00024d cfef      	RJMP _0x2020048
                 _0x202004A:
                 _0x2020047:
00024e 2f31      	MOV  R19,R17
00024f ff01      	SBRS R16,1
000250 c017      	RJMP _0x202004F
                 _0x2020050:
000251 3030      	CPI  R19,0
000252 f0a1      	BREQ _0x2020052
000253 ff03      	SBRS R16,3
000254 c006      	RJMP _0x2020053
000255 81ee      	LDD  R30,Y+6
000256 81ff      	LDD  R31,Y+6+1
000257 9125      	LPM  R18,Z+
000258 83ee      	STD  Y+6,R30
000259 83ff      	STD  Y+6+1,R31
00025a c005      	RJMP _0x2020054
                 _0x2020053:
00025b 81ae      	LDD  R26,Y+6
00025c 81bf      	LDD  R27,Y+6+1
00025d 912d      	LD   R18,X+
00025e 83ae      	STD  Y+6,R26
00025f 83bf      	STD  Y+6+1,R27
                 _0x2020054:
000260 940e 03a1 	CALL SUBOPT_0x0
000262 3050      	CPI  R21,0
000263 f009      	BREQ _0x2020055
000264 5051      	SUBI R21,LOW(1)
                 _0x2020055:
000265 5031      	SUBI R19,LOW(1)
000266 cfea      	RJMP _0x2020050
                 _0x2020052:
000267 c04b      	RJMP _0x2020056
                 _0x202004F:
                 _0x2020058:
000268 e320      	LDI  R18,LOW(48)
000269 81ee      	LDD  R30,Y+6
00026a 81ff      	LDD  R31,Y+6+1
00026b 940e 0568 	CALL __GETW1PF
00026d 87e8      	STD  Y+8,R30
00026e 87f9      	STD  Y+8+1,R31
00026f 81ee      	LDD  R30,Y+6
000270 81ff      	LDD  R31,Y+6+1
000271 9632      	ADIW R30,2
000272 83ee      	STD  Y+6,R30
000273 83ff      	STD  Y+6+1,R31
                 _0x202005A:
000274 85e8      	LDD  R30,Y+8
000275 85f9      	LDD  R31,Y+8+1
000276 85aa      	LDD  R26,Y+10
000277 85bb      	LDD  R27,Y+10+1
000278 17ae      	CP   R26,R30
000279 07bf      	CPC  R27,R31
00027a f050      	BRLO _0x202005C
00027b 5f2f      	SUBI R18,-LOW(1)
00027c 85a8      	LDD  R26,Y+8
00027d 85b9      	LDD  R27,Y+8+1
00027e 85ea      	LDD  R30,Y+10
00027f 85fb      	LDD  R31,Y+10+1
000280 1bea      	SUB  R30,R26
000281 0bfb      	SBC  R31,R27
000282 87ea      	STD  Y+10,R30
000283 87fb      	STD  Y+10+1,R31
000284 cfef      	RJMP _0x202005A
                 _0x202005C:
000285 332a      	CPI  R18,58
000286 f028      	BRLO _0x202005D
000287 ff03      	SBRS R16,3
000288 c002      	RJMP _0x202005E
000289 5f29      	SUBI R18,-LOW(7)
00028a c001      	RJMP _0x202005F
                 _0x202005E:
00028b 5d29      	SUBI R18,-LOW(39)
                 _0x202005F:
                 _0x202005D:
00028c fd04      	SBRC R16,4
00028d c01a      	RJMP _0x2020061
00028e 3321      	CPI  R18,49
00028f f420      	BRSH _0x2020063
000290 85a8      	LDD  R26,Y+8
000291 85b9      	LDD  R27,Y+8+1
000292 9711      	SBIW R26,1
000293 f409      	BRNE _0x2020062
                 _0x2020063:
000294 c009      	RJMP _0x20200CD
                 _0x2020062:
000295 1753      	CP   R21,R19
000296 f010      	BRLO _0x2020067
000297 ff00      	SBRS R16,0
000298 c001      	RJMP _0x2020068
                 _0x2020067:
000299 c013      	RJMP _0x2020066
                 _0x2020068:
00029a e220      	LDI  R18,LOW(32)
00029b ff07      	SBRS R16,7
00029c c00b      	RJMP _0x2020069
00029d e320      	LDI  R18,LOW(48)
                 _0x20200CD:
00029e 6100      	ORI  R16,LOW(16)
00029f ff02      	SBRS R16,2
0002a0 c007      	RJMP _0x202006A
0002a1 7f0b      	ANDI R16,LOW(251)
0002a2 934a      	ST   -Y,R20
0002a3 940e 03ae 	CALL SUBOPT_0x2
0002a5 3050      	CPI  R21,0
0002a6 f009      	BREQ _0x202006B
0002a7 5051      	SUBI R21,LOW(1)
                 _0x202006B:
                 _0x202006A:
                 _0x2020069:
                 _0x2020061:
0002a8 940e 03a1 	CALL SUBOPT_0x0
0002aa 3050      	CPI  R21,0
0002ab f009      	BREQ _0x202006C
0002ac 5051      	SUBI R21,LOW(1)
                 _0x202006C:
                 _0x2020066:
0002ad 5031      	SUBI R19,LOW(1)
0002ae 85a8      	LDD  R26,Y+8
0002af 85b9      	LDD  R27,Y+8+1
0002b0 9712      	SBIW R26,2
0002b1 f008      	BRLO _0x2020059
0002b2 cfb5      	RJMP _0x2020058
                 _0x2020059:
                 _0x2020056:
0002b3 ff00      	SBRS R16,0
0002b4 c008      	RJMP _0x202006D
                 _0x202006E:
0002b5 3050      	CPI  R21,0
0002b6 f031      	BREQ _0x2020070
0002b7 5051      	SUBI R21,LOW(1)
0002b8 e2e0      	LDI  R30,LOW(32)
0002b9 93ea      	ST   -Y,R30
0002ba 940e 03ae 	CALL SUBOPT_0x2
0002bc cff8      	RJMP _0x202006E
                 _0x2020070:
                 _0x202006D:
                 _0x2020071:
                 _0x2020030:
                 _0x20200CC:
0002bd e010      	LDI  R17,LOW(0)
                 _0x202001B:
0002be cee0      	RJMP _0x2020016
                 _0x2020018:
0002bf 85ac      	LDD  R26,Y+12
0002c0 85bd      	LDD  R27,Y+12+1
0002c1 940e 0564 	CALL __GETW1P
0002c3 940e 0578 	CALL __LOADLOCR6
0002c5 9664      	ADIW R28,20
0002c6 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
0002c7 92ff      	PUSH R15
0002c8 2ef8      	MOV  R15,R24
0002c9 9726      	SBIW R28,6
0002ca 940e 0573 	CALL __SAVELOCR4
0002cc 940e 03c6 	CALL SUBOPT_0x5
0002ce 9730      	SBIW R30,0
0002cf f419      	BRNE _0x2020072
0002d0 efef      	LDI  R30,LOW(65535)
0002d1 efff      	LDI  R31,HIGH(65535)
0002d2 c023      	RJMP _0x20C0002
                 _0x2020072:
0002d3 01de      	MOVW R26,R28
0002d4 9616      	ADIW R26,6
0002d5 940e 051c 	CALL __ADDW2R15
0002d7 018d      	MOVW R16,R26
0002d8 940e 03c6 	CALL SUBOPT_0x5
0002da 83ee      	STD  Y+6,R30
0002db 83ff      	STD  Y+6+1,R31
0002dc e0e0      	LDI  R30,LOW(0)
0002dd 87e8      	STD  Y+8,R30
0002de 87e9      	STD  Y+8+1,R30
0002df 01de      	MOVW R26,R28
0002e0 961a      	ADIW R26,10
0002e1 940e 051c 	CALL __ADDW2R15
0002e3 940e 0564 	CALL __GETW1P
0002e5 93fa      	ST   -Y,R31
0002e6 93ea      	ST   -Y,R30
0002e7 931a      	ST   -Y,R17
0002e8 930a      	ST   -Y,R16
0002e9 e5e3      	LDI  R30,LOW(_put_buff_G101)
0002ea e0f1      	LDI  R31,HIGH(_put_buff_G101)
0002eb 93fa      	ST   -Y,R31
0002ec 93ea      	ST   -Y,R30
0002ed 01de      	MOVW R26,R28
0002ee 961a      	ADIW R26,10
0002ef dea3      	RCALL __print_G101
0002f0 019f      	MOVW R18,R30
0002f1 81ae      	LDD  R26,Y+6
0002f2 81bf      	LDD  R27,Y+6+1
0002f3 e0e0      	LDI  R30,LOW(0)
0002f4 93ec      	ST   X,R30
0002f5 01f9      	MOVW R30,R18
                 _0x20C0002:
0002f6 940e 057a 	CALL __LOADLOCR4
0002f8 962a      	ADIW R28,10
0002f9 90ff      	POP  R15
0002fa 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G102:
                 ; .FSTART __lcd_write_nibble_G102
0002fb 93aa      	ST   -Y,R26
0002fc b3e5      	IN   R30,0x15
0002fd 70ef      	ANDI R30,LOW(0xF)
0002fe 2fae      	MOV  R26,R30
0002ff 81e8      	LD   R30,Y
000300 7fe0      	ANDI R30,LOW(0xF0)
000301 2bea      	OR   R30,R26
000302 bbe5      	OUT  0x15,R30
                +
000303 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000304 958a     +DEC R24
000305 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000306 9aaa      	SBI  0x15,2
                +
000307 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000308 958a     +DEC R24
000309 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00030a 98aa      	CBI  0x15,2
                +
00030b e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00030c 958a     +DEC R24
00030d f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00030e c077      	RJMP _0x20C0001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00030f 93aa      	ST   -Y,R26
000310 81a8      	LD   R26,Y
000311 dfe9      	RCALL __lcd_write_nibble_G102
000312 81e8          ld    r30,y
000313 95e2          swap  r30
000314 83e8          st    y,r30
000315 81a8      	LD   R26,Y
000316 dfe4      	RCALL __lcd_write_nibble_G102
                +
000317 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
000318 958a     +DEC R24
000319 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
00031a c06b      	RJMP _0x20C0001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00031b 93aa      	ST   -Y,R26
00031c 81e8      	LD   R30,Y
00031d e0f0      	LDI  R31,0
00031e 58ed      	SUBI R30,LOW(-__base_y_G102)
00031f 4ffe      	SBCI R31,HIGH(-__base_y_G102)
000320 81e0      	LD   R30,Z
000321 81a9      	LDD  R26,Y+1
000322 0fae      	ADD  R26,R30
000323 dfeb      	RCALL __lcd_write_data
000324 8059      	LDD  R5,Y+1
000325 8048      	LDD  R4,Y+0
000326 9622      	ADIW R28,2
000327 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000328 e0a2      	LDI  R26,LOW(2)
000329 940e 03cd 	CALL SUBOPT_0x6
00032b e0ac      	LDI  R26,LOW(12)
00032c dfe2      	RCALL __lcd_write_data
00032d e0a1      	LDI  R26,LOW(1)
00032e 940e 03cd 	CALL SUBOPT_0x6
000330 e0e0      	LDI  R30,LOW(0)
000331 2e4e      	MOV  R4,R30
000332 2e5e      	MOV  R5,R30
000333 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000334 93aa      	ST   -Y,R26
000335 81a8      	LD   R26,Y
000336 30aa      	CPI  R26,LOW(0xA)
000337 f011      	BREQ _0x2040005
000338 1457      	CP   R5,R7
000339 f048      	BRLO _0x2040004
                 _0x2040005:
00033a e0e0      	LDI  R30,LOW(0)
00033b 93ea      	ST   -Y,R30
00033c 9443      	INC  R4
00033d 2da4      	MOV  R26,R4
00033e dfdc      	RCALL _lcd_gotoxy
00033f 81a8      	LD   R26,Y
000340 30aa      	CPI  R26,LOW(0xA)
000341 f409      	BRNE _0x2040007
000342 c043      	RJMP _0x20C0001
                 _0x2040007:
                 _0x2040004:
000343 9453      	INC  R5
000344 9aa8      	SBI  0x15,0
000345 81a8      	LD   R26,Y
000346 dfc8      	RCALL __lcd_write_data
000347 98a8      	CBI  0x15,0
000348 c03d      	RJMP _0x20C0001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000349 93ba      	ST   -Y,R27
00034a 93aa      	ST   -Y,R26
00034b 931a      	ST   -Y,R17
                 _0x2040008:
00034c 81a9      	LDD  R26,Y+1
00034d 81ba      	LDD  R27,Y+1+1
00034e 91ed      	LD   R30,X+
00034f 83a9      	STD  Y+1,R26
000350 83ba      	STD  Y+1+1,R27
000351 2f1e      	MOV  R17,R30
000352 30e0      	CPI  R30,0
000353 f019      	BREQ _0x204000A
000354 2fa1      	MOV  R26,R17
000355 dfde      	RCALL _lcd_putchar
000356 cff5      	RJMP _0x2040008
                 _0x204000A:
000357 8118      	LDD  R17,Y+0
000358 9623      	ADIW R28,3
000359 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00035a 93aa      	ST   -Y,R26
00035b b3e4      	IN   R30,0x14
00035c 6fe0      	ORI  R30,LOW(0xF0)
00035d bbe4      	OUT  0x14,R30
00035e 9aa2      	SBI  0x14,2
00035f 9aa0      	SBI  0x14,0
000360 9aa1      	SBI  0x14,1
000361 98aa      	CBI  0x15,2
000362 98a8      	CBI  0x15,0
000363 98a9      	CBI  0x15,1
000364 8078      	LDD  R7,Y+0
000365 81e8      	LD   R30,Y
000366 58e0      	SUBI R30,-LOW(128)
                +
000367 93e0 0175+STS __base_y_G102 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G102,2
000369 81e8      	LD   R30,Y
00036a 54e0      	SUBI R30,-LOW(192)
                +
00036b 93e0 0176+STS __base_y_G102 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G102,3
00036d e1a4      	LDI  R26,LOW(20)
00036e e0b0      	LDI  R27,0
00036f 940e 03db 	CALL _delay_ms
000371 940e 03d3 	CALL SUBOPT_0x7
000373 940e 03d3 	CALL SUBOPT_0x7
000375 940e 03d3 	CALL SUBOPT_0x7
000377 e2a0      	LDI  R26,LOW(32)
000378 df82      	RCALL __lcd_write_nibble_G102
                +
000379 ec88     +LDI R24 , LOW ( 200 )
00037a e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00037b 9701     +SBIW R24 , 1
00037c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00037d e2a8      	LDI  R26,LOW(40)
00037e df90      	RCALL __lcd_write_data
00037f e0a4      	LDI  R26,LOW(4)
000380 df8e      	RCALL __lcd_write_data
000381 e8a5      	LDI  R26,LOW(133)
000382 df8c      	RCALL __lcd_write_data
000383 e0a6      	LDI  R26,LOW(6)
000384 df8a      	RCALL __lcd_write_data
000385 dfa2      	RCALL _lcd_clear
                 _0x20C0001:
000386 9621      	ADIW R28,1
000387 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000388 93ba      	ST   -Y,R27
000389 93aa      	ST   -Y,R26
00038a 91a9          ld   r26,y+
00038b 91b9          ld   r27,y+
00038c 27ee          clr  r30
00038d 27ff          clr  r31
                 strlen0:
00038e 916d          ld   r22,x+
00038f 2366          tst  r22
000390 f011          breq strlen1
000391 9631          adiw r30,1
000392 cffb          rjmp strlen0
                 strlen1:
000393 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000394 93ba      	ST   -Y,R27
000395 93aa      	ST   -Y,R26
000396 27aa          clr  r26
000397 27bb          clr  r27
000398 91e9          ld   r30,y+
000399 91f9          ld   r31,y+
                 strlenf0:
00039a 9005      	lpm  r0,z+
00039b 2000          tst  r0
00039c f011          breq strlenf1
00039d 9611          adiw r26,1
00039e cffb          rjmp strlenf0
                 strlenf1:
00039f 01fd          movw r30,r26
0003a0 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _adc_data:
000160           	.BYTE 0x10
                 _data:
000170           	.BYTE 0x2
                 _input_index_S0010000000:
000172           	.BYTE 0x1
                 __base_y_G102:
000173           	.BYTE 0x4
                 __seed_G103:
000177           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x0:
0003a1 932a      	ST   -Y,R18
0003a2 85ad      	LDD  R26,Y+13
0003a3 85be      	LDD  R27,Y+13+1
0003a4 85ef      	LDD  R30,Y+15
0003a5 89f8      	LDD  R31,Y+15+1
0003a6 9509      	ICALL
0003a7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
0003a8 89e8      	LDD  R30,Y+16
0003a9 89f9      	LDD  R31,Y+16+1
0003aa 9734      	SBIW R30,4
0003ab 8be8      	STD  Y+16,R30
0003ac 8bf9      	STD  Y+16+1,R31
0003ad 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
0003ae 85ad      	LDD  R26,Y+13
0003af 85be      	LDD  R27,Y+13+1
0003b0 85ef      	LDD  R30,Y+15
0003b1 89f8      	LDD  R31,Y+15+1
0003b2 9509      	ICALL
0003b3 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x3:
0003b4 89a8      	LDD  R26,Y+16
0003b5 89b9      	LDD  R27,Y+16+1
0003b6 9614      	ADIW R26,4
0003b7 940e 0564 	CALL __GETW1P
0003b9 83ee      	STD  Y+6,R30
0003ba 83ff      	STD  Y+6+1,R31
0003bb 81ae      	LDD  R26,Y+6
0003bc 81bf      	LDD  R27,Y+6+1
0003bd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
0003be 89a8      	LDD  R26,Y+16
0003bf 89b9      	LDD  R27,Y+16+1
0003c0 9614      	ADIW R26,4
0003c1 940e 0564 	CALL __GETW1P
0003c3 87ea      	STD  Y+10,R30
0003c4 87fb      	STD  Y+10+1,R31
0003c5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
0003c6 01de      	MOVW R26,R28
0003c7 961c      	ADIW R26,12
0003c8 940e 051c 	CALL __ADDW2R15
0003ca 940e 0564 	CALL __GETW1P
0003cc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0003cd 940e 030f 	CALL __lcd_write_data
0003cf e0a3      	LDI  R26,LOW(3)
0003d0 e0b0      	LDI  R27,0
0003d1 940c 03db 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x7:
0003d3 e3a0      	LDI  R26,LOW(48)
0003d4 940e 02fb 	CALL __lcd_write_nibble_G102
                +
0003d6 ec88     +LDI R24 , LOW ( 200 )
0003d7 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0003d8 9701     +SBIW R24 , 1
0003d9 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0003da 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0003db 9610      	adiw r26,0
0003dc f039      	breq __delay_ms1
                 __delay_ms0:
                +
0003dd ed80     +LDI R24 , LOW ( 0x7D0 )
0003de e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0003df 9701     +SBIW R24 , 1
0003e0 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0003e1 95a8      	wdr
0003e2 9711      	sbiw r26,1
0003e3 f7c9      	brne __delay_ms0
                 __delay_ms1:
0003e4 9508      	ret
                 
                 __ROUND_REPACK:
0003e5 2355      	TST  R21
0003e6 f442      	BRPL __REPACK
0003e7 3850      	CPI  R21,0x80
0003e8 f411      	BRNE __ROUND_REPACK0
0003e9 ffe0      	SBRS R30,0
0003ea c004      	RJMP __REPACK
                 __ROUND_REPACK0:
0003eb 9631      	ADIW R30,1
0003ec 1f69      	ADC  R22,R25
0003ed 1f79      	ADC  R23,R25
0003ee f06b      	BRVS __REPACK1
                 
                 __REPACK:
0003ef e850      	LDI  R21,0x80
0003f0 2757      	EOR  R21,R23
0003f1 f411      	BRNE __REPACK0
0003f2 935f      	PUSH R21
0003f3 c0c8      	RJMP __ZERORES
                 __REPACK0:
0003f4 3f5f      	CPI  R21,0xFF
0003f5 f031      	BREQ __REPACK1
0003f6 0f66      	LSL  R22
0003f7 0c00      	LSL  R0
0003f8 9557      	ROR  R21
0003f9 9567      	ROR  R22
0003fa 2f75      	MOV  R23,R21
0003fb 9508      	RET
                 __REPACK1:
0003fc 935f      	PUSH R21
0003fd 2000      	TST  R0
0003fe f00a      	BRMI __REPACK2
0003ff c0c8      	RJMP __MAXRES
                 __REPACK2:
000400 c0c1      	RJMP __MINRES
                 
                 __UNPACK:
000401 e850      	LDI  R21,0x80
000402 2e19      	MOV  R1,R25
000403 2215      	AND  R1,R21
000404 0f88      	LSL  R24
000405 1f99      	ROL  R25
000406 2795      	EOR  R25,R21
000407 0f55      	LSL  R21
000408 9587      	ROR  R24
                 
                 __UNPACK1:
000409 e850      	LDI  R21,0x80
00040a 2e07      	MOV  R0,R23
00040b 2205      	AND  R0,R21
00040c 0f66      	LSL  R22
00040d 1f77      	ROL  R23
00040e 2775      	EOR  R23,R21
00040f 0f55      	LSL  R21
000410 9567      	ROR  R22
000411 9508      	RET
                 
                 __CFD1U:
000412 9468      	SET
000413 c001      	RJMP __CFD1U0
                 __CFD1:
000414 94e8      	CLT
                 __CFD1U0:
000415 935f      	PUSH R21
000416 dff2      	RCALL __UNPACK1
000417 3870      	CPI  R23,0x80
000418 f018      	BRLO __CFD10
000419 3f7f      	CPI  R23,0xFF
00041a f408      	BRCC __CFD10
00041b c0a0      	RJMP __ZERORES
                 __CFD10:
00041c e156      	LDI  R21,22
00041d 1b57      	SUB  R21,R23
00041e f4aa      	BRPL __CFD11
00041f 9551      	NEG  R21
000420 3058      	CPI  R21,8
000421 f40e      	BRTC __CFD19
000422 3059      	CPI  R21,9
                 __CFD19:
000423 f030      	BRLO __CFD17
000424 efef      	SER  R30
000425 efff      	SER  R31
000426 ef6f      	SER  R22
000427 e77f      	LDI  R23,0x7F
000428 f977      	BLD  R23,7
000429 c01a      	RJMP __CFD15
                 __CFD17:
00042a 2777      	CLR  R23
00042b 2355      	TST  R21
00042c f0b9      	BREQ __CFD15
                 __CFD18:
00042d 0fee      	LSL  R30
00042e 1fff      	ROL  R31
00042f 1f66      	ROL  R22
000430 1f77      	ROL  R23
000431 955a      	DEC  R21
000432 f7d1      	BRNE __CFD18
000433 c010      	RJMP __CFD15
                 __CFD11:
000434 2777      	CLR  R23
                 __CFD12:
000435 3058      	CPI  R21,8
000436 f028      	BRLO __CFD13
000437 2fef      	MOV  R30,R31
000438 2ff6      	MOV  R31,R22
000439 2f67      	MOV  R22,R23
00043a 5058      	SUBI R21,8
00043b cff9      	RJMP __CFD12
                 __CFD13:
00043c 2355      	TST  R21
00043d f031      	BREQ __CFD15
                 __CFD14:
00043e 9576      	LSR  R23
00043f 9567      	ROR  R22
000440 95f7      	ROR  R31
000441 95e7      	ROR  R30
000442 955a      	DEC  R21
000443 f7d1      	BRNE __CFD14
                 __CFD15:
000444 2000      	TST  R0
000445 f40a      	BRPL __CFD16
000446 d0dd      	RCALL __ANEGD1
                 __CFD16:
000447 915f      	POP  R21
000448 9508      	RET
                 
                 __CDF1U:
000449 9468      	SET
00044a c001      	RJMP __CDF1U0
                 __CDF1:
00044b 94e8      	CLT
                 __CDF1U0:
00044c 9730      	SBIW R30,0
00044d 4060      	SBCI R22,0
00044e 4070      	SBCI R23,0
00044f f0b1      	BREQ __CDF10
000450 2400      	CLR  R0
000451 f026      	BRTS __CDF11
000452 2377      	TST  R23
000453 f412      	BRPL __CDF11
000454 9400      	COM  R0
000455 d0ce      	RCALL __ANEGD1
                 __CDF11:
000456 2e17      	MOV  R1,R23
000457 e17e      	LDI  R23,30
000458 2011      	TST  R1
                 __CDF12:
000459 f032      	BRMI __CDF13
00045a 957a      	DEC  R23
00045b 0fee      	LSL  R30
00045c 1fff      	ROL  R31
00045d 1f66      	ROL  R22
00045e 1c11      	ROL  R1
00045f cff9      	RJMP __CDF12
                 __CDF13:
000460 2fef      	MOV  R30,R31
000461 2ff6      	MOV  R31,R22
000462 2d61      	MOV  R22,R1
000463 935f      	PUSH R21
000464 df8a      	RCALL __REPACK
000465 915f      	POP  R21
                 __CDF10:
000466 9508      	RET
                 
                 __SWAPACC:
000467 934f      	PUSH R20
000468 01af      	MOVW R20,R30
000469 01fd      	MOVW R30,R26
00046a 01da      	MOVW R26,R20
00046b 01ab      	MOVW R20,R22
00046c 01bc      	MOVW R22,R24
00046d 01ca      	MOVW R24,R20
00046e 2d40      	MOV  R20,R0
00046f 2c01      	MOV  R0,R1
000470 2e14      	MOV  R1,R20
000471 914f      	POP  R20
000472 9508      	RET
                 
                 __UADD12:
000473 0fea      	ADD  R30,R26
000474 1ffb      	ADC  R31,R27
000475 1f68      	ADC  R22,R24
000476 9508      	RET
                 
                 __NEGMAN1:
000477 95e0      	COM  R30
000478 95f0      	COM  R31
000479 9560      	COM  R22
00047a 5fef      	SUBI R30,-1
00047b 4fff      	SBCI R31,-1
00047c 4f6f      	SBCI R22,-1
00047d 9508      	RET
                 
                 __ADDF12:
00047e 935f      	PUSH R21
00047f df81      	RCALL __UNPACK
000480 3890      	CPI  R25,0x80
000481 f139      	BREQ __ADDF129
                 
                 __ADDF120:
000482 3870      	CPI  R23,0x80
000483 f121      	BREQ __ADDF128
                 __ADDF121:
000484 2f57      	MOV  R21,R23
000485 1b59      	SUB  R21,R25
000486 f12b      	BRVS __ADDF1211
000487 f412      	BRPL __ADDF122
000488 dfde      	RCALL __SWAPACC
000489 cffa      	RJMP __ADDF121
                 __ADDF122:
00048a 3158      	CPI  R21,24
00048b f018      	BRLO __ADDF123
00048c 27aa      	CLR  R26
00048d 27bb      	CLR  R27
00048e 2788      	CLR  R24
                 __ADDF123:
00048f 3058      	CPI  R21,8
000490 f028      	BRLO __ADDF124
000491 2fab      	MOV  R26,R27
000492 2fb8      	MOV  R27,R24
000493 2788      	CLR  R24
000494 5058      	SUBI R21,8
000495 cff9      	RJMP __ADDF123
                 __ADDF124:
000496 2355      	TST  R21
000497 f029      	BREQ __ADDF126
                 __ADDF125:
000498 9586      	LSR  R24
000499 95b7      	ROR  R27
00049a 95a7      	ROR  R26
00049b 955a      	DEC  R21
00049c f7d9      	BRNE __ADDF125
                 __ADDF126:
00049d 2d50      	MOV  R21,R0
00049e 2551      	EOR  R21,R1
00049f f072      	BRMI __ADDF127
0004a0 dfd2      	RCALL __UADD12
0004a1 f438      	BRCC __ADDF129
0004a2 9567      	ROR  R22
0004a3 95f7      	ROR  R31
0004a4 95e7      	ROR  R30
0004a5 9573      	INC  R23
0004a6 f413      	BRVC __ADDF129
0004a7 c020      	RJMP __MAXRES
                 __ADDF128:
0004a8 dfbe      	RCALL __SWAPACC
                 __ADDF129:
0004a9 df45      	RCALL __REPACK
0004aa 915f      	POP  R21
0004ab 9508      	RET
                 __ADDF1211:
0004ac f7d8      	BRCC __ADDF128
0004ad cffb      	RJMP __ADDF129
                 __ADDF127:
0004ae 1bea      	SUB  R30,R26
0004af 0bfb      	SBC  R31,R27
0004b0 0b68      	SBC  R22,R24
0004b1 f051      	BREQ __ZERORES
0004b2 f410      	BRCC __ADDF1210
0004b3 9400      	COM  R0
0004b4 dfc2      	RCALL __NEGMAN1
                 __ADDF1210:
0004b5 2366      	TST  R22
0004b6 f392      	BRMI __ADDF129
0004b7 0fee      	LSL  R30
0004b8 1fff      	ROL  R31
0004b9 1f66      	ROL  R22
0004ba 957a      	DEC  R23
0004bb f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
0004bc 27ee      	CLR  R30
0004bd 27ff      	CLR  R31
0004be 2766      	CLR  R22
0004bf 2777      	CLR  R23
0004c0 915f      	POP  R21
0004c1 9508      	RET
                 
                 __MINRES:
0004c2 efef      	SER  R30
0004c3 efff      	SER  R31
0004c4 e76f      	LDI  R22,0x7F
0004c5 ef7f      	SER  R23
0004c6 915f      	POP  R21
0004c7 9508      	RET
                 
                 __MAXRES:
0004c8 efef      	SER  R30
0004c9 efff      	SER  R31
0004ca e76f      	LDI  R22,0x7F
0004cb e77f      	LDI  R23,0x7F
0004cc 915f      	POP  R21
0004cd 9508      	RET
                 
                 __MULF12:
0004ce 935f      	PUSH R21
0004cf df31      	RCALL __UNPACK
0004d0 3870      	CPI  R23,0x80
0004d1 f351      	BREQ __ZERORES
0004d2 3890      	CPI  R25,0x80
0004d3 f341      	BREQ __ZERORES
0004d4 2401      	EOR  R0,R1
0004d5 9408      	SEC
0004d6 1f79      	ADC  R23,R25
0004d7 f423      	BRVC __MULF124
0004d8 f31c      	BRLT __ZERORES
                 __MULF125:
0004d9 2000      	TST  R0
0004da f33a      	BRMI __MINRES
0004db cfec      	RJMP __MAXRES
                 __MULF124:
0004dc 920f      	PUSH R0
0004dd 931f      	PUSH R17
0004de 932f      	PUSH R18
0004df 933f      	PUSH R19
0004e0 934f      	PUSH R20
0004e1 2711      	CLR  R17
0004e2 2722      	CLR  R18
0004e3 2799      	CLR  R25
0004e4 9f68      	MUL  R22,R24
0004e5 01a0      	MOVW R20,R0
0004e6 9f8f      	MUL  R24,R31
0004e7 2d30      	MOV  R19,R0
0004e8 0d41      	ADD  R20,R1
0004e9 1f59      	ADC  R21,R25
0004ea 9f6b      	MUL  R22,R27
0004eb 0d30      	ADD  R19,R0
0004ec 1d41      	ADC  R20,R1
0004ed 1f59      	ADC  R21,R25
0004ee 9f8e      	MUL  R24,R30
0004ef d027      	RCALL __MULF126
0004f0 9fbf      	MUL  R27,R31
0004f1 d025      	RCALL __MULF126
0004f2 9f6a      	MUL  R22,R26
0004f3 d023      	RCALL __MULF126
0004f4 9fbe      	MUL  R27,R30
0004f5 d01d      	RCALL __MULF127
0004f6 9faf      	MUL  R26,R31
0004f7 d01b      	RCALL __MULF127
0004f8 9fae      	MUL  R26,R30
0004f9 0d11      	ADD  R17,R1
0004fa 1f29      	ADC  R18,R25
0004fb 1f39      	ADC  R19,R25
0004fc 1f49      	ADC  R20,R25
0004fd 1f59      	ADC  R21,R25
0004fe 2fe3      	MOV  R30,R19
0004ff 2ff4      	MOV  R31,R20
000500 2f65      	MOV  R22,R21
000501 2f52      	MOV  R21,R18
000502 914f      	POP  R20
000503 913f      	POP  R19
000504 912f      	POP  R18
000505 911f      	POP  R17
000506 900f      	POP  R0
000507 2366      	TST  R22
000508 f02a      	BRMI __MULF122
000509 0f55      	LSL  R21
00050a 1fee      	ROL  R30
00050b 1fff      	ROL  R31
00050c 1f66      	ROL  R22
00050d c002      	RJMP __MULF123
                 __MULF122:
00050e 9573      	INC  R23
00050f f24b      	BRVS __MULF125
                 __MULF123:
000510 ded4      	RCALL __ROUND_REPACK
000511 915f      	POP  R21
000512 9508      	RET
                 
                 __MULF127:
000513 0d10      	ADD  R17,R0
000514 1d21      	ADC  R18,R1
000515 1f39      	ADC  R19,R25
000516 c002      	RJMP __MULF128
                 __MULF126:
000517 0d20      	ADD  R18,R0
000518 1d31      	ADC  R19,R1
                 __MULF128:
000519 1f49      	ADC  R20,R25
00051a 1f59      	ADC  R21,R25
00051b 9508      	RET
                 
                 __ADDW2R15:
00051c 2400      	CLR  R0
00051d 0daf      	ADD  R26,R15
00051e 1db0      	ADC  R27,R0
00051f 9508      	RET
                 
                 __ANEGW1:
000520 95f1      	NEG  R31
000521 95e1      	NEG  R30
000522 40f0      	SBCI R31,0
000523 9508      	RET
                 
                 __ANEGD1:
000524 95f0      	COM  R31
000525 9560      	COM  R22
000526 9570      	COM  R23
000527 95e1      	NEG  R30
000528 4fff      	SBCI R31,-1
000529 4f6f      	SBCI R22,-1
00052a 4f7f      	SBCI R23,-1
00052b 9508      	RET
                 
                 __CWD1:
00052c 2f6f      	MOV  R22,R31
00052d 0f66      	ADD  R22,R22
00052e 0b66      	SBC  R22,R22
00052f 2f76      	MOV  R23,R22
000530 9508      	RET
                 
                 __MULW12U:
000531 9ffa      	MUL  R31,R26
000532 2df0      	MOV  R31,R0
000533 9feb      	MUL  R30,R27
000534 0df0      	ADD  R31,R0
000535 9fea      	MUL  R30,R26
000536 2de0      	MOV  R30,R0
000537 0df1      	ADD  R31,R1
000538 9508      	RET
                 
                 __MULW12:
000539 d01c      	RCALL __CHKSIGNW
00053a dff6      	RCALL __MULW12U
00053b f40e      	BRTC __MULW121
00053c dfe3      	RCALL __ANEGW1
                 __MULW121:
00053d 9508      	RET
                 
                 __DIVW21U:
00053e 2400      	CLR  R0
00053f 2411      	CLR  R1
000540 e190      	LDI  R25,16
                 __DIVW21U1:
000541 0faa      	LSL  R26
000542 1fbb      	ROL  R27
000543 1c00      	ROL  R0
000544 1c11      	ROL  R1
000545 1a0e      	SUB  R0,R30
000546 0a1f      	SBC  R1,R31
000547 f418      	BRCC __DIVW21U2
000548 0e0e      	ADD  R0,R30
000549 1e1f      	ADC  R1,R31
00054a c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00054b 60a1      	SBR  R26,1
                 __DIVW21U3:
00054c 959a      	DEC  R25
00054d f799      	BRNE __DIVW21U1
00054e 01fd      	MOVW R30,R26
00054f 01d0      	MOVW R26,R0
000550 9508      	RET
                 
                 __DIVW21:
000551 d004      	RCALL __CHKSIGNW
000552 dfeb      	RCALL __DIVW21U
000553 f40e      	BRTC __DIVW211
000554 dfcb      	RCALL __ANEGW1
                 __DIVW211:
000555 9508      	RET
                 
                 __CHKSIGNW:
000556 94e8      	CLT
000557 fff7      	SBRS R31,7
000558 c002      	RJMP __CHKSW1
000559 dfc6      	RCALL __ANEGW1
00055a 9468      	SET
                 __CHKSW1:
00055b ffb7      	SBRS R27,7
00055c c006      	RJMP __CHKSW2
00055d 95a0      	COM  R26
00055e 95b0      	COM  R27
00055f 9611      	ADIW R26,1
000560 f800      	BLD  R0,0
000561 9403      	INC  R0
000562 fa00      	BST  R0,0
                 __CHKSW2:
000563 9508      	RET
                 
                 __GETW1P:
000564 91ed      	LD   R30,X+
000565 91fc      	LD   R31,X
000566 9711      	SBIW R26,1
000567 9508      	RET
                 
                 __GETW1PF:
000568 9005      	LPM  R0,Z+
000569 91f4      	LPM  R31,Z
00056a 2de0      	MOV  R30,R0
00056b 9508      	RET
                 
                 __PUTPARD1:
00056c 937a      	ST   -Y,R23
00056d 936a      	ST   -Y,R22
00056e 93fa      	ST   -Y,R31
00056f 93ea      	ST   -Y,R30
000570 9508      	RET
                 
                 __SAVELOCR6:
000571 935a      	ST   -Y,R21
                 __SAVELOCR5:
000572 934a      	ST   -Y,R20
                 __SAVELOCR4:
000573 933a      	ST   -Y,R19
                 __SAVELOCR3:
000574 932a      	ST   -Y,R18
                 __SAVELOCR2:
000575 931a      	ST   -Y,R17
000576 930a      	ST   -Y,R16
000577 9508      	RET
                 
                 __LOADLOCR6:
000578 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000579 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00057a 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00057b 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00057c 8119      	LDD  R17,Y+1
00057d 8108      	LD   R16,Y
00057e 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  44 r1 :  23 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   6 
r16:  35 r17:  29 r18:  38 r19:  16 r20:  25 r21:  72 r22:  48 r23:  38 
r24:  45 r25:  31 r26: 134 r27:  61 r28:  18 r29:   1 r30: 253 r31: 103 
x  :  25 y  : 202 z  :  15 
Registers used: 25 out of 35 (71.4%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  20 add   :  14 
adiw  :  29 and   :   2 andi  :   6 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   5 brcs  :   0 break :   0 breq  :  27 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  14 
brlt  :   1 brmi  :   7 brne  :  37 brpl  :   6 brsh  :   2 brtc  :   3 
brts  :   1 brvc  :   3 brvs  :   3 bset  :   0 bst   :   1 call  :  66 
cbi   :   5 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  23 cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :  10 
cp    :   4 cpc   :   2 cpi   :  47 cpse  :   0 dec   :  12 des   :   0 
eor   :   5 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   6 inc   :   5 jmp   :  23 ld    :  43 ldd   :  77 ldi   : 132 
lds   :   7 lpm   :  14 lsl   :  12 lsr   :   2 mov   :  43 movw  :  29 
mul   :  13 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   1 
ori   :   7 out   :  44 pop   :  14 push  :  13 rcall :  39 ret   :  45 
reti  :   2 rjmp  :  80 rol   :  17 ror   :  12 sbc   :   5 sbci  :   9 
sbi   :   6 sbic  :   0 sbis  :   0 sbiw  :  21 sbr   :   1 sbrc  :   2 
sbrs  :  13 sec   :   1 seh   :   0 sei   :   1 sen   :   0 ser   :   8 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  79 std   :  31 sts   :   6 sub   :   5 subi  :  21 swap  :   1 
tst   :  15 wdr   :   1 
Instructions used: 75 out of 116 (64.7%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000afe   2752     62   2814   16384  17.2%
[.dseg] 0x000060 0x00017b      0     27     27    1024   2.6%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 5 warnings
