<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr14xx.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sys_common_xwr14xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the common header file used by the various mmWave SDK modules for XWR14xx device.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="sys__common__xwr14xx_8h__dep__incl.png" border="0" usemap="#_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr14xx_8hdep" alt=""/></div>
<map name="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr14xx_8hdep" id="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr14xx_8hdep">
<area shape="rect" id="node2" href="sys__common_8h.html" title="This is the common header file used by the various mmWave SDK modules. " alt="" coords="685,109,882,165"/>
<area shape="rect" id="node3" href="cli_8c.html" title="/home/gtbldadm/nightlybuilds\l/mmwave_sdk/ti/utils/cli\l/src/cli.c" alt="" coords="5,213,196,269"/>
<area shape="rect" id="node4" href="cli__mmwave_8c.html" title="/home/gtbldadm/nightlybuilds\l/mmwave_sdk/ti/utils/cli\l/src/cli_mmwave.c" alt="" coords="220,213,411,269"/>
<area shape="rect" id="node5" href="data__path_8h.html" title="This is the data path processing header. " alt="" coords="819,228,998,255"/>
<area shape="rect" id="node10" href="data__path_8c.html" title="Implements Data path processing functionality. " alt="" coords="410,489,589,515"/>
<area shape="rect" id="node11" href="main_8c.html" title="This is the main file which implements the millimeter wave Demo. " alt="" coords="613,489,764,515"/>
<area shape="rect" id="node12" href="mmw__cli_8c.html" title="xwr14xx/mmw/mmw_cli.c" alt="" coords="1504,489,1679,515"/>
<area shape="rect" id="node13" href="mmw__lvds__stream_8c.html" title="Implements LVDS stream functionality. " alt="" coords="1305,481,1480,523"/>
<area shape="rect" id="node14" href="sensor__mgmt_8c.html" title="The file implements the sensor management. Sensors can be started or stopped by either the GPIO Switc..." alt="" coords="1131,481,1281,523"/>
<area shape="rect" id="node6" href="post__processing_8h.html" title="Routines for post processing (detection/angle estimation) of data output by the Hardware Accelerator..." alt="" coords="689,325,907,351"/>
<area shape="rect" id="node7" href="mmw_8h.html" title="This is the main header file for the Millimeter Wave Demo. " alt="" coords="1033,407,1187,433"/>
<area shape="rect" id="node16" href="mmw__lvds__stream_8h.html" title="LVDS stream header file. " alt="" coords="931,317,1105,359"/>
<area shape="rect" id="node15" href="post__processing_8c.html" title="Routines for post processing (detection/angle estimation) of data output by the Hardware Accelerator..." alt="" coords="740,407,957,433"/>
<area shape="rect" id="node8" href="config__edma__util_8c.html" title="EDMA Configuration Utility API implementation. " alt="" coords="959,481,1106,523"/>
<area shape="rect" id="node9" href="config__hwa__util_8c.html" title="Hardware accelerator Configuration Utility API implementation. " alt="" coords="789,481,935,523"/>
</map>
</div>
</div>
<p><a href="sys__common__xwr14xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a41394bf46f456ed0cb3ebe5d600ee3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a41394bf46f456ed0cb3ebe5d600ee3cc">SOC_XWR14XX_MSS_SPIA_CH1_DMA_REQ</a>&#160;&#160;&#160;(0U)    /* MIBSPI/SPI1 (MIBSPI-A) Channel-1 DMA Request Line*/</td></tr>
<tr class="separator:a41394bf46f456ed0cb3ebe5d600ee3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c59c3fb24932f8deca92e929b46951a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a4c59c3fb24932f8deca92e929b46951a">SOC_XWR14XX_MSS_SPIA_CH0_DMA_REQ</a>&#160;&#160;&#160;(1U)    /* MIBSPI/SPI1 (MIBSPI-A) Channel-0 DMA Request Line*/</td></tr>
<tr class="separator:a4c59c3fb24932f8deca92e929b46951a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f111073433f99db5274af6256b1ee3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a1f111073433f99db5274af6256b1ee3b">SOC_XWR14XX_MSS_SPIB_RX_DMA_REQ</a>&#160;&#160;&#160;(2U)    /* SPI2 (SPI-B) Receive DMA Request Line*/</td></tr>
<tr class="separator:a1f111073433f99db5274af6256b1ee3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dbe6724b3763cb328942c4b6b10936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aa3dbe6724b3763cb328942c4b6b10936">SOC_XWR14XX_MSS_SPIB_TX_DMA_REQ</a>&#160;&#160;&#160;(3U)    /* SPI2 (SPI-B) Transmit DMA Request Line*/</td></tr>
<tr class="separator:aa3dbe6724b3763cb328942c4b6b10936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2ba931cb8d3aeffc80e7ae860091da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#abf2ba931cb8d3aeffc80e7ae860091da">SOC_XWR14XX_MSS_QSPI_DMA_REQ</a>&#160;&#160;&#160;(4U)    /* QSPI DMA request DMA Request Line*/</td></tr>
<tr class="separator:abf2ba931cb8d3aeffc80e7ae860091da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7261ef2aae6f0b87c9626955a3bbc309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7261ef2aae6f0b87c9626955a3bbc309">SOC_XWR14XX_MSS_SPIA_CH3_DMA_REQ</a>&#160;&#160;&#160;(5U)    /* MIBSPI/SPI1 (MIBSPI-A) Channel-3 DMA Request Line*/</td></tr>
<tr class="separator:a7261ef2aae6f0b87c9626955a3bbc309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a00162d03e8e8c5078141a877214db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a86a00162d03e8e8c5078141a877214db">SOC_XWR14XX_MSS_DCAN_IF2_DMA_REQ</a>&#160;&#160;&#160;(6U)    /* CAN (DCAN) IF2 DMA Request Line*/</td></tr>
<tr class="separator:a86a00162d03e8e8c5078141a877214db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591ce7115463178f94f2d552a8ef6851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a591ce7115463178f94f2d552a8ef6851">SOC_XWR14XX_MSS_CBUFF_DMA_REQ</a>&#160;&#160;&#160;(7U)    /* Common Buffer DMA Request Line*/</td></tr>
<tr class="separator:a591ce7115463178f94f2d552a8ef6851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8867cb83d8d2ccf9f12a5e8d09ce70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab8867cb83d8d2ccf9f12a5e8d09ce70d">SOC_XWR14XX_MSS_DCAN_IF1_DMA_REQ</a>&#160;&#160;&#160;(8U)    /* CAN (DCAN) IF1 DMA Request Line*/</td></tr>
<tr class="separator:ab8867cb83d8d2ccf9f12a5e8d09ce70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcf336dd7dedb561d8a4721fbf447ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7fcf336dd7dedb561d8a4721fbf447ea">SOC_XWR14XX_MSS_SPIA_CH5_DMA_REQ</a>&#160;&#160;&#160;(9U)    /* MIBSPI/SPI1 (MIBSPI-A) Channel-5 DMA Request Line*/</td></tr>
<tr class="separator:a7fcf336dd7dedb561d8a4721fbf447ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa7d95595f8fb1d31964e0c298d4153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aefa7d95595f8fb1d31964e0c298d4153">SOC_XWR14XX_MSS_I2C_RX_DMA_REQ</a>&#160;&#160;&#160;(10U)   /* I2C receive DMA Request Line*/</td></tr>
<tr class="separator:aefa7d95595f8fb1d31964e0c298d4153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8b68e5d3760f8be8d66809a39651f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aff8b68e5d3760f8be8d66809a39651f1">SOC_XWR14XX_MSS_I2C_TX_DMA_REQ</a>&#160;&#160;&#160;(11U)   /* I2C Transmit DMA Request Line*/</td></tr>
<tr class="separator:aff8b68e5d3760f8be8d66809a39651f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b79c4e8721edd4d0acff7e68268fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a51b79c4e8721edd4d0acff7e68268fc1">SOC_XWR14XX_MSS_RTI_COM0_DMA_REQ</a>&#160;&#160;&#160;(12U)   /* RTI1 DMAREQ0 DMA Request Line*/</td></tr>
<tr class="separator:a51b79c4e8721edd4d0acff7e68268fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2db393764a6d0dee82baea3c142ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#acb2db393764a6d0dee82baea3c142ca1">SOC_XWR14XX_MSS_RTI_COM1_DMA_REQ</a>&#160;&#160;&#160;(13U)   /* RTI1 DMAREQ1 DMA Request Line*/</td></tr>
<tr class="separator:acb2db393764a6d0dee82baea3c142ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9826dae14836169c896f6d9333b354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ace9826dae14836169c896f6d9333b354">SOC_XWR14XX_MSS_DCAN_IF3_DMA_REQ</a>&#160;&#160;&#160;(16U)   /* CAN (DCAN) IF3 DMA Request Line*/</td></tr>
<tr class="separator:ace9826dae14836169c896f6d9333b354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d91133664be40105a880d6da4a2e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a4d91133664be40105a880d6da4a2e6e0">SOC_XWR14XX_MSS_SPIA_CH9_DMA_REQ</a>&#160;&#160;&#160;(17U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-9 DMA Request Line*/</td></tr>
<tr class="separator:a4d91133664be40105a880d6da4a2e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa016fc9dc7ab92562dbc7706b618377b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aa016fc9dc7ab92562dbc7706b618377b">SOC_XWR14XX_MSS_RTI_COM2_DMA_REQ</a>&#160;&#160;&#160;(18U)   /* RTI1 DMAREQ2 DMA Request Line*/</td></tr>
<tr class="separator:aa016fc9dc7ab92562dbc7706b618377b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad062935aa06d5c3913776c32bec25502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad062935aa06d5c3913776c32bec25502">SOC_XWR14XX_MSS_RTI_COM3_DMA_REQ</a>&#160;&#160;&#160;(19U)   /* RTI1 DMAREQ3 DMA Request Line*/</td></tr>
<tr class="separator:ad062935aa06d5c3913776c32bec25502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f807590cd81bccf94be7972e023f2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a1f807590cd81bccf94be7972e023f2b6">SOC_XWR14XX_MSS_WDT_DMA_REQ0</a>&#160;&#160;&#160;(20U)   /* WDT/RTI2 DMAREQ0 DMA Request Line*/</td></tr>
<tr class="separator:a1f807590cd81bccf94be7972e023f2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e694b3595dcead08fe0221e913598c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a2e694b3595dcead08fe0221e913598c5">SOC_XWR14XX_MSS_WDT_DMA_REQ1</a>&#160;&#160;&#160;(21U)   /* WDT/RTI2 DMAREQ1 DMA Request Line*/</td></tr>
<tr class="separator:a2e694b3595dcead08fe0221e913598c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994b8bdd46148b0d9a7ccada4d40fe03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a994b8bdd46148b0d9a7ccada4d40fe03">SOC_XWR14XX_MSS_SPIA_CH10_DMA_REQ</a>&#160;&#160;&#160;(22U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-10 DMA Request Line*/</td></tr>
<tr class="separator:a994b8bdd46148b0d9a7ccada4d40fe03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c501a7f9c904be68b15007f323ec01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a94c501a7f9c904be68b15007f323ec01">SOC_XWR14XX_MSS_SPIA_CH11_DMA_REQ</a>&#160;&#160;&#160;(23U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-11 DMA Request Line*/</td></tr>
<tr class="separator:a94c501a7f9c904be68b15007f323ec01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae404ac3f9d1d7cb286592a0b055772c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ae404ac3f9d1d7cb286592a0b055772c0">SOC_XWR14XX_MSS_WDT_DMA_REQ2</a>&#160;&#160;&#160;(24U)   /* WDT/RTI2 DMAREQ2 DMA Request Line*/</td></tr>
<tr class="separator:ae404ac3f9d1d7cb286592a0b055772c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9322be8f486f3b5b821fe17c9a59a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ae9322be8f486f3b5b821fe17c9a59a9b">SOC_XWR14XX_MSS_WDT_DMA_REQ3</a>&#160;&#160;&#160;(25U)   /* WDT/RTI2 DMAREQ3 DMA Request Line*/</td></tr>
<tr class="separator:ae9322be8f486f3b5b821fe17c9a59a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347a03b8a85ebe6f89246837f9a4ff20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a347a03b8a85ebe6f89246837f9a4ff20">SOC_XWR14XX_MSS_CRC_CH1_DMA_REQ</a>&#160;&#160;&#160;(26U)   /* CRC DMAREQ0 DMA Request Line*/</td></tr>
<tr class="separator:a347a03b8a85ebe6f89246837f9a4ff20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b21920054c0c85b632e0f1a87534bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ae1b21920054c0c85b632e0f1a87534bb">SOC_XWR14XX_MSS_CRC_CH2_DMA_REQ</a>&#160;&#160;&#160;(27U)   /* CRC DMAREQ1 DMA Request Line*/</td></tr>
<tr class="separator:ae1b21920054c0c85b632e0f1a87534bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a20ad734155ac4665fb9419f478966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a70a20ad734155ac4665fb9419f478966">SOC_XWR14XX_MSS_SCIB_RX_DMA_REQ</a>&#160;&#160;&#160;(28U)   /* UART2 receive DMA Request Line*/</td></tr>
<tr class="separator:a70a20ad734155ac4665fb9419f478966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f5eee96039ca78184c67cd11659171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a00f5eee96039ca78184c67cd11659171">SOC_XWR14XX_MSS_SCIB_TX_DMA_REQ</a>&#160;&#160;&#160;(29U)   /* UART2 Transmit DMA Request Line*/</td></tr>
<tr class="separator:a00f5eee96039ca78184c67cd11659171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e468846d27a0bd7d39b9c055d0f68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad7e468846d27a0bd7d39b9c055d0f68d">SOC_XWR14XX_MSS_SCIA_RX_DMA_REQ</a>&#160;&#160;&#160;(30U)   /* UART1 receive DMA Request Line*/</td></tr>
<tr class="separator:ad7e468846d27a0bd7d39b9c055d0f68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e86220c164402a88b7f8bf53f382e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a8e86220c164402a88b7f8bf53f382e97">SOC_XWR14XX_MSS_SCIA_TX_DMA_REQ</a>&#160;&#160;&#160;(31U)   /* UART1 Transmit DMA Request Line*/</td></tr>
<tr class="separator:a8e86220c164402a88b7f8bf53f382e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456e23f2eb1a849f0efe0aabc9ff8241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a456e23f2eb1a849f0efe0aabc9ff8241">SOC_XWR14XX_MSS_GIO0_DMA_REQ</a>&#160;&#160;&#160;(32U)   /* GIO-0 DMA Request Line*/</td></tr>
<tr class="separator:a456e23f2eb1a849f0efe0aabc9ff8241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecb1eefff4ec8fc20d985faf5a9e148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#acecb1eefff4ec8fc20d985faf5a9e148">SOC_XWR14XX_MSS_GIO1_DMA_REQ</a>&#160;&#160;&#160;(33U)   /* GIO-1 DMA Request Line*/</td></tr>
<tr class="separator:acecb1eefff4ec8fc20d985faf5a9e148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bce053e00c8016ac61818e9f258c3fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a0bce053e00c8016ac61818e9f258c3fa">SOC_XWR14XX_MSS_GIO2_DMA_REQ</a>&#160;&#160;&#160;(34U)   /* GIO-2 DMA Request Line*/</td></tr>
<tr class="separator:a0bce053e00c8016ac61818e9f258c3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a2b6247eeb51ae9a8678ba7f943c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ae5a2b6247eeb51ae9a8678ba7f943c62">SOC_XWR14XX_MSS_SPIA_CH6_DMA_REQ</a>&#160;&#160;&#160;(36U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-6 DMA Request Line*/</td></tr>
<tr class="separator:ae5a2b6247eeb51ae9a8678ba7f943c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8553a23ee6d420d7253842434aa7920c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a8553a23ee6d420d7253842434aa7920c">SOC_XWR14XX_MSS_SPIA_CH7_DMA_REQ</a>&#160;&#160;&#160;(37U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-7 DMA Request Line*/</td></tr>
<tr class="separator:a8553a23ee6d420d7253842434aa7920c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5630464da238a86b066e1bc580d01da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a5630464da238a86b066e1bc580d01da9">SOC_XWR14XX_MSS_SPIA_CH8_DMA_REQ</a>&#160;&#160;&#160;(38U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-8 DMA Request Line*/</td></tr>
<tr class="separator:a5630464da238a86b066e1bc580d01da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a45607a48fddb14c2c96b342f5273ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a4a45607a48fddb14c2c96b342f5273ea">SOC_XWR14XX_MSS_SPIA_CH12_DMA_REQ</a>&#160;&#160;&#160;(42U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-12 DMA Request Line*/</td></tr>
<tr class="separator:a4a45607a48fddb14c2c96b342f5273ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8a534b93f546f4ec4a3852770f3d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7f8a534b93f546f4ec4a3852770f3d83">SOC_XWR14XX_MSS_SPIA_CH13_DMA_REQ</a>&#160;&#160;&#160;(43U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-13 DMA Request Line*/</td></tr>
<tr class="separator:a7f8a534b93f546f4ec4a3852770f3d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef87056a8522442a3e9848769abc44c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aef87056a8522442a3e9848769abc44c6">SOC_XWR14XX_MSS_SPIA_CH14_DMA_REQ</a>&#160;&#160;&#160;(44U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-14 DMA Request Line*/</td></tr>
<tr class="separator:aef87056a8522442a3e9848769abc44c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adace6f7bd9f4e07492d7913682b7f0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#adace6f7bd9f4e07492d7913682b7f0ee">SOC_XWR14XX_MSS_SPIA_CH15_DMA_REQ</a>&#160;&#160;&#160;(45U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-15 DMA Request Line*/</td></tr>
<tr class="separator:adace6f7bd9f4e07492d7913682b7f0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ab6668515550911c1758d39d90035e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a92ab6668515550911c1758d39d90035e">SOC_XWR14XX_MSS_GIO14_DMA_REQ</a>&#160;&#160;&#160;(46U)   /* GIO-14 DMA Request Line*/</td></tr>
<tr class="separator:a92ab6668515550911c1758d39d90035e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079e00a427c093790a30fdbf7f514f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a079e00a427c093790a30fdbf7f514f14">SOC_XWR14XX_MSS_GIO15_DMA_REQ</a>&#160;&#160;&#160;(47U)   /* GIO-15 DMA Request Line*/</td></tr>
<tr class="separator:a079e00a427c093790a30fdbf7f514f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b50a495266c6be92618e20ace752a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a0b50a495266c6be92618e20ace752a2a">SOC_XWR14XX_NUM_DMA_CHANNELS_PER_INSTANCE</a>&#160;&#160;&#160;(32U)  /* Number of DMA channels per DMA instance              */</td></tr>
<tr class="separator:a0b50a495266c6be92618e20ace752a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59dc4a5a70de5bebbf8a765cca8e8315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a59dc4a5a70de5bebbf8a765cca8e8315">SOC_XWR14XX_NUM_DMA_REQLINES_PER_INSTANCE</a>&#160;&#160;&#160;(48U)  /* Number of DMA REQ Lines per DMA instance             */</td></tr>
<tr class="separator:a59dc4a5a70de5bebbf8a765cca8e8315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168cd5ac1433248e5d25cddfd0e056ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a168cd5ac1433248e5d25cddfd0e056ab">SOC_XWR14XX_MSS_VIM_PRIORITY_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a168cd5ac1433248e5d25cddfd0e056ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5eb860d5536821ba522b7570aa40ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a5d5eb860d5536821ba522b7570aa40ee">SOC_XWR14XX_MSS_VIM_PRIORITY_3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a5d5eb860d5536821ba522b7570aa40ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fce1b8a63088e56b6092b2b42e10cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6fce1b8a63088e56b6092b2b42e10cd0">SOC_XWR14XX_MSS_VIM_PRIORITY_4</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a6fce1b8a63088e56b6092b2b42e10cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175bf726c3eb7ecfadfbecbeb68cb63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a175bf726c3eb7ecfadfbecbeb68cb63b">SOC_XWR14XX_MSS_VIM_PRIORITY_5</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a175bf726c3eb7ecfadfbecbeb68cb63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe76d43319ede78315f0e536208dfcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#afe76d43319ede78315f0e536208dfcc4">SOC_XWR14XX_MSS_VIM_PRIORITY_6</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:afe76d43319ede78315f0e536208dfcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916a40e15d508303d00d65b8e6c33bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a916a40e15d508303d00d65b8e6c33bf9">SOC_XWR14XX_MSS_VIM_PRIORITY_7</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a916a40e15d508303d00d65b8e6c33bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a0903a0c29dd3452a476d789d278b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a09a0903a0c29dd3452a476d789d278b0">SOC_XWR14XX_MSS_VIM_PRIORITY_8</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a09a0903a0c29dd3452a476d789d278b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43b685ead5c057d11f086f7c02db35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad43b685ead5c057d11f086f7c02db35a">SOC_XWR14XX_MSS_VIM_PRIORITY_9</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ad43b685ead5c057d11f086f7c02db35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba1acad8a4f1cbb857fe1067266d279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a2ba1acad8a4f1cbb857fe1067266d279">SOC_XWR14XX_MSS_VIM_PRIORITY_10</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:a2ba1acad8a4f1cbb857fe1067266d279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3326631436b6b594ef802c26b6cc00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#af3326631436b6b594ef802c26b6cc00d">SOC_XWR14XX_MSS_VIM_PRIORITY_11</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:af3326631436b6b594ef802c26b6cc00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddeef1a2033bfaf0b5db396bf4900dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#adddeef1a2033bfaf0b5db396bf4900dc">SOC_XWR14XX_MSS_VIM_PRIORITY_12</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:adddeef1a2033bfaf0b5db396bf4900dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7864bb45d149276e02bb0ce159296619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7864bb45d149276e02bb0ce159296619">SOC_XWR14XX_MSS_VIM_PRIORITY_13</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a7864bb45d149276e02bb0ce159296619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a3704de1cdfce62702014cdaea28a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a9a3704de1cdfce62702014cdaea28a6a">SOC_XWR14XX_MSS_VIM_PRIORITY_14</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:a9a3704de1cdfce62702014cdaea28a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe84b48145e24e04a023e81af0a0a351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#abe84b48145e24e04a023e81af0a0a351">SOC_XWR14XX_MSS_VIM_PRIORITY_15</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:abe84b48145e24e04a023e81af0a0a351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97bf022abe001b717d15a70390a1ff04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a97bf022abe001b717d15a70390a1ff04">SOC_XWR14XX_MSS_ESM_HIGH_PRIORITY_INT</a>&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td></tr>
<tr class="separator:a97bf022abe001b717d15a70390a1ff04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0057c57f5e85173f094bb8a7570c5f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a0057c57f5e85173f094bb8a7570c5f4c">SOC_XWR14XX_MSS_RTI_COMPARE0_INT</a>&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td></tr>
<tr class="separator:a0057c57f5e85173f094bb8a7570c5f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950a404d83303fd57b0c194fd20e27b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a950a404d83303fd57b0c194fd20e27b5">SOC_XWR14XX_MSS_RTI_COMPARE1_INT</a>&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td></tr>
<tr class="separator:a950a404d83303fd57b0c194fd20e27b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a224e40e1e37570d386afe70b7fd82ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a224e40e1e37570d386afe70b7fd82ad3">SOC_XWR14XX_MSS_RTI_COMPARE2_INT</a>&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td></tr>
<tr class="separator:a224e40e1e37570d386afe70b7fd82ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7606fe11d2ee710752baaa0a80817e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aac7606fe11d2ee710752baaa0a80817e">SOC_XWR14XX_MSS_RTI_COMPARE3_INT</a>&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td></tr>
<tr class="separator:aac7606fe11d2ee710752baaa0a80817e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bd9746b0eac82001450d17ef8b3bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a74bd9746b0eac82001450d17ef8b3bcb">SOC_XWR14XX_MSS_RTI_OVRFLW0_INT</a>&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:a74bd9746b0eac82001450d17ef8b3bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ee8c95c523c862b3f497d3cc68587b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a59ee8c95c523c862b3f497d3cc68587b">SOC_XWR14XX_MSS_RTI_OVRFLW1_INT</a>&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td></tr>
<tr class="separator:a59ee8c95c523c862b3f497d3cc68587b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a5085e602415f54f3166994bdfb30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad6a5085e602415f54f3166994bdfb30f">SOC_XWR14XX_MSS_RTI_TIMEBASE_INT</a>&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td></tr>
<tr class="separator:ad6a5085e602415f54f3166994bdfb30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5e753e4493c9ea3cb861fb7df88a717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab5e753e4493c9ea3cb861fb7df88a717">SOC_XWR14XX_MSS_GIO_LVL0_INT</a>&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td></tr>
<tr class="separator:ab5e753e4493c9ea3cb861fb7df88a717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3e877402cd268bb25aaa5bb6d61f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a5a3e877402cd268bb25aaa5bb6d61f3d">SOC_XWR14XX_MSS_WDT_REQ0_INT</a>&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td></tr>
<tr class="separator:a5a3e877402cd268bb25aaa5bb6d61f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23919297265c3d0d0240ddab1a33de68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a23919297265c3d0d0240ddab1a33de68">SOC_XWR14XX_MSS_WDT_REQ1_INT</a>&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td></tr>
<tr class="separator:a23919297265c3d0d0240ddab1a33de68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732e0a03f4b471b9c341275d2bab6663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a732e0a03f4b471b9c341275d2bab6663">SOC_XWR14XX_MSS_SPIA_LVL0_INT</a>&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td></tr>
<tr class="separator:a732e0a03f4b471b9c341275d2bab6663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7b257dac28fb5289279e5af23560aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ace7b257dac28fb5289279e5af23560aa">SOC_XWR14XX_MSS_WDT_REQ2_INT</a>&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td></tr>
<tr class="separator:ace7b257dac28fb5289279e5af23560aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9fed3b05d2e9de61ee62610e3533a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6f9fed3b05d2e9de61ee62610e3533a2">SOC_XWR14XX_MSS_WDT_REQ3_INT</a>&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td></tr>
<tr class="separator:a6f9fed3b05d2e9de61ee62610e3533a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28f4b2566c390b8f39b9f6e6e7fbb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab28f4b2566c390b8f39b9f6e6e7fbb8c">SOC_XWR14XX_MSS_WDT_OVRFLW0_INT</a>&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:ab28f4b2566c390b8f39b9f6e6e7fbb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4eddac55de3c9254ad48d49f0f6db7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab4eddac55de3c9254ad48d49f0f6db7a">SOC_XWR14XX_MSS_DCAN_LVL0_INT</a>&#160;&#160;&#160;(16U)     /* CAN Interrupt Level 0                            */</td></tr>
<tr class="separator:ab4eddac55de3c9254ad48d49f0f6db7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a52fe668302786404ad6215b15ccfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6a52fe668302786404ad6215b15ccfab">SOC_XWR14XX_MSS_SPIB_LVL0_INT</a>&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td></tr>
<tr class="separator:a6a52fe668302786404ad6215b15ccfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2860aae42f11ded2749b6b1ac856e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab2860aae42f11ded2749b6b1ac856e92">SOC_XWR14XX_MSS_MCRC_REQ_INT</a>&#160;&#160;&#160;(19U)     /* MCRC Interrupt                                   */</td></tr>
<tr class="separator:ab2860aae42f11ded2749b6b1ac856e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616d63e80ce911c6fe5825791227102f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a616d63e80ce911c6fe5825791227102f">SOC_XWR14XX_MSS_ESM_LOW_PRIORITY_INT</a>&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td></tr>
<tr class="separator:a616d63e80ce911c6fe5825791227102f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d5f747fa09e6b100c7899cc8ec1d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a55d5f747fa09e6b100c7899cc8ec1d82">SOC_XWR14XX_MSS_SYS_SW4_INT</a>&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:a55d5f747fa09e6b100c7899cc8ec1d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bb9ed522edd2bc7a2eba542a48f402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a99bb9ed522edd2bc7a2eba542a48f402">SOC_XWR14XX_MSS_PMU_IRQ_INT</a>&#160;&#160;&#160;(22U)     /* ~nPMUIRQ - PMU IRQ interrupt                     */</td></tr>
<tr class="separator:a99bb9ed522edd2bc7a2eba542a48f402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe1ea7609503fc84d7b09b04a08eb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#acbe1ea7609503fc84d7b09b04a08eb92">SOC_XWR14XX_MSS_GIO_LVL1_INT</a>&#160;&#160;&#160;(23U)     /* GIO Low Level Interrupt                          */</td></tr>
<tr class="separator:acbe1ea7609503fc84d7b09b04a08eb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5752d379e478746f000735389798e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad5752d379e478746f000735389798e2f">SOC_XWR14XX_MSS_WDT_OVRFLW1_INT</a>&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt 1                         */</td></tr>
<tr class="separator:ad5752d379e478746f000735389798e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add69226ec1cdb427c21ce8228370f1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#add69226ec1cdb427c21ce8228370f1f5">SOC_XWR14XX_MSS_WDT_TB_INT</a>&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td></tr>
<tr class="separator:add69226ec1cdb427c21ce8228370f1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef523a0ee8a83434683bf319a840be03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aef523a0ee8a83434683bf319a840be03">SOC_XWR14XX_MSS_SPIA_LVL1_INT</a>&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 0                           */</td></tr>
<tr class="separator:aef523a0ee8a83434683bf319a840be03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8387eb72415e8f2f7dd1ee50f3968a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a8387eb72415e8f2f7dd1ee50f3968a20">SOC_XWR14XX_MSS_QSPI_INT_REQ</a>&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td></tr>
<tr class="separator:a8387eb72415e8f2f7dd1ee50f3968a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89b8183785f2d977ca4082f60612cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac89b8183785f2d977ca4082f60612cd2">SOC_XWR14XX_MSS_DCAN_LVL1_INT</a>&#160;&#160;&#160;(29U)     /* CAN Interrupt Level 1                            */</td></tr>
<tr class="separator:ac89b8183785f2d977ca4082f60612cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e6a45f10f470d53bf6a2e8f9bad955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a64e6a45f10f470d53bf6a2e8f9bad955">SOC_XWR14XX_MSS_SPIB_LVL1_INT</a>&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td></tr>
<tr class="separator:a64e6a45f10f470d53bf6a2e8f9bad955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d75872b67d3bf885c03be6219f93ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a31d75872b67d3bf885c03be6219f93ef">SOC_XWR14XX_MSS_DMA_FTC_INT</a>&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td></tr>
<tr class="separator:a31d75872b67d3bf885c03be6219f93ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248699fbf2e5ac72411cc79fa14f61b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a248699fbf2e5ac72411cc79fa14f61b6">SOC_XWR14XX_MSS_DMA_LFS_INT</a>&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td></tr>
<tr class="separator:a248699fbf2e5ac72411cc79fa14f61b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538df0293beaf7935a5493088cfe0b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a538df0293beaf7935a5493088cfe0b59">SOC_XWR14XX_MSS_DMA_HBC_INT</a>&#160;&#160;&#160;(39U)     /* DMA HBC (First Half of Block Complete) Interrupt */</td></tr>
<tr class="separator:a538df0293beaf7935a5493088cfe0b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04937f5288d2069bc421798efa7e0302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a04937f5288d2069bc421798efa7e0302">SOC_XWR14XX_MSS_DMA_BTC_INT</a>&#160;&#160;&#160;(40U)     /* DMA BTC (Block Transfer Complete) Interrupt      */</td></tr>
<tr class="separator:a04937f5288d2069bc421798efa7e0302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ed27cf5b321be24d10690c28878b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a32ed27cf5b321be24d10690c28878b21">SOC_XWR14XX_MSS_FPU_INT</a>&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td></tr>
<tr class="separator:a32ed27cf5b321be24d10690c28878b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa526f32f8132d76a4a9baff3ca6e115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aa526f32f8132d76a4a9baff3ca6e115a">SOC_XWR14XX_MSS_SCIA_LVL0_INT</a>&#160;&#160;&#160;(64U)     /* UARTA Interrupt Level 0                          */</td></tr>
<tr class="separator:aa526f32f8132d76a4a9baff3ca6e115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b889e174b4d22ea396ac6edfd29b0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6b889e174b4d22ea396ac6edfd29b0d3">SOC_XWR14XX_MSS_SCIB_LVL0_INT</a>&#160;&#160;&#160;(65U)     /* UARTB Interrupt Level 0                          */</td></tr>
<tr class="separator:a6b889e174b4d22ea396ac6edfd29b0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30ef756d142ac38e9a32a04ef25352b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab30ef756d142ac38e9a32a04ef25352b">SOC_XWR14XX_MSS_I2C_LVL0_INT</a>&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td></tr>
<tr class="separator:ab30ef756d142ac38e9a32a04ef25352b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa1017a6733e89d1c115a55d3316dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a0fa1017a6733e89d1c115a55d3316dfd">SOC_XWR14XX_MSS_DMA_BER_INT</a>&#160;&#160;&#160;(70U)     /* DMA Bus error Interrupt                          */</td></tr>
<tr class="separator:a0fa1017a6733e89d1c115a55d3316dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078a3a60dac9d114132328eabb0f06d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a078a3a60dac9d114132328eabb0f06d6">SOC_XWR14XX_MSS_SCIA_LVL1_INT</a>&#160;&#160;&#160;(74U)     /* UARTA Interrupt Level 1                          */</td></tr>
<tr class="separator:a078a3a60dac9d114132328eabb0f06d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00fe61fa7468d846beaf768b87acff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac00fe61fa7468d846beaf768b87acff3">SOC_XWR14XX_MSS_SCIB_LVL1_INT</a>&#160;&#160;&#160;(75U)     /* UARTB Interrupt Level 1                          */</td></tr>
<tr class="separator:ac00fe61fa7468d846beaf768b87acff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24a1196ff14cd9a3e1ff69211a44002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab24a1196ff14cd9a3e1ff69211a44002">SOC_XWR14XX_MSS_SYS_SW0_INT</a>&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ab24a1196ff14cd9a3e1ff69211a44002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6d0896e9d3725dcc6da377e43b39a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a2c6d0896e9d3725dcc6da377e43b39a0">SOC_XWR14XX_MSS_SYS_SW1_INT</a>&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:a2c6d0896e9d3725dcc6da377e43b39a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598e1cbe5f28aebd60e6e7a723a86915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a598e1cbe5f28aebd60e6e7a723a86915">SOC_XWR14XX_MSS_SYS_SW2_INT</a>&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:a598e1cbe5f28aebd60e6e7a723a86915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b4a6c0656c4a1e473c60d8f285d161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a06b4a6c0656c4a1e473c60d8f285d161">SOC_XWR14XX_MSS_SYS_SW3_INT</a>&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:a06b4a6c0656c4a1e473c60d8f285d161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ea6509fb9b032ab849821b47f68086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a29ea6509fb9b032ab849821b47f68086">SOC_XWR14XX_MSS_CCCA_DONE_INT</a>&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td></tr>
<tr class="separator:a29ea6509fb9b032ab849821b47f68086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9db85b53d439be393b19fe4d3686029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac9db85b53d439be393b19fe4d3686029">SOC_XWR14XX_MSS_CCCB_DONE_INT</a>&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ac9db85b53d439be393b19fe4d3686029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25abb45865cb3bac6a24638351da15c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a25abb45865cb3bac6a24638351da15c0">SOC_XWR14XX_MSS_DCCA_DONE_INT</a>&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td></tr>
<tr class="separator:a25abb45865cb3bac6a24638351da15c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8606a84bb8cd43ee074cc5dd71d8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a1a8606a84bb8cd43ee074cc5dd71d8b1">SOC_XWR14XX_MSS_DCCB_DONE_INT</a>&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td></tr>
<tr class="separator:a1a8606a84bb8cd43ee074cc5dd71d8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289bf8d578a547fd800d38822c226c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a289bf8d578a547fd800d38822c226c4f">SOC_XWR14XX_MSS_SYS_SW5_INT</a>&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:a289bf8d578a547fd800d38822c226c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c32def073b25753b49a55f2ecf6280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a47c32def073b25753b49a55f2ecf6280">SOC_XWR14XX_MSS_PBIST_IRQ_INT</a>&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td></tr>
<tr class="separator:a47c32def073b25753b49a55f2ecf6280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcf1e6631c1bc33c19c97aa8c22f0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7fcf1e6631c1bc33c19c97aa8c22f0fa">SOC_XWR14XX_MSS_SW_BSS_MSS_IRQ0_INT</a>&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS     */</td></tr>
<tr class="separator:a7fcf1e6631c1bc33c19c97aa8c22f0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1c461178543f5c79cdfec0bc20adba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a2e1c461178543f5c79cdfec0bc20adba">SOC_XWR14XX_MSS_SW_BSS_MSS_IRQ1_INT</a>&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td></tr>
<tr class="separator:a2e1c461178543f5c79cdfec0bc20adba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d6c7f0d6a1af29b038070fdeed3ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac5d6c7f0d6a1af29b038070fdeed3ba3">SOC_XWR14XX_BSS_ADC_VALID_INT</a>&#160;&#160;&#160;(97U)     /* Falling edge of ADC Valid Interrupt              */</td></tr>
<tr class="separator:ac5d6c7f0d6a1af29b038070fdeed3ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3c9fcd91e5f523fae965cc57778476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a5f3c9fcd91e5f523fae965cc57778476">SOC_XWR14XX_BSS_FRAME_START_INT</a>&#160;&#160;&#160;(98U)     /* Frame Start Interrupt to MSS                     */</td></tr>
<tr class="separator:a5f3c9fcd91e5f523fae965cc57778476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c68a536ec85492c7d07441bd57d5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aa2c68a536ec85492c7d07441bd57d5a2">SOC_XWR14XX_BSS_CHIRP_START_INT</a>&#160;&#160;&#160;(99U)     /* BSS Chirp start Interrupt                        */</td></tr>
<tr class="separator:aa2c68a536ec85492c7d07441bd57d5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712a2e6316f86a63f6e4d4bdd42ae570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a712a2e6316f86a63f6e4d4bdd42ae570">SOC_XWR14XX_BSS_CHIRP_END_INT</a>&#160;&#160;&#160;(100U)    /* BSS Chirp end Interrupt                          */</td></tr>
<tr class="separator:a712a2e6316f86a63f6e4d4bdd42ae570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d69f54673311b113ba20122eeaed69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a86d69f54673311b113ba20122eeaed69">SOC_XWR14XX_BSS_FRAME_END_INT</a>&#160;&#160;&#160;(101U)    /* BSS Frame end Interrupt                          */</td></tr>
<tr class="separator:a86d69f54673311b113ba20122eeaed69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace8fd0057906e0b833726794aaf16599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ace8fd0057906e0b833726794aaf16599">SOC_XWR14XX_BSS_STC_DONE_INT</a>&#160;&#160;&#160;(105U)    /* BSS STC done Interrupt                           */</td></tr>
<tr class="separator:ace8fd0057906e0b833726794aaf16599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4655490d21369ef37fb65d8f9fb6841a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a4655490d21369ef37fb65d8f9fb6841a">SOC_XWR14XX_DSS_TPTC0_IRQ_DONE</a>&#160;&#160;&#160;(112U)    /* EDMA TPTC0 Done Interrupt                        */</td></tr>
<tr class="separator:a4655490d21369ef37fb65d8f9fb6841a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f6964aec461e2d516d2f6fd9208840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab7f6964aec461e2d516d2f6fd9208840">SOC_XWR14XX_DSS_TPTC0_IRQ_ERR</a>&#160;&#160;&#160;(113U)    /* EDMA TPTC0 Error Interrupt                       */</td></tr>
<tr class="separator:ab7f6964aec461e2d516d2f6fd9208840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb78cf80f99da8088153988e11c9761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aaeb78cf80f99da8088153988e11c9761">SOC_XWR14XX_DSS_TPTC1_IRQ_DONE</a>&#160;&#160;&#160;(114U)    /* EDMA TPTC1 Done Interrupt                        */</td></tr>
<tr class="separator:aaeb78cf80f99da8088153988e11c9761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da0e9c185adfa4c4a8ddf52f2b09686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7da0e9c185adfa4c4a8ddf52f2b09686">SOC_XWR14XX_DSS_TPTC1_IRQ_ERR</a>&#160;&#160;&#160;(115U)    /* EDMA TPTC1 Error Interrupt                       */</td></tr>
<tr class="separator:a7da0e9c185adfa4c4a8ddf52f2b09686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6e76a904d71f6f30ecae2d4c966385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ace6e76a904d71f6f30ecae2d4c966385">SOC_XWR14XX_DSS_TPCC_IRQ_DONE</a>&#160;&#160;&#160;(116U)    /* EDMA TPCC Done Interrupt                         */</td></tr>
<tr class="separator:ace6e76a904d71f6f30ecae2d4c966385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56240fef6040e646544523b88b11768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab56240fef6040e646544523b88b11768">SOC_XWR14XX_DSS_TPCC_IRQ_ERR</a>&#160;&#160;&#160;(117U)    /* EDMA TPCC Error Interrupt                        */</td></tr>
<tr class="separator:ab56240fef6040e646544523b88b11768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89cac9541dce6b0f06af83892cd40bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a89cac9541dce6b0f06af83892cd40bc0">SOC_XWR14XX_DSS_CBUFF_IRQ</a>&#160;&#160;&#160;(118U)    /* CBUFF Interrupt                                  */</td></tr>
<tr class="separator:a89cac9541dce6b0f06af83892cd40bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a0ac4acbc6687da2fafd861a84cb881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a8a0ac4acbc6687da2fafd861a84cb881">SOC_XWR14XX_DSS_CSI_IRQ</a>&#160;&#160;&#160;(119U)    /* CSI Interrupt                                    */</td></tr>
<tr class="separator:a8a0ac4acbc6687da2fafd861a84cb881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5915dee58ea1e7fb55a3713b133f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#abd5915dee58ea1e7fb55a3713b133f6c">SOC_XWR14XX_DSS_CBUFF_ERR_INTR</a>&#160;&#160;&#160;(120U)    /* CBUFF error Interrup                             */</td></tr>
<tr class="separator:abd5915dee58ea1e7fb55a3713b133f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445a1f83f4b273c8e0c558e0fc4d18f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a445a1f83f4b273c8e0c558e0fc4d18f2">SOC_XWR14XX_DSS_FRAME_START_IRQ</a>&#160;&#160;&#160;(122U)    /* Frame start interrupt routed to DSS              */</td></tr>
<tr class="separator:a445a1f83f4b273c8e0c558e0fc4d18f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00595d593d6f817cc8998d0093d61be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac00595d593d6f817cc8998d0093d61be">SOC_XWR14XX_DSS_CHIRP_AVAIL_IRQ</a>&#160;&#160;&#160;(123U)    /* BSS chirp available interrupt                    */</td></tr>
<tr class="separator:ac00595d593d6f817cc8998d0093d61be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca5ae4983d7e8577b59353fd2b8534b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a5ca5ae4983d7e8577b59353fd2b8534b">SOC_XWR14XX_DSS_HW_ACC_PARAM_DONE_IRQ</a>&#160;&#160;&#160;(125U)        /* HWA param done interrupt                         */</td></tr>
<tr class="separator:a5ca5ae4983d7e8577b59353fd2b8534b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a3f760c86b35f459c40a5d251d8047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a55a3f760c86b35f459c40a5d251d8047">SOC_XWR14XX_DSS_HW_ACC_DONE_IRQ</a>&#160;&#160;&#160;(126U)    /* HWA done Interrupt                               */</td></tr>
<tr class="separator:a55a3f760c86b35f459c40a5d251d8047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce7e53fc404498f4f8eb8dadc6310ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a4ce7e53fc404498f4f8eb8dadc6310ed">SOC_XWR14XX_DSS_HW_ACC_ERR_IRQ</a>&#160;&#160;&#160;(127U)    /* HWA access error Interrupt                       */</td></tr>
<tr class="separator:a4ce7e53fc404498f4f8eb8dadc6310ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc1e525a30df1da14b59d5f120945d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#acdc1e525a30df1da14b59d5f120945d9">SOC_XWR14XX_ANA_LIMP_MODE_SYNC_ESM</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:acdc1e525a30df1da14b59d5f120945d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0163a71c871e96076955913b6337d4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a0163a71c871e96076955913b6337d4fb">SOC_XWR14XX_DCCB_ERROR_ESM</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:a0163a71c871e96076955913b6337d4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b13bb86c17d379804a6fed87c74e25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a4b13bb86c17d379804a6fed87c74e25e">SOC_XWR14XX_MSS_MBOX4BSS_UERR_ESM</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:a4b13bb86c17d379804a6fed87c74e25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13e1ef31f7439628e352283452e7752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac13e1ef31f7439628e352283452e7752">SOC_XWR14XX_MSS_MBOX4BSS_SBERR_ESM</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:ac13e1ef31f7439628e352283452e7752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc18b13197aaa752da9845c745e1990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#affc18b13197aaa752da9845c745e1990">SOC_XWR14XX_BSS_MBOX4MSS_UERR_ESM</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:affc18b13197aaa752da9845c745e1990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f3ae6ec69cb8b8a2b82f4469abd7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a28f3ae6ec69cb8b8a2b82f4469abd7b2">SOC_XWR14XX_BSS_MBOX4MSS_SBERR_ESM</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:a28f3ae6ec69cb8b8a2b82f4469abd7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5686d908aed72fcbfc74cb967575102c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a5686d908aed72fcbfc74cb967575102c">SOC_XWR14XX_BSS_TO_MSS_TRIG_ESM</a>&#160;&#160;&#160;(57U)</td></tr>
<tr class="separator:a5686d908aed72fcbfc74cb967575102c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3952be488f52b530c7e4c40bb28005f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac3952be488f52b530c7e4c40bb28005f">SOC_XWR14XX_BSS_TO_MSS_ESM</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="separator:ac3952be488f52b530c7e4c40bb28005f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e1b98fd6529b5f68b45042dddda1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a71e1b98fd6529b5f68b45042dddda1fd">SOC_XWR14XX_EFC_ERROR_ESM</a>&#160;&#160;&#160;(40U)</td></tr>
<tr class="separator:a71e1b98fd6529b5f68b45042dddda1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c80ac67fe621c82eb2ffba858b624d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ae6c80ac67fe621c82eb2ffba858b624d">SOC_XWR14XX_VIM_SELFTEST_ERR_ESM</a>&#160;&#160;&#160;(39U)</td></tr>
<tr class="separator:ae6c80ac67fe621c82eb2ffba858b624d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385b52c00904a899be3721c1301cb80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a385b52c00904a899be3721c1301cb80a">SOC_XWR14XX_GEM_IRQ_23_ESM</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:a385b52c00904a899be3721c1301cb80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30b3537ef93c75a1dee7f4a3a77f465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad30b3537ef93c75a1dee7f4a3a77f465">SOC_XWR14XX_GEM_IRQ_22_ESM</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:ad30b3537ef93c75a1dee7f4a3a77f465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079d45d51f482e9c89f95b287c96f4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a079d45d51f482e9c89f95b287c96f4bd">SOC_XWR14XX_CQDET_MODEERR_ESM</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:a079d45d51f482e9c89f95b287c96f4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22642ab4a8e0faac450bc51b603e2bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a22642ab4a8e0faac450bc51b603e2bd2">SOC_XWR14XX_CAN_SERR_ESM</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="separator:a22642ab4a8e0faac450bc51b603e2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af679dc29af6df89c9036e176d67b85ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#af679dc29af6df89c9036e176d67b85ec">SOC_XWR14XX_ATCM_SINGLE_ERR_ESM</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:af679dc29af6df89c9036e176d67b85ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d217833043778b12fa485563924428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a15d217833043778b12fa485563924428">SOC_XWR14XX_CCMR4_ERROR_SELFTEST_ESM</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:a15d217833043778b12fa485563924428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ac75a429ed3d847efe93c851aaf12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a73ac75a429ed3d847efe93c851aaf12e">SOC_XWR14XX_DCCA_ERROR_ESM</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:a73ac75a429ed3d847efe93c851aaf12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf7e2a9785576e363b9cd4796f11d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#acbf7e2a9785576e363b9cd4796f11d8f">SOC_XWR14XX_GEM_IRQ_ESM</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:acbf7e2a9785576e363b9cd4796f11d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392a968cf9303fb86bbe1a3e382a63d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a392a968cf9303fb86bbe1a3e382a63d0">SOC_XWR14XX_B1TCM_SINGLE_ERR_ESM</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a392a968cf9303fb86bbe1a3e382a63d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489c97dcca96ccb49b2a02b42732c307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a489c97dcca96ccb49b2a02b42732c307">SOC_XWR14XX_STC_ERROR_ESM</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:a489c97dcca96ccb49b2a02b42732c307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b6209bdbc42a3ee07363b32223d6b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a4b6209bdbc42a3ee07363b32223d6b68">SOC_XWR14XX_B0TCM_SINGLE_ERR_ESM</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:a4b6209bdbc42a3ee07363b32223d6b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3583a34aa3303060247653268c8f1226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a3583a34aa3303060247653268c8f1226">SOC_XWR14XX_SPIA_SERR_ESM</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:a3583a34aa3303060247653268c8f1226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f356ff085b66895cf5f3f9c78891cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a9f356ff085b66895cf5f3f9c78891cf1">SOC_XWR14XX_FRC_COMP_ERR_ESM</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:a9f356ff085b66895cf5f3f9c78891cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd66c48dc9b3a6041bf0cd4d0bc3c731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#abd66c48dc9b3a6041bf0cd4d0bc3c731">SOC_XWR14XX_CAN_UERR_ESM</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:abd66c48dc9b3a6041bf0cd4d0bc3c731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e7c9b36059cc745a363f65399fc983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a32e7c9b36059cc745a363f65399fc983">SOC_XWR14XX_VIM_SERR_ESM</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:a32e7c9b36059cc745a363f65399fc983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5752da1bfef59b2788d78cd86ba823e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a5752da1bfef59b2788d78cd86ba823e3">SOC_XWR14XX_FRC_SELFTEST_ERR_ESM</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:a5752da1bfef59b2788d78cd86ba823e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e3007ac8e075d9b29240030ca3b46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad4e3007ac8e075d9b29240030ca3b46b">SOC_XWR14XX_GEM_IRQ_20_ESM</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ad4e3007ac8e075d9b29240030ca3b46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b0e31e96677cd4a1272ce956fc5373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a76b0e31e96677cd4a1272ce956fc5373">SOC_XWR14XX_SPIA_UERR_ESM</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:a76b0e31e96677cd4a1272ce956fc5373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a66823732b1aa34911796a4946221e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a90a66823732b1aa34911796a4946221e">SOC_XWR14XX_VIM_UERR_ESM</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:a90a66823732b1aa34911796a4946221e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440aa36877caa90892e30f354200e72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a440aa36877caa90892e30f354200e72e">SOC_XWR14XX_DMA_WRERR_INT_PLS_ESM</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a440aa36877caa90892e30f354200e72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386693a4a683d651d440623f126d7da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a386693a4a683d651d440623f126d7da6">SOC_XWR14XX_GEM_IRQ_19_ESM</a>&#160;&#160;&#160;(9U )</td></tr>
<tr class="separator:a386693a4a683d651d440623f126d7da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038142e3430d72c7dfb9cd9d450c4037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a038142e3430d72c7dfb9cd9d450c4037">SOC_XWR14XX_GEM_IRQ_18_ESM</a>&#160;&#160;&#160;(8U )</td></tr>
<tr class="separator:a038142e3430d72c7dfb9cd9d450c4037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21945df8204641d3e3a1f9066a1660db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a21945df8204641d3e3a1f9066a1660db">SOC_XWR14XX_GEM_IRQ_17_ESM</a>&#160;&#160;&#160;(7U )</td></tr>
<tr class="separator:a21945df8204641d3e3a1f9066a1660db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c56a11680c1bb25a23420339f3f1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a48c56a11680c1bb25a23420339f3f1f8">SOC_XWR14XX_GEM_IRQ_16_ESM</a>&#160;&#160;&#160;(6U )</td></tr>
<tr class="separator:a48c56a11680c1bb25a23420339f3f1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca8130674f7bcfecb4583845c6abd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aeca8130674f7bcfecb4583845c6abd8c">SOC_XWR14XX_DMA_UERR_ESM</a>&#160;&#160;&#160;(3U )</td></tr>
<tr class="separator:aeca8130674f7bcfecb4583845c6abd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6dccb791d544dc552c591901f248d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7f6dccb791d544dc552c591901f248d9">SOC_XWR14XX_DMA_MPV_ESM</a>&#160;&#160;&#160;(2U )</td></tr>
<tr class="separator:a7f6dccb791d544dc552c591901f248d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d52c74274ccf104b07be72a54f62cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ae0d52c74274ccf104b07be72a54f62cc">SOC_XWR14XX_NERROR_IN_SYNC_ESM</a>&#160;&#160;&#160;(0U )</td></tr>
<tr class="separator:ae0d52c74274ccf104b07be72a54f62cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b396450b8e0749e0303b4c090b06fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab5b396450b8e0749e0303b4c090b06fd">SOC_XWR14XX_VIM_COMPARE_ERROR_ESM</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ab5b396450b8e0749e0303b4c090b06fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71933756598713865ef46443073ab267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a71933756598713865ef46443073ab267">SOC_XWR14XX_WDT_NMI_REQ_ESM</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a71933756598713865ef46443073ab267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2896a6d6f9603405e9ab927fce486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a4e2896a6d6f9603405e9ab927fce486e">SOC_XWR14XX_MSS_CR4_LIVELOCK_ESM</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a4e2896a6d6f9603405e9ab927fce486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c3f796d8833d8bd4e2c10a49199b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ae7c3f796d8833d8bd4e2c10a49199b4f">SOC_XWR14XX_B1TCM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(8U )</td></tr>
<tr class="separator:ae7c3f796d8833d8bd4e2c10a49199b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97351bdf4539860a705ef51722ca880a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a97351bdf4539860a705ef51722ca880a">SOC_XWR14XX_B0TCM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(6U )</td></tr>
<tr class="separator:a97351bdf4539860a705ef51722ca880a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d6dedd4db20079258d812f794e1ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a67d6dedd4db20079258d812f794e1ad6">SOC_XWR14XX_ATCM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(4U )</td></tr>
<tr class="separator:a67d6dedd4db20079258d812f794e1ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce690381624817bea6114607b22d91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a2ce690381624817bea6114607b22d91b">SOC_XWR14XX_CCMR4_ERROR_COMPARE_ESM</a>&#160;&#160;&#160;(2U )</td></tr>
<tr class="separator:a2ce690381624817bea6114607b22d91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b499815e03dfc790e184b747886cc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a8b499815e03dfc790e184b747886cc9b">SOC_XWR14XX_ATCM_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(7U )</td></tr>
<tr class="separator:a8b499815e03dfc790e184b747886cc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa710f11a3be5bf4b397cdd267066977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#afa710f11a3be5bf4b397cdd267066977">SOC_XWR14XX_B1TCM_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(5U )</td></tr>
<tr class="separator:afa710f11a3be5bf4b397cdd267066977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba5872afb756d308fe0199a77af1ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6ba5872afb756d308fe0199a77af1ec4">SOC_XWR14XX_B0TCM_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(3U )</td></tr>
<tr class="separator:a6ba5872afb756d308fe0199a77af1ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a9b2a18bcdcb7d1a72baacdc05f53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a70a9b2a18bcdcb7d1a72baacdc05f53e">SOC_XWR14XX_EFC_AUTOLOAD_ERROR_ESM</a>&#160;&#160;&#160;(1U )</td></tr>
<tr class="separator:a70a9b2a18bcdcb7d1a72baacdc05f53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf516f7a37d78cd86a81ad20719bcd5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aaf516f7a37d78cd86a81ad20719bcd5f">HWA_NUM_INSTANCES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aaf516f7a37d78cd86a81ad20719bcd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da9b32242127e8e21da90d828801328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a3da9b32242127e8e21da90d828801328">DMA_NUM_INSTANCES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a3da9b32242127e8e21da90d828801328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba73baf8ef4bb6418a96adb1f40a7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6ba73baf8ef4bb6418a96adb1f40a7b1">SOC_XWR14XX_MSS_TCMA_BASE_ADDRESS</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:a6ba73baf8ef4bb6418a96adb1f40a7b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Addresses of various modules.  <a href="#a6ba73baf8ef4bb6418a96adb1f40a7b1">More...</a><br /></td></tr>
<tr class="separator:a6ba73baf8ef4bb6418a96adb1f40a7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1757a9590b6dc6fcf5f0a7d8caa57e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab1757a9590b6dc6fcf5f0a7d8caa57e2">SOC_XWR14XX_MSS_TCMB_BASE_ADDRESS</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:ab1757a9590b6dc6fcf5f0a7d8caa57e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65bea77ac3a81666e4065d00f1ca3b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a65bea77ac3a81666e4065d00f1ca3b5a">SOC_XWR14XX_MSS_SW_BUFFER_BASE_ADDRESS</a>&#160;&#160;&#160;0x0C200000U</td></tr>
<tr class="separator:a65bea77ac3a81666e4065d00f1ca3b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76758a3d50bfed007ab6d84e2890f3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a76758a3d50bfed007ab6d84e2890f3de">SOC_XWR14XX_DSS_TPTC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000000U</td></tr>
<tr class="separator:a76758a3d50bfed007ab6d84e2890f3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7afcbec21c14a9c9d5a1e0d06196e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a8d7afcbec21c14a9c9d5a1e0d06196e6">SOC_XWR14XX_DSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000400U</td></tr>
<tr class="separator:a8d7afcbec21c14a9c9d5a1e0d06196e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fdefdd4a14b06d85eef926c2ab9690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ab7fdefdd4a14b06d85eef926c2ab9690">SOC_XWR14XX_DSS_TPTC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000800U</td></tr>
<tr class="separator:ab7fdefdd4a14b06d85eef926c2ab9690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6a945e52bfbdda7806675313fcece5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aad6a945e52bfbdda7806675313fcece5">SOC_XWR14XX_DSS_TPCC_BASE_ADDRESS</a>&#160;&#160;&#160;0x50010000U</td></tr>
<tr class="separator:aad6a945e52bfbdda7806675313fcece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad595076bc8543db9facd61e414895f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad595076bc8543db9facd61e414895f0b">SOC_XWR14XX_MSS_CSI_PROT_ENG_BASE_ADDRESS</a>&#160;&#160;&#160;0x50060000U</td></tr>
<tr class="separator:ad595076bc8543db9facd61e414895f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ccbf89064cd9bad8193003c7e63414c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6ccbf89064cd9bad8193003c7e63414c">SOC_XWR14XX_MSS_CSI_PHY_BASE_ADDRESS</a>&#160;&#160;&#160;0x50060200U</td></tr>
<tr class="separator:a6ccbf89064cd9bad8193003c7e63414c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7881ef268e0f4c261c4ca45a27c91db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7881ef268e0f4c261c4ca45a27c91db3">SOC_XWR14XX_MSS_CBUFF_BASE_ADDRESS</a>&#160;&#160;&#160;0x50070000U</td></tr>
<tr class="separator:a7881ef268e0f4c261c4ca45a27c91db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977e8568754acd7b65c3ed8035d96ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a977e8568754acd7b65c3ed8035d96ff2">SOC_XWR14XX_MSS_HWA_1_COMMON_BASE_ADDRESS</a>&#160;&#160;&#160;0x50080800U</td></tr>
<tr class="separator:a977e8568754acd7b65c3ed8035d96ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba1cc848e751d4af07830f747e3cdbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aaba1cc848e751d4af07830f747e3cdbf">SOC_XWR14XX_MSS_HWA_1_PARAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50080000U</td></tr>
<tr class="separator:aaba1cc848e751d4af07830f747e3cdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa32c83750ee2c449e7bc0e9d2781d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aaa32c83750ee2c449e7bc0e9d2781d16">SOC_XWR14XX_MSS_HWA_1_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50081000U</td></tr>
<tr class="separator:aaa32c83750ee2c449e7bc0e9d2781d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e353ffb7632fc5ebc5f9e91163d118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a96e353ffb7632fc5ebc5f9e91163d118">SOC_XWR14XX_MSS_L3RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x51000000U</td></tr>
<tr class="separator:a96e353ffb7632fc5ebc5f9e91163d118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f2c294f2310064f0d5b65c7473f83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a70f2c294f2310064f0d5b65c7473f83e">SOC_XWR14XX_MSS_ADCBUF_BASE_ADDRESS</a>&#160;&#160;&#160;0x52000000U</td></tr>
<tr class="separator:a70f2c294f2310064f0d5b65c7473f83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9706e906dea1f0530949daf79c855c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7f9706e906dea1f0530949daf79c855c">SOC_XWR14XX_MSS_CHIRPINFO_BASE_ADDRESS</a>&#160;&#160;&#160;0x52028000U</td></tr>
<tr class="separator:a7f9706e906dea1f0530949daf79c855c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750e6852628fca372bc3da0f2eae6afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a750e6852628fca372bc3da0f2eae6afe">SOC_XWR14XX_MSS_HWA_MEM0_BASE_ADDRESS</a>&#160;&#160;&#160;0x52030000U</td></tr>
<tr class="separator:a750e6852628fca372bc3da0f2eae6afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad803c45a6121c4a47ecbbc5735abff32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad803c45a6121c4a47ecbbc5735abff32">SOC_XWR14XX_MSS_HWA_MEM2_BASE_ADDRESS</a>&#160;&#160;&#160;0x52038000U</td></tr>
<tr class="separator:ad803c45a6121c4a47ecbbc5735abff32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82fdebed0bed1a1c8f77d26c4655d799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a82fdebed0bed1a1c8f77d26c4655d799">SOC_XWR14XX_MSS_EXT_FLASH_BASE_ADDRESS</a>&#160;&#160;&#160;0xC0000000U</td></tr>
<tr class="separator:a82fdebed0bed1a1c8f77d26c4655d799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecb86772e3e95cb79440893bd95db72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#abecb86772e3e95cb79440893bd95db72">SOC_XWR14XX_MSS_QSPI_BASE_ADDRESS</a>&#160;&#160;&#160;0xC0800000U</td></tr>
<tr class="separator:abecb86772e3e95cb79440893bd95db72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b81d75e712645010df9fab56a4a2f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a0b81d75e712645010df9fab56a4a2f16">SOC_XWR14XX_MSS_MAILBOX_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0601000U</td></tr>
<tr class="separator:a0b81d75e712645010df9fab56a4a2f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac8b44a7019da8f2dafb5079f83a3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#afac8b44a7019da8f2dafb5079f83a3ef">SOC_XWR14XX_MSS_CRC_BASE_ADDRESS</a>&#160;&#160;&#160;0xFE000000U</td></tr>
<tr class="separator:afac8b44a7019da8f2dafb5079f83a3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc2e9f9585271eb5eabb469e4cc5b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a2bc2e9f9585271eb5eabb469e4cc5b87">SOC_XWR14XX_MSS_MIBSPIA_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF0E0000U</td></tr>
<tr class="separator:a2bc2e9f9585271eb5eabb469e4cc5b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a35c8de9964eb0aff59c218361c688c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6a35c8de9964eb0aff59c218361c688c">SOC_XWR14XX_MSS_MIBSPIB_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF0C0000U</td></tr>
<tr class="separator:a6a35c8de9964eb0aff59c218361c688c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6557fe827a96101a212564475878ad35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a6557fe827a96101a212564475878ad35">SOC_XWR14XX_MSS_DCAN_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF1E0000U</td></tr>
<tr class="separator:a6557fe827a96101a212564475878ad35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5eb6df2be348c65442d2db22d1682f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac5eb6df2be348c65442d2db22d1682f1">SOC_XWR14XX_MSS_GPIO_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7BC00U</td></tr>
<tr class="separator:ac5eb6df2be348c65442d2db22d1682f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af746f35c13cb6b5ab73fc6e1afe65009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#af746f35c13cb6b5ab73fc6e1afe65009">SOC_XWR14XX_MSS_I2C_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7D400U</td></tr>
<tr class="separator:af746f35c13cb6b5ab73fc6e1afe65009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27dd950b309c53d95efa45b15cafc9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a27dd950b309c53d95efa45b15cafc9fb">SOC_XWR14XX_MSS_DCAN_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7DC00U</td></tr>
<tr class="separator:a27dd950b309c53d95efa45b15cafc9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db33811d32a25dc7fc5ab4d779e82c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a1db33811d32a25dc7fc5ab4d779e82c0">SOC_XWR14XX_MSS_SCI_A_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7E500U</td></tr>
<tr class="separator:a1db33811d32a25dc7fc5ab4d779e82c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90390fab66d9d5502e4c5d055aeb88a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a90390fab66d9d5502e4c5d055aeb88a7">SOC_XWR14XX_MSS_SCI_B_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7E700U</td></tr>
<tr class="separator:a90390fab66d9d5502e4c5d055aeb88a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4f70e0693782e48791c4099b22b8ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a3e4f70e0693782e48791c4099b22b8ad">SOC_XWR14XX_MSS_MIBSPIA_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7F400U</td></tr>
<tr class="separator:a3e4f70e0693782e48791c4099b22b8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb230fdc11f8594ce41a635023cf78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aecb230fdc11f8594ce41a635023cf78a">SOC_XWR14XX_MSS_MIBSPIB_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7F600U</td></tr>
<tr class="separator:aecb230fdc11f8594ce41a635023cf78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52228a09fdd6805e60ad495adb60a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#af52228a09fdd6805e60ad495adb60a32">SOC_XWR14XX_MSS_DMA_1_PKT_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF80000U</td></tr>
<tr class="separator:af52228a09fdd6805e60ad495adb60a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501df72378cf4e2100df31e94d6951fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a501df72378cf4e2100df31e94d6951fc">SOC_XWR14XX_MSS_TOP_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFE100U</td></tr>
<tr class="separator:a501df72378cf4e2100df31e94d6951fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b064994d0f328ffe908e2a43972f913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a3b064994d0f328ffe908e2a43972f913">SOC_XWR14XX_MSS_PINMUX_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFEA00U</td></tr>
<tr class="separator:a3b064994d0f328ffe908e2a43972f913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e0c26ecb474f5b5cb42a32010e8f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a95e0c26ecb474f5b5cb42a32010e8f09">SOC_XWR14XX_MSS_RTIB_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFEE00U</td></tr>
<tr class="separator:a95e0c26ecb474f5b5cb42a32010e8f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac331d41757cfd1975ba23e44e93a0dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac331d41757cfd1975ba23e44e93a0dc1">SOC_XWR14XX_MSS_ESM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF500U</td></tr>
<tr class="separator:ac331d41757cfd1975ba23e44e93a0dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eee249d225288b4caa9ba1017628533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a0eee249d225288b4caa9ba1017628533">SOC_XWR14XX_MSS_GPCFG_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF800U</td></tr>
<tr class="separator:a0eee249d225288b4caa9ba1017628533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae37bad976947636e361b7c8242ec554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aae37bad976947636e361b7c8242ec554">SOC_XWR14XX_MSS_DMA_1_CTRL_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF000U</td></tr>
<tr class="separator:aae37bad976947636e361b7c8242ec554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e3e84fef106922a3f176c546d82a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a08e3e84fef106922a3f176c546d82a0f">SOC_XWR14XX_MSS_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFFF00U</td></tr>
<tr class="separator:a08e3e84fef106922a3f176c546d82a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed31d4d094b094a3286c5261ffdc8ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aed31d4d094b094a3286c5261ffdc8ebb">SOC_XWR14XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608000U</td></tr>
<tr class="separator:aed31d4d094b094a3286c5261ffdc8ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3f4704106740f3f9f60c2a8424bfce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a0f3f4704106740f3f9f60c2a8424bfce">SOC_XWR14XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0602000U</td></tr>
<tr class="separator:a0f3f4704106740f3f9f60c2a8424bfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9e61b23004ff274f95d030061aba6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#afb9e61b23004ff274f95d030061aba6d">SOC_XWR14XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608600U</td></tr>
<tr class="separator:afb9e61b23004ff274f95d030061aba6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3d7fb33e7302df6bdfa44195f2b14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aca3d7fb33e7302df6bdfa44195f2b14a">SOC_XWR14XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0601000U</td></tr>
<tr class="separator:aca3d7fb33e7302df6bdfa44195f2b14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e26d9a5901b4e8fed77756a2bbb0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a80e26d9a5901b4e8fed77756a2bbb0c2">SOC_XWR14XX_MSS_ADCBUF_SIZE</a>&#160;&#160;&#160;0x4000U</td></tr>
<tr class="memdesc:a80e26d9a5901b4e8fed77756a2bbb0c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sizes of various modules.  <a href="#a80e26d9a5901b4e8fed77756a2bbb0c2">More...</a><br /></td></tr>
<tr class="separator:a80e26d9a5901b4e8fed77756a2bbb0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae022407497c97661e5cd154cf20c969c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ae022407497c97661e5cd154cf20c969c">SOC_XWR14XX_MSS_CHIRPINFO_SIZE</a>&#160;&#160;&#160;0x800U</td></tr>
<tr class="separator:ae022407497c97661e5cd154cf20c969c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76f0b58dcc0084fd42848ac6f594bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ac76f0b58dcc0084fd42848ac6f594bb6">SOC_XWR14XX_MSS_L3RAM_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_L3RAM_NUM_BANK</td></tr>
<tr class="separator:ac76f0b58dcc0084fd42848ac6f594bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c45dc4cb3dc2f8de65b4dbb8b36297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#af1c45dc4cb3dc2f8de65b4dbb8b36297">SOC_XWR14XX_MSS_L3RAM_SIZE</a>&#160;&#160;&#160;MMWAVE_L3RAM_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE</td></tr>
<tr class="separator:af1c45dc4cb3dc2f8de65b4dbb8b36297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b4dae8152d9150800d93de833ff541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#ad5b4dae8152d9150800d93de833ff541">SOC_XWR14XX_MSS_SHMEM_TCMA_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK</td></tr>
<tr class="separator:ad5b4dae8152d9150800d93de833ff541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23840e4905407daf81935e8523705001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a23840e4905407daf81935e8523705001">SOC_XWR14XX_MSS_SHMEM_TCMA_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE           /* Extended on Share Memory */</td></tr>
<tr class="separator:a23840e4905407daf81935e8523705001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87cfe7bf7dbf2a4db49ca29829cded95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a87cfe7bf7dbf2a4db49ca29829cded95">SOC_XWR14XX_MSS_TCMA_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x20000U  /* Extended on Share Memory + Default 128KB */</td></tr>
<tr class="separator:a87cfe7bf7dbf2a4db49ca29829cded95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac9495da3734f8ecbba56e07f192932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a8ac9495da3734f8ecbba56e07f192932">SOC_XWR14XX_MSS_SHMEM_TCMB_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK</td></tr>
<tr class="separator:a8ac9495da3734f8ecbba56e07f192932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160d8927c62861a49108a47adae42d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a160d8927c62861a49108a47adae42d5e">SOC_XWR14XX_MSS_SHMEM_TCMB_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE           /* Extended on Share Memory */</td></tr>
<tr class="separator:a160d8927c62861a49108a47adae42d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba63f2884328dae4592c69a3076e2247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#aba63f2884328dae4592c69a3076e2247">SOC_XWR14XX_MSS_TCMB_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x10000U  /* Extended on Share Memory + Default 64KB */</td></tr>
<tr class="separator:aba63f2884328dae4592c69a3076e2247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b308ad9c05ba2c0258303aec0608ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a22b308ad9c05ba2c0258303aec0608ba">SOC_XWR14XX_MSS_HWA_MEM_SIZE</a>&#160;&#160;&#160;(65536U)</td></tr>
<tr class="separator:a22b308ad9c05ba2c0258303aec0608ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">MSS_SYS_VCLK</a>&#160;&#160;&#160;200000000U</td></tr>
<tr class="separator:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3899c00b64c780821465179f7edfb6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a3899c00b64c780821465179f7edfb6f2">R4F_CLOCK_MHZ</a>&#160;&#160;&#160;200U</td></tr>
<tr class="separator:a3899c00b64c780821465179f7edfb6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922b1bb39c11a1314f3bc45a723cca9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a922b1bb39c11a1314f3bc45a723cca9a">EDMA3_DSS_ADCBUFF_BASE</a>&#160;&#160;&#160;0x21000000U</td></tr>
<tr class="separator:a922b1bb39c11a1314f3bc45a723cca9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06bd83eaec4ce6bf19461162052c9b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a06bd83eaec4ce6bf19461162052c9b30">EDMA3_DSS_FIFO_BASE</a>&#160;&#160;&#160;0x21020000U</td></tr>
<tr class="separator:a06bd83eaec4ce6bf19461162052c9b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a740d64666c4f4afb02d165470430e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a66a740d64666c4f4afb02d165470430e">EDMA3_DSS_CP0_BASE</a>&#160;&#160;&#160;0x21070020U</td></tr>
<tr class="separator:a66a740d64666c4f4afb02d165470430e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eab0dbae069d346b0939bafcef3df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a1eab0dbae069d346b0939bafcef3df2c">EDMA3_DSS_CP1_BASE</a>&#160;&#160;&#160;0x21070030U</td></tr>
<tr class="separator:a1eab0dbae069d346b0939bafcef3df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf875899d00e2cb9800909c62da956f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#adcf875899d00e2cb9800909c62da956f">EDMA3_DSS_CP2_BASE</a>&#160;&#160;&#160;0x21070040U</td></tr>
<tr class="separator:adcf875899d00e2cb9800909c62da956f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc1bd0ea248b5b2fe678c2eef6cb8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a2dc1bd0ea248b5b2fe678c2eef6cb8b7">EDMA3_DSS_CP3_BASE</a>&#160;&#160;&#160;0x21070050U</td></tr>
<tr class="separator:a2dc1bd0ea248b5b2fe678c2eef6cb8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e17e5c621cdece329a0c68832d7d97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#a7e17e5c621cdece329a0c68832d7d97e">ADDR_TRANSLATE_CPU_TO_HWA</a>(x)&#160;&#160;&#160;(uint16_t)(((uint32_t)(x) - <a class="el" href="sys__common__xwr14xx_8h.html#a750e6852628fca372bc3da0f2eae6afe">SOC_XWR14XX_MSS_HWA_MEM0_BASE_ADDRESS</a>) &amp; 0x0000FFFFU)</td></tr>
<tr class="memdesc:a7e17e5c621cdece329a0c68832d7d97e"><td class="mdescLeft">&#160;</td><td class="mdescRight">R4F to Hardware Accelerator address translation macro.  <a href="#a7e17e5c621cdece329a0c68832d7d97e">More...</a><br /></td></tr>
<tr class="separator:a7e17e5c621cdece329a0c68832d7d97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">EDMA_CC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="sys__common__xwr14xx_8h.html#aad6a945e52bfbdda7806675313fcece5">SOC_XWR14XX_DSS_TPCC_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96038a3b3348d575f0a98012c0e43462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga96038a3b3348d575f0a98012c0e43462">EDMA_CC0_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="sys__common__xwr14xx_8h.html#a76758a3d50bfed007ab6d84e2890f3de">SOC_XWR14XX_DSS_TPTC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga96038a3b3348d575f0a98012c0e43462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">EDMA_CC0_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="sys__common__xwr14xx_8h.html#ab7fdefdd4a14b06d85eef926c2ab9690">SOC_XWR14XX_DSS_TPTC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac95304835bdf821572d6293cd53322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaac95304835bdf821572d6293cd53322d">EDMA_NUM_CC</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaac95304835bdf821572d6293cd53322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a49ed5e49fc44ad306dc35d21a17c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga2a49ed5e49fc44ad306dc35d21a17c09">EDMA_NUM_TC</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2a49ed5e49fc44ad306dc35d21a17c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3aaad23c40fec534a94cb1fd013cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga0c3aaad23c40fec534a94cb1fd013cbf">EDMA_NUM_PARAM_SETS</a>&#160;&#160;&#160;(128U)</td></tr>
<tr class="separator:ga0c3aaad23c40fec534a94cb1fd013cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">EDMA_CC0_TRANSFER_COMPLETE_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="sys__common__xwr14xx_8h.html#ace6e76a904d71f6f30ecae2d4c966385">SOC_XWR14XX_DSS_TPCC_IRQ_DONE</a></td></tr>
<tr class="separator:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81edc192f4386770999a123f05fe6859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">EDMA_CC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="sys__common__xwr14xx_8h.html#ab56240fef6040e646544523b88b11768">SOC_XWR14XX_DSS_TPCC_IRQ_ERR</a></td></tr>
<tr class="separator:ga81edc192f4386770999a123f05fe6859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">EDMA_CC0_TC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="sys__common__xwr14xx_8h.html#ab7f6964aec461e2d516d2f6fd9208840">SOC_XWR14XX_DSS_TPTC0_IRQ_ERR</a></td></tr>
<tr class="separator:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18144b07e760406ab00c28e6f497a6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">EDMA_CC0_TC1_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="sys__common__xwr14xx_8h.html#a7da0e9c185adfa4c4a8ddf52f2b09686">SOC_XWR14XX_DSS_TPTC1_IRQ_ERR</a></td></tr>
<tr class="separator:ga18144b07e760406ab00c28e6f497a6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c1ef3ffd65cca45397bb704593a998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga66c1ef3ffd65cca45397bb704593a998">EDMA_MAX_NUM_TC</a>&#160;&#160;&#160;<a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga2a49ed5e49fc44ad306dc35d21a17c09">EDMA_NUM_TC</a></td></tr>
<tr class="separator:ga66c1ef3ffd65cca45397bb704593a998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14531fcef6ddb8f5fcea43b74aa9b5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga14531fcef6ddb8f5fcea43b74aa9b5ea">EDMA_TPCC0_REQ_CBUFF_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga14531fcef6ddb8f5fcea43b74aa9b5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">EDMA event interrupt mapping.  <a href="group___e_d_m_a___h_w___d_e_f_s.html#ga14531fcef6ddb8f5fcea43b74aa9b5ea">More...</a><br /></td></tr>
<tr class="separator:ga14531fcef6ddb8f5fcea43b74aa9b5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5191eccd812f4d72509198a75c6907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gadf5191eccd812f4d72509198a75c6907">EDMA_TPCC0_REQ_CBUFF_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf5191eccd812f4d72509198a75c6907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e1a31d03a8a0e7a1ffad3802d8d8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gae0e1a31d03a8a0e7a1ffad3802d8d8e9">EDMA_TPCC0_REQ_CBUFF_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae0e1a31d03a8a0e7a1ffad3802d8d8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3335218619b6630480a10ddbed1cca92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3335218619b6630480a10ddbed1cca92">EDMA_TPCC0_REQ_CBUFF_3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3335218619b6630480a10ddbed1cca92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae31122f88894a6ea7134c01b46f8b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaae31122f88894a6ea7134c01b46f8b8d">EDMA_TPCC0_REQ_CBUFF_4</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaae31122f88894a6ea7134c01b46f8b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116d668258268a9fe3e5a7266e7124e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga116d668258268a9fe3e5a7266e7124e5">EDMA_TPCC0_REQ_CBUFF_5</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga116d668258268a9fe3e5a7266e7124e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82608a7775ac49ad2041c0a1081c26c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gab82608a7775ac49ad2041c0a1081c26c">EDMA_TPCC0_REQ_CBUFF_6</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab82608a7775ac49ad2041c0a1081c26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6238147df9c17c07e9ddf923eb1261dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga6238147df9c17c07e9ddf923eb1261dd">EDMA_TPCC0_REQ_FREE_0</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6238147df9c17c07e9ddf923eb1261dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff5ba98fa57f865b8078743927c8de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gacff5ba98fa57f865b8078743927c8de0">EDMA_TPCC0_REQ_DFE_FRAME_START</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacff5ba98fa57f865b8078743927c8de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa23a4a4f7ab727c45950dd106f08b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gafa23a4a4f7ab727c45950dd106f08b58">EDMA_TPCC0_REQ_DFE_CHIRP_AVAIL</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa23a4a4f7ab727c45950dd106f08b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0f9e27288de315183e89f856d1e2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gabb0f9e27288de315183e89f856d1e2cb">EDMA_TPCC0_REQ_CSI2_0</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gabb0f9e27288de315183e89f856d1e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf5c9916d73d7eb09db49b6de327547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gadcf5c9916d73d7eb09db49b6de327547">EDMA_TPCC0_REQ_CSI2_1</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gadcf5c9916d73d7eb09db49b6de327547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a3d1342086d17d9cbfe63ef305c770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gac7a3d1342086d17d9cbfe63ef305c770">EDMA_TPCC0_REQ_CSI2_2</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac7a3d1342086d17d9cbfe63ef305c770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fcae0d20f30ed9286e4fbc00905ca53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3fcae0d20f30ed9286e4fbc00905ca53">EDMA_TPCC0_REQ_CSI2_3</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3fcae0d20f30ed9286e4fbc00905ca53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d7404da089749724fb5d9b7dfcaa3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga36d7404da089749724fb5d9b7dfcaa3b">EDMA_TPCC0_REQ_VIN_FRAME_START</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga36d7404da089749724fb5d9b7dfcaa3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331485033cdc5239e68df14f884aec39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga331485033cdc5239e68df14f884aec39">EDMA_TPCC0_REQ_VIN_CHIRP_AVAILABLE</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga331485033cdc5239e68df14f884aec39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76da1abc0612bb853f8cd6308973795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gae76da1abc0612bb853f8cd6308973795">EDMA_TPCC0_REQ_VIN_CHANNEL_AVAILABLE</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae76da1abc0612bb853f8cd6308973795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2452de7219bf0e228b673ef63ef91c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gae2452de7219bf0e228b673ef63ef91c7">EDMA_TPCC0_REQ_HWACC_0</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gae2452de7219bf0e228b673ef63ef91c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c28ac99058ef4bf053b8647996ebb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga67c28ac99058ef4bf053b8647996ebb2">EDMA_TPCC0_REQ_HWACC_1</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga67c28ac99058ef4bf053b8647996ebb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15a118b6f02f653c2a93439db9f847a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gac15a118b6f02f653c2a93439db9f847a">EDMA_TPCC0_REQ_HWACC_2</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac15a118b6f02f653c2a93439db9f847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8094abc111aa555a22f07a506ad7fa4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga8094abc111aa555a22f07a506ad7fa4d">EDMA_TPCC0_REQ_HWACC_3</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga8094abc111aa555a22f07a506ad7fa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed159e9f75d6b2d42f17ef57c9b57a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaed159e9f75d6b2d42f17ef57c9b57a9c">EDMA_TPCC0_REQ_HWACC_4</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaed159e9f75d6b2d42f17ef57c9b57a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb2de0008458b6e0c96ff31a42eaf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gacbb2de0008458b6e0c96ff31a42eaf61">EDMA_TPCC0_REQ_HWACC_5</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gacbb2de0008458b6e0c96ff31a42eaf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d7fffcac54e819126920ed13676b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga05d7fffcac54e819126920ed13676b1d">EDMA_TPCC0_REQ_HWACC_6</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga05d7fffcac54e819126920ed13676b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba986d668ecb549c7a8343b8d9537a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaba986d668ecb549c7a8343b8d9537a8f">EDMA_TPCC0_REQ_HWACC_7</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaba986d668ecb549c7a8343b8d9537a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6621606a85e38756196e7103ccc7988a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga6621606a85e38756196e7103ccc7988a">EDMA_TPCC0_REQ_HWACC_8</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga6621606a85e38756196e7103ccc7988a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc292ec2071bdaac893cb751ea5e9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gafcc292ec2071bdaac893cb751ea5e9b5">EDMA_TPCC0_REQ_HWACC_9</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gafcc292ec2071bdaac893cb751ea5e9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9a8b323fd1c1a78de3066041ba3a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga9e9a8b323fd1c1a78de3066041ba3a2a">EDMA_TPCC0_REQ_HWACC_10</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga9e9a8b323fd1c1a78de3066041ba3a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa2b19537cffc35513e5574ef94b16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5fa2b19537cffc35513e5574ef94b16d">EDMA_TPCC0_REQ_HWACC_11</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga5fa2b19537cffc35513e5574ef94b16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e98e27824d41a4dc2952c6be657d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81e98e27824d41a4dc2952c6be657d0b">EDMA_TPCC0_REQ_HWACC_12</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga81e98e27824d41a4dc2952c6be657d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1b9fc7ddd1a8ec223589622f2d0948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gadc1b9fc7ddd1a8ec223589622f2d0948">EDMA_TPCC0_REQ_HWACC_13</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadc1b9fc7ddd1a8ec223589622f2d0948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffd25ef43ca981c8591d5bbfa14646b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5ffd25ef43ca981c8591d5bbfa14646b">EDMA_TPCC0_REQ_HWACC_14</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga5ffd25ef43ca981c8591d5bbfa14646b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74c4b0d33a6d1dd582daf412d9a236a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gad74c4b0d33a6d1dd582daf412d9a236a">EDMA_TPCC0_REQ_HWACC_15</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gad74c4b0d33a6d1dd582daf412d9a236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba12783a00b5aa4ca735c4d31a1b541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga8ba12783a00b5aa4ca735c4d31a1b541">EDMA_TPCC0_REQ_FREE_1</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="separator:ga8ba12783a00b5aa4ca735c4d31a1b541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed984b70dd5c5c3e7f06967e76efc6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaed984b70dd5c5c3e7f06967e76efc6a3">EDMA_TPCC0_REQ_FREE_2</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:gaed984b70dd5c5c3e7f06967e76efc6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7575fe966638344cbbf98032c2255f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga7575fe966638344cbbf98032c2255f90">EDMA_TPCC0_REQ_FRC_0</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:ga7575fe966638344cbbf98032c2255f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc300f48722dab868892548c9520c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gafdc300f48722dab868892548c9520c43">EDMA_TPCC0_REQ_FRC_1</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:gafdc300f48722dab868892548c9520c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b188a50818fb56ad1df4eb19d4386b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga52b188a50818fb56ad1df4eb19d4386b">EDMA_TPCC0_REQ_FRC_2</a>&#160;&#160;&#160;(37U)</td></tr>
<tr class="separator:ga52b188a50818fb56ad1df4eb19d4386b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcb3f3e68242413b1de13bcda975976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gacfcb3f3e68242413b1de13bcda975976">EDMA_TPCC0_REQ_FRC_3</a>&#160;&#160;&#160;(38U)</td></tr>
<tr class="separator:gacfcb3f3e68242413b1de13bcda975976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fb77583a230896f173cb67fde6d49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gab0fb77583a230896f173cb67fde6d49f">EDMA_TPCC0_REQ_FREE_3</a>&#160;&#160;&#160;(39U)</td></tr>
<tr class="separator:gab0fb77583a230896f173cb67fde6d49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866192b0d3b1ddf01819218d57eb5bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga866192b0d3b1ddf01819218d57eb5bc6">EDMA_TPCC0_REQ_FRC_LOGICAL_FRAME_START</a>&#160;&#160;&#160;(40U)</td></tr>
<tr class="separator:ga866192b0d3b1ddf01819218d57eb5bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb216ffa9c53208115e6120aacaed59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gabdb216ffa9c53208115e6120aacaed59">EDMA_TPCC0_REQ_ADC_VALID_FALL</a>&#160;&#160;&#160;(41U)</td></tr>
<tr class="separator:gabdb216ffa9c53208115e6120aacaed59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1de8fce1e6847cab73290f3bcfbdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaea1de8fce1e6847cab73290f3bcfbdea">EDMA_TPCC0_REQ_FREE_4</a>&#160;&#160;&#160;(42U)</td></tr>
<tr class="separator:gaea1de8fce1e6847cab73290f3bcfbdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d35246f9029cd5674b6d6ccb6862b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga4d35246f9029cd5674b6d6ccb6862b0d">EDMA_TPCC0_REQ_FREE_5</a>&#160;&#160;&#160;(43U)</td></tr>
<tr class="separator:ga4d35246f9029cd5674b6d6ccb6862b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2b432b3fc48e3149e339839f709ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga8c2b432b3fc48e3149e339839f709ca5">EDMA_TPCC0_REQ_FREE_6</a>&#160;&#160;&#160;(44U)</td></tr>
<tr class="separator:ga8c2b432b3fc48e3149e339839f709ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f4832d5fb424d0e9081a6d982115ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gad0f4832d5fb424d0e9081a6d982115ab">EDMA_TPCC0_REQ_FREE_7</a>&#160;&#160;&#160;(45U)</td></tr>
<tr class="separator:gad0f4832d5fb424d0e9081a6d982115ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b15650f6dbea3cffd1ae8f1841aaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gae0b15650f6dbea3cffd1ae8f1841aaaf">EDMA_TPCC0_REQ_FREE_8</a>&#160;&#160;&#160;(46U)</td></tr>
<tr class="separator:gae0b15650f6dbea3cffd1ae8f1841aaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74988481bef1eaa90a19aaa2c907e912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga74988481bef1eaa90a19aaa2c907e912">EDMA_TPCC0_REQ_FREE_9</a>&#160;&#160;&#160;(47U)</td></tr>
<tr class="separator:ga74988481bef1eaa90a19aaa2c907e912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e8cc1a26190a80bb0726d8d1da5ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gab8e8cc1a26190a80bb0726d8d1da5ff8">EDMA_TPCC0_REQ_FREE_10</a>&#160;&#160;&#160;(48U)</td></tr>
<tr class="separator:gab8e8cc1a26190a80bb0726d8d1da5ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41261ed9765bd3bbcc79b1322b4ff8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga41261ed9765bd3bbcc79b1322b4ff8e0">EDMA_TPCC0_REQ_FREE_11</a>&#160;&#160;&#160;(49U)</td></tr>
<tr class="separator:ga41261ed9765bd3bbcc79b1322b4ff8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485bcfba21d4c1683fb0e3df7359ccc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga485bcfba21d4c1683fb0e3df7359ccc9">EDMA_TPCC0_REQ_FREE_12</a>&#160;&#160;&#160;(50U)</td></tr>
<tr class="separator:ga485bcfba21d4c1683fb0e3df7359ccc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184fe7136224533c916cd2be59c2280f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga184fe7136224533c916cd2be59c2280f">EDMA_TPCC0_REQ_FREE_13</a>&#160;&#160;&#160;(51U)</td></tr>
<tr class="separator:ga184fe7136224533c916cd2be59c2280f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a21852fe375055f793bfa3590d6f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga93a21852fe375055f793bfa3590d6f12">EDMA_TPCC0_REQ_FREE_14</a>&#160;&#160;&#160;(52U)</td></tr>
<tr class="separator:ga93a21852fe375055f793bfa3590d6f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6030221717e2f1a9a1e9d32c7b26f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf6030221717e2f1a9a1e9d32c7b26f3a">EDMA_TPCC0_REQ_FREE_15</a>&#160;&#160;&#160;(53U)</td></tr>
<tr class="separator:gaf6030221717e2f1a9a1e9d32c7b26f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0400d1c2f438c4cd440633145228805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf0400d1c2f438c4cd440633145228805">EDMA_TPCC0_REQ_FREE_16</a>&#160;&#160;&#160;(54U)</td></tr>
<tr class="separator:gaf0400d1c2f438c4cd440633145228805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf83f4e3874ab7e69494ca5a3c9476e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gabf83f4e3874ab7e69494ca5a3c9476e4">EDMA_TPCC0_REQ_FREE_17</a>&#160;&#160;&#160;(55U)</td></tr>
<tr class="separator:gabf83f4e3874ab7e69494ca5a3c9476e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694a9988f1bf69de85cbd03600fca3e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga694a9988f1bf69de85cbd03600fca3e2">EDMA_TPCC0_REQ_FREE_18</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="separator:ga694a9988f1bf69de85cbd03600fca3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85eb31e6001972b1fb49b10b37612cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gac85eb31e6001972b1fb49b10b37612cb">EDMA_TPCC0_REQ_FREE_19</a>&#160;&#160;&#160;(57U)</td></tr>
<tr class="separator:gac85eb31e6001972b1fb49b10b37612cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d257c38189050ec1b065cb889e5466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga33d257c38189050ec1b065cb889e5466">EDMA_TPCC0_REQ_FREE_20</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:ga33d257c38189050ec1b065cb889e5466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554bdec07448aeb5fd5ae7301be39ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga554bdec07448aeb5fd5ae7301be39ad8">EDMA_TPCC0_REQ_FREE_21</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:ga554bdec07448aeb5fd5ae7301be39ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ac39c3391c28cc81fb12f396bccd9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga36ac39c3391c28cc81fb12f396bccd9e">EDMA_TPCC0_REQ_FREE_22</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:ga36ac39c3391c28cc81fb12f396bccd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c17d67dd8f8dc0f0c5451ff7c1a189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga58c17d67dd8f8dc0f0c5451ff7c1a189">EDMA_TPCC0_REQ_FREE_23</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:ga58c17d67dd8f8dc0f0c5451ff7c1a189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c69bf0ecb1b5538cbdf13833a42a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga83c69bf0ecb1b5538cbdf13833a42a9c">EDMA_TPCC0_REQ_FREE_24</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:ga83c69bf0ecb1b5538cbdf13833a42a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39710300552de9ebfc0e8e6875c9124d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga39710300552de9ebfc0e8e6875c9124d">EDMA_TPCC0_REQ_FREE_25</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:ga39710300552de9ebfc0e8e6875c9124d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0aa89eda0f28c4720b125fad2acd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#afd0aa89eda0f28c4720b125fad2acd44">SYS_COMMON_NUM_TX_ANTENNAS</a>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:afd0aa89eda0f28c4720b125fad2acd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:adff5131d83e9897accd683c66b633b48"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr14xx_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a> (void)</td></tr>
<tr class="memdesc:adff5131d83e9897accd683c66b633b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ensures that data transfer has finished.  <a href="#adff5131d83e9897accd683c66b633b48">More...</a><br /></td></tr>
<tr class="separator:adff5131d83e9897accd683c66b633b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the common header file used by the various mmWave SDK modules for XWR14xx device. </p>
<dl class="section user"><dt></dt><dd>NOTE: (C) Copyright 2016 Texas Instruments, Inc.</dd></dl>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a7e17e5c621cdece329a0c68832d7d97e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDR_TRANSLATE_CPU_TO_HWA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(uint16_t)(((uint32_t)(x) - <a class="el" href="sys__common__xwr14xx_8h.html#a750e6852628fca372bc3da0f2eae6afe">SOC_XWR14XX_MSS_HWA_MEM0_BASE_ADDRESS</a>) &amp; 0x0000FFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>R4F to Hardware Accelerator address translation macro. </p>

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00346">346</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

<p>Referenced by <a class="el" href="data__path_8c_source.html#l01302">MmwDemo_config1D_HWA()</a>, <a class="el" href="data__path_8c_source.html#l00777">MmwDemo_config2D_HWA()</a>, <a class="el" href="data__path_8c_source.html#l01668">MmwDemo_configAngleEstimation_HWA()</a>, <a class="el" href="data__path_8c_source.html#l01459">MmwDemo_configCFAR_HWA()</a>, and <a class="el" href="data__path_8c_source.html#l01594">MmwDemo_configDetectedObj2DFFT_HWA()</a>.</p>

</div>
</div>
<a class="anchor" id="a3da9b32242127e8e21da90d828801328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NUM_INSTANCES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00260">260</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a922b1bb39c11a1314f3bc45a723cca9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DSS_ADCBUFF_BASE&#160;&#160;&#160;0x21000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00338">338</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a66a740d64666c4f4afb02d165470430e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DSS_CP0_BASE&#160;&#160;&#160;0x21070020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00340">340</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1eab0dbae069d346b0939bafcef3df2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DSS_CP1_BASE&#160;&#160;&#160;0x21070030U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00341">341</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adcf875899d00e2cb9800909c62da956f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DSS_CP2_BASE&#160;&#160;&#160;0x21070040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00342">342</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2dc1bd0ea248b5b2fe678c2eef6cb8b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DSS_CP3_BASE&#160;&#160;&#160;0x21070050U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00343">343</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06bd83eaec4ce6bf19461162052c9b30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EDMA3_DSS_FIFO_BASE&#160;&#160;&#160;0x21020000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00339">339</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf516f7a37d78cd86a81ad20719bcd5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWA_NUM_INSTANCES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00259">259</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55a85c62a1ecff16de2b2e5294f7a40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSS_SYS_VCLK&#160;&#160;&#160;200000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00332">332</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3899c00b64c780821465179f7edfb6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R4F_CLOCK_MHZ&#160;&#160;&#160;200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00333">333</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

<p>Referenced by <a class="el" href="main_8c_source.html#l01467">MmwDemo_transmitProcessedOutput()</a>.</p>

</div>
</div>
<a class="anchor" id="acdc1e525a30df1da14b59d5f120945d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_ANA_LIMP_MODE_SYNC_ESM&#160;&#160;&#160;(63U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00203">203</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67d6dedd4db20079258d812f794e1ad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_ATCM_PARITY_ERR_ESM&#160;&#160;&#160;(4U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00247">247</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af679dc29af6df89c9036e176d67b85ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_ATCM_SINGLE_ERR_ESM&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00217">217</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b499815e03dfc790e184b747886cc9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_ATCM_UNCORR_ERR_ESM&#160;&#160;&#160;(7U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00251">251</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97351bdf4539860a705ef51722ca880a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_B0TCM_PARITY_ERR_ESM&#160;&#160;&#160;(6U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00246">246</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b6209bdbc42a3ee07363b32223d6b68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_B0TCM_SINGLE_ERR_ESM&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00223">223</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ba5872afb756d308fe0199a77af1ec4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_B0TCM_UNCORR_ERR_ESM&#160;&#160;&#160;(3U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00253">253</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae7c3f796d8833d8bd4e2c10a49199b4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_B1TCM_PARITY_ERR_ESM&#160;&#160;&#160;(8U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00245">245</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a392a968cf9303fb86bbe1a3e382a63d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_B1TCM_SINGLE_ERR_ESM&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00221">221</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa710f11a3be5bf4b397cdd267066977"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_B1TCM_UNCORR_ERR_ESM&#160;&#160;&#160;(5U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00252">252</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5d6c7f0d6a1af29b038070fdeed3ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_ADC_VALID_INT&#160;&#160;&#160;(97U)     /* Falling edge of ADC Valid Interrupt              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00178">178</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a712a2e6316f86a63f6e4d4bdd42ae570"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_CHIRP_END_INT&#160;&#160;&#160;(100U)    /* BSS Chirp end Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00181">181</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2c68a536ec85492c7d07441bd57d5a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_CHIRP_START_INT&#160;&#160;&#160;(99U)     /* BSS Chirp start Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00180">180</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86d69f54673311b113ba20122eeaed69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_FRAME_END_INT&#160;&#160;&#160;(101U)    /* BSS Frame end Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00182">182</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f3c9fcd91e5f523fae965cc57778476"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_FRAME_START_INT&#160;&#160;&#160;(98U)     /* Frame Start Interrupt to MSS                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00179">179</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28f3ae6ec69cb8b8a2b82f4469abd7b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_MBOX4MSS_SBERR_ESM&#160;&#160;&#160;(58U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00208">208</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="affc18b13197aaa752da9845c745e1990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_MBOX4MSS_UERR_ESM&#160;&#160;&#160;(59U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00207">207</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace8fd0057906e0b833726794aaf16599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_STC_DONE_INT&#160;&#160;&#160;(105U)    /* BSS STC done Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00183">183</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3952be488f52b530c7e4c40bb28005f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_TO_MSS_ESM&#160;&#160;&#160;(56U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00210">210</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5686d908aed72fcbfc74cb967575102c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_BSS_TO_MSS_TRIG_ESM&#160;&#160;&#160;(57U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00209">209</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22642ab4a8e0faac450bc51b603e2bd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_CAN_SERR_ESM&#160;&#160;&#160;(33U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00216">216</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd66c48dc9b3a6041bf0cd4d0bc3c731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_CAN_UERR_ESM&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00226">226</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ce690381624817bea6114607b22d91b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_CCMR4_ERROR_COMPARE_ESM&#160;&#160;&#160;(2U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00248">248</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15d217833043778b12fa485563924428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_CCMR4_ERROR_SELFTEST_ESM&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00218">218</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a079d45d51f482e9c89f95b287c96f4bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_CQDET_MODEERR_ESM&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00215">215</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a73ac75a429ed3d847efe93c851aaf12e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DCCA_ERROR_ESM&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00219">219</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0163a71c871e96076955913b6337d4fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DCCB_ERROR_ESM&#160;&#160;&#160;(62U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00204">204</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f6dccb791d544dc552c591901f248d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DMA_MPV_ESM&#160;&#160;&#160;(2U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00238">238</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeca8130674f7bcfecb4583845c6abd8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DMA_UERR_ESM&#160;&#160;&#160;(3U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00237">237</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a440aa36877caa90892e30f354200e72e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DMA_WRERR_INT_PLS_ESM&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00232">232</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd5915dee58ea1e7fb55a3713b133f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_CBUFF_ERR_INTR&#160;&#160;&#160;(120U)    /* CBUFF error Interrup                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00192">192</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a89cac9541dce6b0f06af83892cd40bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_CBUFF_IRQ&#160;&#160;&#160;(118U)    /* CBUFF Interrupt                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00190">190</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac00595d593d6f817cc8998d0093d61be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_CHIRP_AVAIL_IRQ&#160;&#160;&#160;(123U)    /* BSS chirp available interrupt                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00194">194</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8a0ac4acbc6687da2fafd861a84cb881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_CSI_IRQ&#160;&#160;&#160;(119U)    /* CSI Interrupt                                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00191">191</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a445a1f83f4b273c8e0c558e0fc4d18f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_FRAME_START_IRQ&#160;&#160;&#160;(122U)    /* Frame start interrupt routed to DSS              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00193">193</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

<p>Referenced by <a class="el" href="main_8c_source.html#l02219">MmwDemo_initTask()</a>.</p>

</div>
</div>
<a class="anchor" id="a55a3f760c86b35f459c40a5d251d8047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_HW_ACC_DONE_IRQ&#160;&#160;&#160;(126U)    /* HWA done Interrupt                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00196">196</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ce7e53fc404498f4f8eb8dadc6310ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_HW_ACC_ERR_IRQ&#160;&#160;&#160;(127U)    /* HWA access error Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00197">197</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ca5ae4983d7e8577b59353fd2b8534b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_HW_ACC_PARAM_DONE_IRQ&#160;&#160;&#160;(125U)        /* HWA param done interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00195">195</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d7afcbec21c14a9c9d5a1e0d06196e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_REG_BASE_ADDRESS&#160;&#160;&#160;0x50000400U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00270">270</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad6a945e52bfbdda7806675313fcece5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPCC_BASE_ADDRESS&#160;&#160;&#160;0x50010000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00272">272</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace6e76a904d71f6f30ecae2d4c966385"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPCC_IRQ_DONE&#160;&#160;&#160;(116U)    /* EDMA TPCC Done Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00188">188</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab56240fef6040e646544523b88b11768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPCC_IRQ_ERR&#160;&#160;&#160;(117U)    /* EDMA TPCC Error Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00189">189</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a76758a3d50bfed007ab6d84e2890f3de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPTC0_BASE_ADDRESS&#160;&#160;&#160;0x50000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00269">269</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4655490d21369ef37fb65d8f9fb6841a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPTC0_IRQ_DONE&#160;&#160;&#160;(112U)    /* EDMA TPTC0 Done Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00184">184</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7f6964aec461e2d516d2f6fd9208840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPTC0_IRQ_ERR&#160;&#160;&#160;(113U)    /* EDMA TPTC0 Error Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00185">185</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7fdefdd4a14b06d85eef926c2ab9690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPTC1_BASE_ADDRESS&#160;&#160;&#160;0x50000800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00271">271</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaeb78cf80f99da8088153988e11c9761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPTC1_IRQ_DONE&#160;&#160;&#160;(114U)    /* EDMA TPTC1 Done Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00186">186</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7da0e9c185adfa4c4a8ddf52f2b09686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_DSS_TPTC1_IRQ_ERR&#160;&#160;&#160;(115U)    /* EDMA TPTC1 Error Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00187">187</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70a9b2a18bcdcb7d1a72baacdc05f53e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_EFC_AUTOLOAD_ERROR_ESM&#160;&#160;&#160;(1U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00254">254</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71e1b98fd6529b5f68b45042dddda1fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_EFC_ERROR_ESM&#160;&#160;&#160;(40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00211">211</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f356ff085b66895cf5f3f9c78891cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_FRC_COMP_ERR_ESM&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00225">225</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5752da1bfef59b2788d78cd86ba823e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_FRC_SELFTEST_ERR_ESM&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00228">228</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48c56a11680c1bb25a23420339f3f1f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_GEM_IRQ_16_ESM&#160;&#160;&#160;(6U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00236">236</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21945df8204641d3e3a1f9066a1660db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_GEM_IRQ_17_ESM&#160;&#160;&#160;(7U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00235">235</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a038142e3430d72c7dfb9cd9d450c4037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_GEM_IRQ_18_ESM&#160;&#160;&#160;(8U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00234">234</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a386693a4a683d651d440623f126d7da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_GEM_IRQ_19_ESM&#160;&#160;&#160;(9U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00233">233</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad4e3007ac8e075d9b29240030ca3b46b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_GEM_IRQ_20_ESM&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00229">229</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad30b3537ef93c75a1dee7f4a3a77f465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_GEM_IRQ_22_ESM&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00214">214</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a385b52c00904a899be3721c1301cb80a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_GEM_IRQ_23_ESM&#160;&#160;&#160;(36U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00213">213</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acbf7e2a9785576e363b9cd4796f11d8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_GEM_IRQ_ESM&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00220">220</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70f2c294f2310064f0d5b65c7473f83e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_ADCBUF_BASE_ADDRESS&#160;&#160;&#160;0x52000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00280">280</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80e26d9a5901b4e8fed77756a2bbb0c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_ADCBUF_SIZE&#160;&#160;&#160;0x4000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sizes of various modules. </p>

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00312">312</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7881ef268e0f4c261c4ca45a27c91db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CBUFF_BASE_ADDRESS&#160;&#160;&#160;0x50070000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00275">275</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a591ce7115463178f94f2d552a8ef6851"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CBUFF_DMA_REQ&#160;&#160;&#160;(7U)    /* Common Buffer DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00064">64</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29ea6509fb9b032ab849821b47f68086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CCCA_DONE_INT&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00170">170</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9db85b53d439be393b19fe4d3686029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CCCB_DONE_INT&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00171">171</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f9706e906dea1f0530949daf79c855c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CHIRPINFO_BASE_ADDRESS&#160;&#160;&#160;0x52028000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00281">281</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae022407497c97661e5cd154cf20c969c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CHIRPINFO_SIZE&#160;&#160;&#160;0x800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00313">313</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e2896a6d6f9603405e9ab927fce486e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CR4_LIVELOCK_ESM&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00244">244</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afac8b44a7019da8f2dafb5079f83a3ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CRC_BASE_ADDRESS&#160;&#160;&#160;0xFE000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00287">287</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a347a03b8a85ebe6f89246837f9a4ff20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CRC_CH1_DMA_REQ&#160;&#160;&#160;(26U)   /* CRC DMAREQ0 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00081">81</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1b21920054c0c85b632e0f1a87534bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CRC_CH2_DMA_REQ&#160;&#160;&#160;(27U)   /* CRC DMAREQ1 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00082">82</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ccbf89064cd9bad8193003c7e63414c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CSI_PHY_BASE_ADDRESS&#160;&#160;&#160;0x50060200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00274">274</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad595076bc8543db9facd61e414895f0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_CSI_PROT_ENG_BASE_ADDRESS&#160;&#160;&#160;0x50060000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00273">273</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a27dd950b309c53d95efa45b15cafc9fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCAN_BASE_ADDRESS&#160;&#160;&#160;0xFFF7DC00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00293">293</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8867cb83d8d2ccf9f12a5e8d09ce70d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCAN_IF1_DMA_REQ&#160;&#160;&#160;(8U)    /* CAN (DCAN) IF1 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00065">65</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86a00162d03e8e8c5078141a877214db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCAN_IF2_DMA_REQ&#160;&#160;&#160;(6U)    /* CAN (DCAN) IF2 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00063">63</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace9826dae14836169c896f6d9333b354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCAN_IF3_DMA_REQ&#160;&#160;&#160;(16U)   /* CAN (DCAN) IF3 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00071">71</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4eddac55de3c9254ad48d49f0f6db7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCAN_LVL0_INT&#160;&#160;&#160;(16U)     /* CAN Interrupt Level 0                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00142">142</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac89b8183785f2d977ca4082f60612cd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCAN_LVL1_INT&#160;&#160;&#160;(29U)     /* CAN Interrupt Level 1                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00153">153</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6557fe827a96101a212564475878ad35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCAN_MEM_BASE_ADDRESS&#160;&#160;&#160;0xFF1E0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00290">290</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25abb45865cb3bac6a24638351da15c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCCA_DONE_INT&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00172">172</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a8606a84bb8cd43ee074cc5dd71d8b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DCCB_DONE_INT&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00173">173</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae37bad976947636e361b7c8242ec554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DMA_1_CTRL_BASE_ADDRESS&#160;&#160;&#160;0xFFFFF000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00304">304</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af52228a09fdd6805e60ad495adb60a32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DMA_1_PKT_BASE_ADDRESS&#160;&#160;&#160;0xFFF80000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00298">298</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0fa1017a6733e89d1c115a55d3316dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DMA_BER_INT&#160;&#160;&#160;(70U)     /* DMA Bus error Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00163">163</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a04937f5288d2069bc421798efa7e0302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DMA_BTC_INT&#160;&#160;&#160;(40U)     /* DMA BTC (Block Transfer Complete) Interrupt      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00158">158</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31d75872b67d3bf885c03be6219f93ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DMA_FTC_INT&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00155">155</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a538df0293beaf7935a5493088cfe0b59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DMA_HBC_INT&#160;&#160;&#160;(39U)     /* DMA HBC (First Half of Block Complete) Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00157">157</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a248699fbf2e5ac72411cc79fa14f61b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_DMA_LFS_INT&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00156">156</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac331d41757cfd1975ba23e44e93a0dc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_ESM_BASE_ADDRESS&#160;&#160;&#160;0xFFFFF500U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00302">302</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97bf022abe001b717d15a70390a1ff04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_ESM_HIGH_PRIORITY_INT&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00127">127</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a616d63e80ce911c6fe5825791227102f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_ESM_LOW_PRIORITY_INT&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00145">145</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82fdebed0bed1a1c8f77d26c4655d799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_EXT_FLASH_BASE_ADDRESS&#160;&#160;&#160;0xC0000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00284">284</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a32ed27cf5b321be24d10690c28878b21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_FPU_INT&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00159">159</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a456e23f2eb1a849f0efe0aabc9ff8241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GIO0_DMA_REQ&#160;&#160;&#160;(32U)   /* GIO-0 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00087">87</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a92ab6668515550911c1758d39d90035e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GIO14_DMA_REQ&#160;&#160;&#160;(46U)   /* GIO-14 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00097">97</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a079e00a427c093790a30fdbf7f514f14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GIO15_DMA_REQ&#160;&#160;&#160;(47U)   /* GIO-15 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00098">98</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acecb1eefff4ec8fc20d985faf5a9e148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GIO1_DMA_REQ&#160;&#160;&#160;(33U)   /* GIO-1 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00088">88</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0bce053e00c8016ac61818e9f258c3fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GIO2_DMA_REQ&#160;&#160;&#160;(34U)   /* GIO-2 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00089">89</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab5e753e4493c9ea3cb861fb7df88a717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GIO_LVL0_INT&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00135">135</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acbe1ea7609503fc84d7b09b04a08eb92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GIO_LVL1_INT&#160;&#160;&#160;(23U)     /* GIO Low Level Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00148">148</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0eee249d225288b4caa9ba1017628533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GPCFG_BASE_ADDRESS&#160;&#160;&#160;0xFFFFF800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00303">303</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5eb6df2be348c65442d2db22d1682f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_GPIO_BASE_ADDRESS&#160;&#160;&#160;0xFFF7BC00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00291">291</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a977e8568754acd7b65c3ed8035d96ff2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_HWA_1_COMMON_BASE_ADDRESS&#160;&#160;&#160;0x50080800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00276">276</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaba1cc848e751d4af07830f747e3cdbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_HWA_1_PARAM_BASE_ADDRESS&#160;&#160;&#160;0x50080000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00277">277</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa32c83750ee2c449e7bc0e9d2781d16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_HWA_1_RAM_BASE_ADDRESS&#160;&#160;&#160;0x50081000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00278">278</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a750e6852628fca372bc3da0f2eae6afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_HWA_MEM0_BASE_ADDRESS&#160;&#160;&#160;0x52030000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00282">282</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad803c45a6121c4a47ecbbc5735abff32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_HWA_MEM2_BASE_ADDRESS&#160;&#160;&#160;0x52038000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00283">283</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22b308ad9c05ba2c0258303aec0608ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_HWA_MEM_SIZE&#160;&#160;&#160;(65536U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00326">326</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af746f35c13cb6b5ab73fc6e1afe65009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_I2C_BASE_ADDRESS&#160;&#160;&#160;0xFFF7D400U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00292">292</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab30ef756d142ac38e9a32a04ef25352b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_I2C_LVL0_INT&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00162">162</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aefa7d95595f8fb1d31964e0c298d4153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_I2C_RX_DMA_REQ&#160;&#160;&#160;(10U)   /* I2C receive DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00067">67</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff8b68e5d3760f8be8d66809a39651f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_I2C_TX_DMA_REQ&#160;&#160;&#160;(11U)   /* I2C Transmit DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00068">68</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96e353ffb7632fc5ebc5f9e91163d118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_L3RAM_BASE_ADDRESS&#160;&#160;&#160;0x51000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00279">279</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac76f0b58dcc0084fd42848ac6f594bb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_L3RAM_NUM_BANK&#160;&#160;&#160;MMWAVE_L3RAM_NUM_BANK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00315">315</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af1c45dc4cb3dc2f8de65b4dbb8b36297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_L3RAM_SIZE&#160;&#160;&#160;MMWAVE_L3RAM_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00316">316</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b81d75e712645010df9fab56a4a2f16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MAILBOX_MEM_BASE_ADDRESS&#160;&#160;&#160;0xF0601000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00286">286</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac13e1ef31f7439628e352283452e7752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MBOX4BSS_SBERR_ESM&#160;&#160;&#160;(60U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00206">206</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b13bb86c17d379804a6fed87c74e25e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MBOX4BSS_UERR_ESM&#160;&#160;&#160;(61U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00205">205</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca3d7fb33e7302df6bdfa44195f2b14a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS&#160;&#160;&#160;0xF0601000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00309">309</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb9e61b23004ff274f95d030061aba6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS&#160;&#160;&#160;0xF0608600U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00308">308</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f3f4704106740f3f9f60c2a8424bfce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS&#160;&#160;&#160;0xF0602000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00307">307</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aed31d4d094b094a3286c5261ffdc8ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS&#160;&#160;&#160;0xF0608000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00306">306</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2860aae42f11ded2749b6b1ac856e92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MCRC_REQ_INT&#160;&#160;&#160;(19U)     /* MCRC Interrupt                                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00144">144</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e4f70e0693782e48791c4099b22b8ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MIBSPIA_BASE_ADDRESS&#160;&#160;&#160;0xFFF7F400U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00296">296</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bc2e9f9585271eb5eabb469e4cc5b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MIBSPIA_RAM_BASE_ADDRESS&#160;&#160;&#160;0xFF0E0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00288">288</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aecb230fdc11f8594ce41a635023cf78a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MIBSPIB_BASE_ADDRESS&#160;&#160;&#160;0xFFF7F600U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00297">297</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a35c8de9964eb0aff59c218361c688c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_MIBSPIB_RAM_BASE_ADDRESS&#160;&#160;&#160;0xFF0C0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00289">289</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47c32def073b25753b49a55f2ecf6280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_PBIST_IRQ_INT&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00175">175</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b064994d0f328ffe908e2a43972f913"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_PINMUX_BASE_ADDRESS&#160;&#160;&#160;0xFFFFEA00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00300">300</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99bb9ed522edd2bc7a2eba542a48f402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_PMU_IRQ_INT&#160;&#160;&#160;(22U)     /* ~nPMUIRQ - PMU IRQ interrupt                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00147">147</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abecb86772e3e95cb79440893bd95db72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_QSPI_BASE_ADDRESS&#160;&#160;&#160;0xC0800000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00285">285</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf2ba931cb8d3aeffc80e7ae860091da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_QSPI_DMA_REQ&#160;&#160;&#160;(4U)    /* QSPI DMA request DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00061">61</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8387eb72415e8f2f7dd1ee50f3968a20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_QSPI_INT_REQ&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00152">152</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08e3e84fef106922a3f176c546d82a0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RCM_BASE_ADDRESS&#160;&#160;&#160;0xFFFFFF00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00305">305</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51b79c4e8721edd4d0acff7e68268fc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_COM0_DMA_REQ&#160;&#160;&#160;(12U)   /* RTI1 DMAREQ0 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00069">69</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb2db393764a6d0dee82baea3c142ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_COM1_DMA_REQ&#160;&#160;&#160;(13U)   /* RTI1 DMAREQ1 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00070">70</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa016fc9dc7ab92562dbc7706b618377b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_COM2_DMA_REQ&#160;&#160;&#160;(18U)   /* RTI1 DMAREQ2 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00073">73</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad062935aa06d5c3913776c32bec25502"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_COM3_DMA_REQ&#160;&#160;&#160;(19U)   /* RTI1 DMAREQ3 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00074">74</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0057c57f5e85173f094bb8a7570c5f4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_COMPARE0_INT&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00128">128</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a950a404d83303fd57b0c194fd20e27b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_COMPARE1_INT&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00129">129</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a224e40e1e37570d386afe70b7fd82ad3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_COMPARE2_INT&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00130">130</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac7606fe11d2ee710752baaa0a80817e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_COMPARE3_INT&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00131">131</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a74bd9746b0eac82001450d17ef8b3bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_OVRFLW0_INT&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00132">132</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a59ee8c95c523c862b3f497d3cc68587b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_OVRFLW1_INT&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00133">133</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6a5085e602415f54f3166994bdfb30f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTI_TIMEBASE_INT&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00134">134</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95e0c26ecb474f5b5cb42a32010e8f09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_RTIB_BASE_ADDRESS&#160;&#160;&#160;0xFFFFEE00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00301">301</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1db33811d32a25dc7fc5ab4d779e82c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCI_A_BASE_ADDRESS&#160;&#160;&#160;0xFFF7E500U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00294">294</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90390fab66d9d5502e4c5d055aeb88a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCI_B_BASE_ADDRESS&#160;&#160;&#160;0xFFF7E700U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00295">295</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa526f32f8132d76a4a9baff3ca6e115a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCIA_LVL0_INT&#160;&#160;&#160;(64U)     /* UARTA Interrupt Level 0                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00160">160</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a078a3a60dac9d114132328eabb0f06d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCIA_LVL1_INT&#160;&#160;&#160;(74U)     /* UARTA Interrupt Level 1                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00164">164</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7e468846d27a0bd7d39b9c055d0f68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCIA_RX_DMA_REQ&#160;&#160;&#160;(30U)   /* UART1 receive DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00085">85</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8e86220c164402a88b7f8bf53f382e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCIA_TX_DMA_REQ&#160;&#160;&#160;(31U)   /* UART1 Transmit DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00086">86</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b889e174b4d22ea396ac6edfd29b0d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCIB_LVL0_INT&#160;&#160;&#160;(65U)     /* UARTB Interrupt Level 0                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00161">161</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac00fe61fa7468d846beaf768b87acff3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCIB_LVL1_INT&#160;&#160;&#160;(75U)     /* UARTB Interrupt Level 1                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00165">165</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70a20ad734155ac4665fb9419f478966"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCIB_RX_DMA_REQ&#160;&#160;&#160;(28U)   /* UART2 receive DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00083">83</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00f5eee96039ca78184c67cd11659171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SCIB_TX_DMA_REQ&#160;&#160;&#160;(29U)   /* UART2 Transmit DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00084">84</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5b4dae8152d9150800d93de833ff541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SHMEM_TCMA_NUM_BANK&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00318">318</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23840e4905407daf81935e8523705001"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SHMEM_TCMA_SIZE&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE           /* Extended on Share Memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00319">319</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ac9495da3734f8ecbba56e07f192932"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SHMEM_TCMB_NUM_BANK&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00322">322</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a160d8927c62861a49108a47adae42d5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SHMEM_TCMB_SIZE&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE           /* Extended on Share Memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00323">323</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4c59c3fb24932f8deca92e929b46951a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH0_DMA_REQ&#160;&#160;&#160;(1U)    /* MIBSPI/SPI1 (MIBSPI-A) Channel-0 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00058">58</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a994b8bdd46148b0d9a7ccada4d40fe03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH10_DMA_REQ&#160;&#160;&#160;(22U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-10 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00077">77</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94c501a7f9c904be68b15007f323ec01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH11_DMA_REQ&#160;&#160;&#160;(23U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-11 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00078">78</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a45607a48fddb14c2c96b342f5273ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH12_DMA_REQ&#160;&#160;&#160;(42U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-12 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00093">93</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f8a534b93f546f4ec4a3852770f3d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH13_DMA_REQ&#160;&#160;&#160;(43U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-13 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00094">94</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef87056a8522442a3e9848769abc44c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH14_DMA_REQ&#160;&#160;&#160;(44U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-14 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00095">95</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adace6f7bd9f4e07492d7913682b7f0ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH15_DMA_REQ&#160;&#160;&#160;(45U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-15 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00096">96</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a41394bf46f456ed0cb3ebe5d600ee3cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH1_DMA_REQ&#160;&#160;&#160;(0U)    /* MIBSPI/SPI1 (MIBSPI-A) Channel-1 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00057">57</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7261ef2aae6f0b87c9626955a3bbc309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH3_DMA_REQ&#160;&#160;&#160;(5U)    /* MIBSPI/SPI1 (MIBSPI-A) Channel-3 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00062">62</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fcf336dd7dedb561d8a4721fbf447ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH5_DMA_REQ&#160;&#160;&#160;(9U)    /* MIBSPI/SPI1 (MIBSPI-A) Channel-5 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00066">66</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5a2b6247eeb51ae9a8678ba7f943c62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH6_DMA_REQ&#160;&#160;&#160;(36U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-6 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00090">90</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8553a23ee6d420d7253842434aa7920c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH7_DMA_REQ&#160;&#160;&#160;(37U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-7 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00091">91</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5630464da238a86b066e1bc580d01da9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH8_DMA_REQ&#160;&#160;&#160;(38U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-8 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00092">92</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d91133664be40105a880d6da4a2e6e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_CH9_DMA_REQ&#160;&#160;&#160;(17U)   /* MIBSPI/SPI1 (MIBSPI-A) Channel-9 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00072">72</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a732e0a03f4b471b9c341275d2bab6663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_LVL0_INT&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00138">138</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef523a0ee8a83434683bf319a840be03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIA_LVL1_INT&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00151">151</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a52fe668302786404ad6215b15ccfab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIB_LVL0_INT&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00143">143</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a64e6a45f10f470d53bf6a2e8f9bad955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIB_LVL1_INT&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00154">154</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f111073433f99db5274af6256b1ee3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIB_RX_DMA_REQ&#160;&#160;&#160;(2U)    /* SPI2 (SPI-B) Receive DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00059">59</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3dbe6724b3763cb328942c4b6b10936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SPIB_TX_DMA_REQ&#160;&#160;&#160;(3U)    /* SPI2 (SPI-B) Transmit DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00060">60</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fcf1e6631c1bc33c19c97aa8c22f0fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SW_BSS_MSS_IRQ0_INT&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00176">176</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e1c461178543f5c79cdfec0bc20adba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SW_BSS_MSS_IRQ1_INT&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00177">177</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a65bea77ac3a81666e4065d00f1ca3b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SW_BUFFER_BASE_ADDRESS&#160;&#160;&#160;0x0C200000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00268">268</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab24a1196ff14cd9a3e1ff69211a44002"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SYS_SW0_INT&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00166">166</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c6d0896e9d3725dcc6da377e43b39a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SYS_SW1_INT&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00167">167</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a598e1cbe5f28aebd60e6e7a723a86915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SYS_SW2_INT&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00168">168</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06b4a6c0656c4a1e473c60d8f285d161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SYS_SW3_INT&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00169">169</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55d5f747fa09e6b100c7899cc8ec1d82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SYS_SW4_INT&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00146">146</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a289bf8d578a547fd800d38822c226c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_SYS_SW5_INT&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00174">174</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ba73baf8ef4bb6418a96adb1f40a7b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_TCMA_BASE_ADDRESS&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Addresses of various modules. </p>

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00266">266</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87cfe7bf7dbf2a4db49ca29829cded95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_TCMA_SIZE&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x20000U  /* Extended on Share Memory + Default 128KB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00320">320</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab1757a9590b6dc6fcf5f0a7d8caa57e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_TCMB_BASE_ADDRESS&#160;&#160;&#160;0x08000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00267">267</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba63f2884328dae4592c69a3076e2247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_TCMB_SIZE&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x10000U  /* Extended on Share Memory + Default 64KB */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00324">324</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a501df72378cf4e2100df31e94d6951fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_TOP_RCM_BASE_ADDRESS&#160;&#160;&#160;0xFFFFE100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00299">299</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ba1acad8a4f1cbb857fe1067266d279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_10&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00116">116</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3326631436b6b594ef802c26b6cc00d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_11&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00117">117</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adddeef1a2033bfaf0b5db396bf4900dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_12&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00118">118</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7864bb45d149276e02bb0ce159296619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_13&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00119">119</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a3704de1cdfce62702014cdaea28a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_14&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00120">120</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe84b48145e24e04a023e81af0a0a351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_15&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00121">121</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a168cd5ac1433248e5d25cddfd0e056ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_2&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00108">108</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d5eb860d5536821ba522b7570aa40ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_3&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00109">109</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6fce1b8a63088e56b6092b2b42e10cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_4&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00110">110</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a175bf726c3eb7ecfadfbecbeb68cb63b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_5&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00111">111</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe76d43319ede78315f0e536208dfcc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_6&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00112">112</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a916a40e15d508303d00d65b8e6c33bf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_7&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00113">113</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09a0903a0c29dd3452a476d789d278b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_8&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00114">114</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad43b685ead5c057d11f086f7c02db35a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_VIM_PRIORITY_9&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00115">115</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f807590cd81bccf94be7972e023f2b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_DMA_REQ0&#160;&#160;&#160;(20U)   /* WDT/RTI2 DMAREQ0 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00075">75</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e694b3595dcead08fe0221e913598c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_DMA_REQ1&#160;&#160;&#160;(21U)   /* WDT/RTI2 DMAREQ1 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00076">76</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae404ac3f9d1d7cb286592a0b055772c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_DMA_REQ2&#160;&#160;&#160;(24U)   /* WDT/RTI2 DMAREQ2 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00079">79</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9322be8f486f3b5b821fe17c9a59a9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_DMA_REQ3&#160;&#160;&#160;(25U)   /* WDT/RTI2 DMAREQ3 DMA Request Line*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00080">80</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab28f4b2566c390b8f39b9f6e6e7fbb8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_OVRFLW0_INT&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00141">141</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5752d379e478746f000735389798e2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_OVRFLW1_INT&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt 1                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00149">149</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a3e877402cd268bb25aaa5bb6d61f3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_REQ0_INT&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00136">136</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23919297265c3d0d0240ddab1a33de68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_REQ1_INT&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00137">137</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace7b257dac28fb5289279e5af23560aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_REQ2_INT&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00139">139</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f9fed3b05d2e9de61ee62610e3533a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_REQ3_INT&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00140">140</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="add69226ec1cdb427c21ce8228370f1f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_MSS_WDT_TB_INT&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00150">150</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae0d52c74274ccf104b07be72a54f62cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_NERROR_IN_SYNC_ESM&#160;&#160;&#160;(0U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00239">239</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b50a495266c6be92618e20ace752a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_NUM_DMA_CHANNELS_PER_INSTANCE&#160;&#160;&#160;(32U)  /* Number of DMA channels per DMA instance              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00101">101</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a59dc4a5a70de5bebbf8a765cca8e8315"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_NUM_DMA_REQLINES_PER_INSTANCE&#160;&#160;&#160;(48U)  /* Number of DMA REQ Lines per DMA instance             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00102">102</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3583a34aa3303060247653268c8f1226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_SPIA_SERR_ESM&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00224">224</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a76b0e31e96677cd4a1272ce956fc5373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_SPIA_UERR_ESM&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00230">230</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a489c97dcca96ccb49b2a02b42732c307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_STC_ERROR_ESM&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00222">222</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab5b396450b8e0749e0303b4c090b06fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_VIM_COMPARE_ERROR_ESM&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00242">242</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae6c80ac67fe621c82eb2ffba858b624d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_VIM_SELFTEST_ERR_ESM&#160;&#160;&#160;(39U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00212">212</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a32e7c9b36059cc745a363f65399fc983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_VIM_SERR_ESM&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00227">227</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90a66823732b1aa34911796a4946221e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_VIM_UERR_ESM&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00231">231</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71933756598713865ef46443073ab267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR14XX_WDT_NMI_REQ_ESM&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00243">243</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd0aa89eda0f28c4720b125fad2acd44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_COMMON_NUM_TX_ANTENNAS&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00451">451</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

<p>Referenced by <a class="el" href="mmw__cli_8c_source.html#l00495">MmwDemo_CLICompRangeBiasAndRxChanPhaseCfg()</a>, <a class="el" href="main_8c_source.html#l02041">MmwDemo_dataPathTask()</a>, <a class="el" href="main_8c_source.html#l01429">MmwDemo_measurementResultOutput()</a>, and <a class="el" href="main_8c_source.html#l01196">MmwDemo_parseProfileAndChirpConfig()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="adff5131d83e9897accd683c66b633b48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MEM_BARRIER </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ensures that data transfer has finished. </p>

<p>Definition at line <a class="el" href="sys__common__xwr14xx_8h_source.html#l00049">49</a> of file <a class="el" href="sys__common__xwr14xx_8h_source.html">sys_common_xwr14xx.h</a>.</p>

<p>Referenced by <a class="el" href="data__path_8c_source.html#l02031">MmwDemo_processAngle()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
