Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  9 13:09:09 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'full_add_4B_full_add_1B_1_1'

1. Summary
----------

SUCCESS in the conversion of full_add_4B_full_add_1B_1_1 (xilinx.com:user:full_add_1B:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  9 13:09:09 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'full_add_4B_full_add_1B_1_0'

1. Summary
----------

SUCCESS in the conversion of full_add_4B_full_add_1B_1_0 (xilinx.com:user:full_add_1B:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  9 13:09:09 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'full_add_4B_full_add_1B_0_2'

1. Summary
----------

SUCCESS in the conversion of full_add_4B_full_add_1B_0_2 (xilinx.com:user:full_add_1B:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  9 13:09:09 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'full_add_4B_full_add_1B_0_1'

1. Summary
----------

SUCCESS in the conversion of full_add_4B_full_add_1B_0_1 (xilinx.com:user:full_add_1B:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  8 21:50:39 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'full_add_4B_full_add_1B_1_1'

1. Summary
----------

SUCCESS in the conversion of full_add_4B_full_add_1B_1_1 (xilinx.com:user:full_add_1B:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  8 21:50:39 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'full_add_4B_full_add_1B_1_0'

1. Summary
----------

SUCCESS in the conversion of full_add_4B_full_add_1B_1_0 (xilinx.com:user:full_add_1B:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  8 21:50:39 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'full_add_4B_full_add_1B_0_2'

1. Summary
----------

SUCCESS in the conversion of full_add_4B_full_add_1B_0_2 (xilinx.com:user:full_add_1B:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  8 21:50:39 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'full_add_4B_full_add_1B_0_1'

1. Summary
----------

SUCCESS in the conversion of full_add_4B_full_add_1B_0_1 (xilinx.com:user:full_add_1B:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  8 15:10:58 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'four_bit_full_adder_one_bit_full_adder_0_3'

1. Summary
----------

SUCCESS in the conversion of four_bit_full_adder_one_bit_full_adder_0_3 (xilinx.com:user:one_bit_full_adder:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  8 15:10:58 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'four_bit_full_adder_one_bit_full_adder_0_2'

1. Summary
----------

SUCCESS in the conversion of four_bit_full_adder_one_bit_full_adder_0_2 (xilinx.com:user:one_bit_full_adder:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  8 15:10:58 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'four_bit_full_adder_one_bit_full_adder_0_1'

1. Summary
----------

SUCCESS in the conversion of four_bit_full_adder_one_bit_full_adder_0_1 (xilinx.com:user:one_bit_full_adder:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  8 15:10:58 2019
| Host         : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'four_bit_full_adder_one_bit_full_adder_0_0'

1. Summary
----------

SUCCESS in the conversion of four_bit_full_adder_one_bit_full_adder_0_0 (xilinx.com:user:one_bit_full_adder:1.0 (Rev. 2)) to Vivado generation flows.

