\hypertarget{struct_t_s_c___type_def}{\section{T\-S\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_t_s_c___type_def}\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}}
}


Touch Sensing Controller (T\-S\-C)  




{\ttfamily \#include $<$stm32f30x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a5242c0f547b4c65ad619dae5cf670b17}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a6d83a90d85e3b545cf29e98eac11765e}{I\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a447b91de2a50d7ebde5716a8e7eda3ee}{I\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a7d65e605788d739a9b23a9b4a45fd10b}{I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a715fd9205b604d1dda5046a31996296a}{I\-O\-H\-C\-R}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a27f20ff0eccdc070477448b973ca8df7}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_af8a7f56b952ec2aba979eb8301e5800c}{I\-O\-A\-S\-C\-R}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a7ff59eaa0f8c9e69e6736dddc514a037}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a95191a7f002c8738f835ffbb356e28c6}{I\-O\-S\-C\-R}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a0d47873260f8f0c16b8ec77e1edc8789}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_ad468fece7d1f454e0f8967edc9068c73}{I\-O\-C\-C\-R}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a75a37e293ded1627c94cf521df950e31}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_aa166b00195900a37903238cc8d50ba36}{I\-O\-G\-C\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_t_s_c___type_def_a67d0b2e4315451b591e3d6b09c6c9cfc}{I\-O\-G\-X\-C\-R} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Touch Sensing Controller (T\-S\-C) 

Definition at line 774 of file stm32f30x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_t_s_c___type_def_a5242c0f547b4c65ad619dae5cf670b17}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_t_s_c___type_def_a5242c0f547b4c65ad619dae5cf670b17}
T\-S\-C control register, Address offset\-: 0x00 

Definition at line 776 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a447b91de2a50d7ebde5716a8e7eda3ee}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-C\-R}}\label{struct_t_s_c___type_def_a447b91de2a50d7ebde5716a8e7eda3ee}
T\-S\-C interrupt clear register, Address offset\-: 0x08 

Definition at line 778 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a6d83a90d85e3b545cf29e98eac11765e}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-E\-R@{I\-E\-R}}
\index{I\-E\-R@{I\-E\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-E\-R}}\label{struct_t_s_c___type_def_a6d83a90d85e3b545cf29e98eac11765e}
T\-S\-C interrupt enable register, Address offset\-: 0x04 

Definition at line 777 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_af8a7f56b952ec2aba979eb8301e5800c}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-O\-A\-S\-C\-R@{I\-O\-A\-S\-C\-R}}
\index{I\-O\-A\-S\-C\-R@{I\-O\-A\-S\-C\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-O\-A\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-O\-A\-S\-C\-R}}\label{struct_t_s_c___type_def_af8a7f56b952ec2aba979eb8301e5800c}
T\-S\-C I/\-O analog switch control register, Address offset\-: 0x18 

Definition at line 782 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_ad468fece7d1f454e0f8967edc9068c73}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-O\-C\-C\-R@{I\-O\-C\-C\-R}}
\index{I\-O\-C\-C\-R@{I\-O\-C\-C\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-O\-C\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-O\-C\-C\-R}}\label{struct_t_s_c___type_def_ad468fece7d1f454e0f8967edc9068c73}
T\-S\-C I/\-O channel control register, Address offset\-: 0x28 

Definition at line 786 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_aa166b00195900a37903238cc8d50ba36}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-O\-G\-C\-S\-R@{I\-O\-G\-C\-S\-R}}
\index{I\-O\-G\-C\-S\-R@{I\-O\-G\-C\-S\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-O\-G\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-O\-G\-C\-S\-R}}\label{struct_t_s_c___type_def_aa166b00195900a37903238cc8d50ba36}
T\-S\-C I/\-O group control status register, Address offset\-: 0x30 

Definition at line 788 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a67d0b2e4315451b591e3d6b09c6c9cfc}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-O\-G\-X\-C\-R@{I\-O\-G\-X\-C\-R}}
\index{I\-O\-G\-X\-C\-R@{I\-O\-G\-X\-C\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-O\-G\-X\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-O\-G\-X\-C\-R\mbox{[}8\mbox{]}}}\label{struct_t_s_c___type_def_a67d0b2e4315451b591e3d6b09c6c9cfc}
T\-S\-C I/\-O group x counter register, Address offset\-: 0x34-\/50 

Definition at line 789 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a715fd9205b604d1dda5046a31996296a}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-O\-H\-C\-R@{I\-O\-H\-C\-R}}
\index{I\-O\-H\-C\-R@{I\-O\-H\-C\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-O\-H\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-O\-H\-C\-R}}\label{struct_t_s_c___type_def_a715fd9205b604d1dda5046a31996296a}
T\-S\-C I/\-O hysteresis control register, Address offset\-: 0x10 

Definition at line 780 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a95191a7f002c8738f835ffbb356e28c6}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-O\-S\-C\-R@{I\-O\-S\-C\-R}}
\index{I\-O\-S\-C\-R@{I\-O\-S\-C\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-O\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-O\-S\-C\-R}}\label{struct_t_s_c___type_def_a95191a7f002c8738f835ffbb356e28c6}
T\-S\-C I/\-O sampling control register, Address offset\-: 0x20 

Definition at line 784 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a7d65e605788d739a9b23a9b4a45fd10b}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!I\-S\-R@{I\-S\-R}}
\index{I\-S\-R@{I\-S\-R}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-I\-S\-R}}\label{struct_t_s_c___type_def_a7d65e605788d739a9b23a9b4a45fd10b}
T\-S\-C interrupt status register, Address offset\-: 0x0\-C 

Definition at line 779 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a27f20ff0eccdc070477448b973ca8df7}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_t_s_c___type_def_a27f20ff0eccdc070477448b973ca8df7}
Reserved, Address offset\-: 0x14 

Definition at line 781 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a7ff59eaa0f8c9e69e6736dddc514a037}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_t_s_c___type_def_a7ff59eaa0f8c9e69e6736dddc514a037}
Reserved, Address offset\-: 0x1\-C 

Definition at line 783 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a0d47873260f8f0c16b8ec77e1edc8789}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_t_s_c___type_def_a0d47873260f8f0c16b8ec77e1edc8789}
Reserved, Address offset\-: 0x24 

Definition at line 785 of file stm32f30x.\-h.

\hypertarget{struct_t_s_c___type_def_a75a37e293ded1627c94cf521df950e31}{\index{T\-S\-C\-\_\-\-Type\-Def@{T\-S\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!TSC_TypeDef@{T\-S\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} T\-S\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_t_s_c___type_def_a75a37e293ded1627c94cf521df950e31}
Reserved, Address offset\-: 0x2\-C 

Definition at line 787 of file stm32f30x.\-h.



The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F30x/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F30x/\-Include/\hyperlink{stm32f30x_8h}{stm32f30x.\-h}\end{DoxyCompactItemize}
