`include "config.vh"

module system_top(
    input  wire clk,
    input  wire rst_n,

    output wire [3:0] anodes,
    output wire [7:0] segments
);

wire [15:0] hexd_data;
wire        hexd_wren;

wire [29:0] cpu2mmio_addr;
wire [31:0] cpu2mmio_data;
wire  [3:0] cpu2mmio_mask;
wire        cpu2mmio_wren;
wire [31:0] mmio2cpu_data;

cpu_top cpu_top(
    .clk        (clk            ),
    .rst_n      (rst_n          ),
    .o_mmio_addr(cpu2mmio_addr  ),
    .o_mmio_data(cpu2mmio_data  ),
    .o_mmio_mask(cpu2mmio_mask  ),
    .o_mmio_wren(cpu2mmio_wren  ),
    .i_mmio_data(mmio2cpu_data  )
);

mmio_xbar mmio_xbar(
    .i_mmio_addr(cpu2mmio_addr  ),
    .i_mmio_data(cpu2mmio_data  ),
    .i_mmio_mask(cpu2mmio_mask  ),
    .i_mmio_wren(cpu2mmio_wren  ),
    .o_mmio_data(mmio2cpu_data  ),

    .o_hexd_data(hexd_data      ),
    .o_hexd_wren(hexd_wren      )
);

reg [15:0] hexd_data_reg;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        hexd_data_reg <= 16'b0;
    else if (hexd_wren)
        hexd_data_reg <= hexd_data;
end

hex_display hex_display(
    .clk        (clk            ),
    .rst_n      (rst_n          ),
    .i_data     (hexd_data_reg  ),
    .i_dots     (4'b0           ),
    .o_anodes   (anodes         ),
    .o_segments (segments       )
);

endmodule
