"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[5927],{4960:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>i,contentTitle:()=>a,default:()=>u,frontMatter:()=>s,metadata:()=>r,toc:()=>d});const r=JSON.parse('{"id":"projects/project-mcu-datalogger/nets","title":"Schema 5 - Nets","description":"","source":"@site/docs/09_projects/02_project-mcu-datalogger/nets.md","sourceDirName":"09_projects/02_project-mcu-datalogger","slug":"/projects/project-mcu-datalogger/nets","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/nets","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/09_projects/02_project-mcu-datalogger/nets.md","tags":[],"version":"current","frontMatter":{},"sidebar":"projectsSidebar","previous":{"title":"Merge 2-layer Branch to Main","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/merge-2layer-main"},"next":{"title":"Layout 3 - Place Components","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/place-components"}}');var o=n(4848),c=n(8453);const s={},a="Schema 5 - Nets",i={},d=[];function p(e){const t={h1:"h1",header:"header",...(0,c.R)(),...e.components};return(0,o.jsx)(t.header,{children:(0,o.jsx)(t.h1,{id:"schema-5---nets",children:"Schema 5 - Nets"})})}function u(e={}){const{wrapper:t}={...(0,c.R)(),...e.components};return t?(0,o.jsx)(t,{...e,children:(0,o.jsx)(p,{...e})}):p(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>s,x:()=>a});var r=n(6540);const o={},c=r.createContext(o);function s(e){const t=r.useContext(c);return r.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function a(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(o):e.components||o:s(e.components),r.createElement(c.Provider,{value:t},e.children)}}}]);