Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 28 02:46:18 2019
| Host         : zzt running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/cause_o_reg[8]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/cause_o_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[11]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[12]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[13]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[14]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[15]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_addr_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_addr_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_addr_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_addr_reg[31]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_ce_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_int_reg[2]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_int_reg[5]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_op_reg[0]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_op_reg[1]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/ex_mem0/mem_op_reg[2]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[0]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[1]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[2]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[4]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[0]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[10]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[11]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[12]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[13]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[14]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[15]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[1]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[8]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cpu/openmips0/mem_wb0/wb_cp0_we_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/openmips0/pc_reg0/pc_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/openmips0/pc_reg0/pc_reg[31]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: flash_controler/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: flash_controler/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: flash_controler/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 153 register/latch pins with no clock driven by root clock pin: reset_of_clk10M_reg/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: sram_controller/state_reg[0]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: sram_controller/state_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: sram_controller/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 145 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.172        0.000                      0                13920        0.090        0.000                      0                13920        7.000        0.000                       0                  3737  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_11M0592             {0.000 45.211}     90.422          11.059          
clk_50M                 {0.000 10.000}     20.000          50.000          
  clk_out1_pll_example  {0.000 20.000}     40.000          25.000          
  clk_out2_pll_example  {17.738 27.738}    20.000          50.000          
  clk_out3_pll_example  {16.667 36.667}    40.000          25.000          
  clk_out4_pll_example  {0.000 10.000}     20.000          50.000          
  clkfbout_pll_example  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_pll_example       18.783        0.000                      0                 8925        0.090        0.000                      0                 8925       19.500        0.000                       0                  3447  
  clk_out2_pll_example       18.451        0.000                      0                    3        0.251        0.000                      0                    3        9.500        0.000                       0                     5  
  clk_out3_pll_example       38.458        0.000                      0                    3        0.310        0.000                      0                    3       19.500        0.000                       0                   113  
  clk_out4_pll_example        2.856        0.000                      0                 1549        0.261        0.000                      0                 1549        9.500        0.000                       0                   168  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pll_example  clk_out2_pll_example        4.440        0.000                      0                    3        3.286        0.000                      0                    3  
clk_out1_pll_example  clk_out3_pll_example        0.172        0.000                      0                 2411       23.786        0.000                      0                 2411  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_pll_example  clk_out1_pll_example       31.173        0.000                      0                  976        0.501        0.000                      0                  976  
**async_default**     clk_out1_pll_example  clk_out2_pll_example       11.993        0.000                      0                    3        4.311        0.000                      0                    3  
**async_default**     clk_out1_pll_example  clk_out3_pll_example       10.444        0.000                      0                    3       25.655        0.000                      0                    3  
**async_default**     clk_out1_pll_example  clk_out4_pll_example       10.123        0.000                      0                   48        1.728        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       18.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.783ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/mem_wb0/wb_hi_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.698ns  (logic 4.014ns (19.393%)  route 16.684ns (80.607%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.616 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 f  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 f  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 r  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 r  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 r  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.395    12.631    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I5_O)        0.105    12.736 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0/O
                         net (fo=48, routed)          1.458    14.194    cpu/openmips0/ctrl0/excepttype_i[3]
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.105    14.299 r  cpu/openmips0/ctrl0/stall[4]_INST_0/O
                         net (fo=4, routed)           0.749    15.048    cpu/openmips0/mem_wb0/stall[4]
    SLICE_X42Y113        LUT3 (Prop_lut3_I1_O)        0.105    15.153 r  cpu/openmips0/mem_wb0/wb_wd[4]_i_1/O
                         net (fo=141, routed)         3.685    18.838    cpu/openmips0/mem_wb0/wb_wd[4]_i_1_n_2
    SLICE_X73Y130        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.311    38.616    cpu/openmips0/mem_wb0/clk
    SLICE_X73Y130        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[29]/C
                         clock pessimism             -0.522    38.094    
                         clock uncertainty           -0.121    37.973    
    SLICE_X73Y130        FDRE (Setup_fdre_C_R)       -0.352    37.621    cpu/openmips0/mem_wb0/wb_hi_reg[29]
  -------------------------------------------------------------------
                         required time                         37.621    
                         arrival time                         -18.838    
  -------------------------------------------------------------------
                         slack                                 18.783    

Slack (MET) :             19.012ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/mem_wb0/wb_hi_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.467ns  (logic 4.014ns (19.612%)  route 16.453ns (80.388%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 f  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 f  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 r  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 r  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 r  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.395    12.631    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I5_O)        0.105    12.736 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0/O
                         net (fo=48, routed)          1.458    14.194    cpu/openmips0/ctrl0/excepttype_i[3]
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.105    14.299 r  cpu/openmips0/ctrl0/stall[4]_INST_0/O
                         net (fo=4, routed)           0.749    15.048    cpu/openmips0/mem_wb0/stall[4]
    SLICE_X42Y113        LUT3 (Prop_lut3_I1_O)        0.105    15.153 r  cpu/openmips0/mem_wb0/wb_wd[4]_i_1/O
                         net (fo=141, routed)         3.454    18.607    cpu/openmips0/mem_wb0/wb_wd[4]_i_1_n_2
    SLICE_X72Y129        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.310    38.615    cpu/openmips0/mem_wb0/clk
    SLICE_X72Y129        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[10]/C
                         clock pessimism             -0.522    38.093    
                         clock uncertainty           -0.121    37.972    
    SLICE_X72Y129        FDRE (Setup_fdre_C_R)       -0.352    37.620    cpu/openmips0/mem_wb0/wb_hi_reg[10]
  -------------------------------------------------------------------
                         required time                         37.620    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 19.012    

Slack (MET) :             19.012ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/mem_wb0/wb_hi_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.467ns  (logic 4.014ns (19.612%)  route 16.453ns (80.388%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 f  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 f  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 r  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 r  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 r  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.395    12.631    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I5_O)        0.105    12.736 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0/O
                         net (fo=48, routed)          1.458    14.194    cpu/openmips0/ctrl0/excepttype_i[3]
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.105    14.299 r  cpu/openmips0/ctrl0/stall[4]_INST_0/O
                         net (fo=4, routed)           0.749    15.048    cpu/openmips0/mem_wb0/stall[4]
    SLICE_X42Y113        LUT3 (Prop_lut3_I1_O)        0.105    15.153 r  cpu/openmips0/mem_wb0/wb_wd[4]_i_1/O
                         net (fo=141, routed)         3.454    18.607    cpu/openmips0/mem_wb0/wb_wd[4]_i_1_n_2
    SLICE_X72Y129        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.310    38.615    cpu/openmips0/mem_wb0/clk
    SLICE_X72Y129        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[22]/C
                         clock pessimism             -0.522    38.093    
                         clock uncertainty           -0.121    37.972    
    SLICE_X72Y129        FDRE (Setup_fdre_C_R)       -0.352    37.620    cpu/openmips0/mem_wb0/wb_hi_reg[22]
  -------------------------------------------------------------------
                         required time                         37.620    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 19.012    

Slack (MET) :             19.012ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/mem_wb0/wb_hi_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.467ns  (logic 4.014ns (19.612%)  route 16.453ns (80.388%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 38.615 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 f  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 f  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 r  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 r  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 r  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.395    12.631    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I5_O)        0.105    12.736 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0/O
                         net (fo=48, routed)          1.458    14.194    cpu/openmips0/ctrl0/excepttype_i[3]
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.105    14.299 r  cpu/openmips0/ctrl0/stall[4]_INST_0/O
                         net (fo=4, routed)           0.749    15.048    cpu/openmips0/mem_wb0/stall[4]
    SLICE_X42Y113        LUT3 (Prop_lut3_I1_O)        0.105    15.153 r  cpu/openmips0/mem_wb0/wb_wd[4]_i_1/O
                         net (fo=141, routed)         3.454    18.607    cpu/openmips0/mem_wb0/wb_wd[4]_i_1_n_2
    SLICE_X72Y129        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.310    38.615    cpu/openmips0/mem_wb0/clk
    SLICE_X72Y129        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[9]/C
                         clock pessimism             -0.522    38.093    
                         clock uncertainty           -0.121    37.972    
    SLICE_X72Y129        FDRE (Setup_fdre_C_R)       -0.352    37.620    cpu/openmips0/mem_wb0/wb_hi_reg[9]
  -------------------------------------------------------------------
                         required time                         37.620    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 19.012    

Slack (MET) :             19.067ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/mem_wb0/wb_hi_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.271ns  (logic 4.014ns (19.802%)  route 16.257ns (80.198%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 38.544 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 f  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 f  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 r  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 r  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 r  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.395    12.631    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I5_O)        0.105    12.736 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0/O
                         net (fo=48, routed)          1.458    14.194    cpu/openmips0/ctrl0/excepttype_i[3]
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.105    14.299 r  cpu/openmips0/ctrl0/stall[4]_INST_0/O
                         net (fo=4, routed)           0.749    15.048    cpu/openmips0/mem_wb0/stall[4]
    SLICE_X42Y113        LUT3 (Prop_lut3_I1_O)        0.105    15.153 r  cpu/openmips0/mem_wb0/wb_wd[4]_i_1/O
                         net (fo=141, routed)         3.258    18.411    cpu/openmips0/mem_wb0/wb_wd[4]_i_1_n_2
    SLICE_X70Y127        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.239    38.544    cpu/openmips0/mem_wb0/clk
    SLICE_X70Y127        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[26]/C
                         clock pessimism             -0.522    38.022    
                         clock uncertainty           -0.121    37.901    
    SLICE_X70Y127        FDRE (Setup_fdre_C_R)       -0.423    37.478    cpu/openmips0/mem_wb0/wb_hi_reg[26]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -18.411    
  -------------------------------------------------------------------
                         slack                                 19.067    

Slack (MET) :             19.165ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/ex_mem0/mem_hi_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.170ns  (logic 4.119ns (20.422%)  route 16.051ns (79.578%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=3 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 f  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 f  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.526    12.761    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I3_O)        0.105    12.866 f  cpu/openmips0/mem0/excepttype_o[1]_INST_0/O
                         net (fo=48, routed)          1.186    14.052    cpu/openmips0/ctrl0/excepttype_i[1]
    SLICE_X39Y110        LUT5 (Prop_lut5_I2_O)        0.105    14.157 r  cpu/openmips0/ctrl0/stall[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.343    14.500    cpu/openmips0/ctrl0/stall[3]_INST_0_i_1_n_2
    SLICE_X39Y110        LUT3 (Prop_lut3_I0_O)        0.105    14.605 f  cpu/openmips0/ctrl0/stall[3]_INST_0/O
                         net (fo=224, routed)         0.852    15.457    cpu/openmips0/ex_mem0/mem_wd[4]_i_2_n_2
    SLICE_X40Y113        LUT4 (Prop_lut4_I1_O)        0.105    15.562 r  cpu/openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=219, routed)         2.748    18.310    cpu/openmips0/ex_mem0/mem_wd[4]_i_1_n_2
    SLICE_X66Y128        FDRE                                         r  cpu/openmips0/ex_mem0/mem_hi_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.236    38.541    cpu/openmips0/ex_mem0/clk
    SLICE_X66Y128        FDRE                                         r  cpu/openmips0/ex_mem0/mem_hi_reg[15]/C
                         clock pessimism             -0.522    38.019    
                         clock uncertainty           -0.121    37.898    
    SLICE_X66Y128        FDRE (Setup_fdre_C_R)       -0.423    37.475    cpu/openmips0/ex_mem0/mem_hi_reg[15]
  -------------------------------------------------------------------
                         required time                         37.475    
                         arrival time                         -18.310    
  -------------------------------------------------------------------
                         slack                                 19.165    

Slack (MET) :             19.165ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/ex_mem0/mem_hi_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.170ns  (logic 4.119ns (20.422%)  route 16.051ns (79.578%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=3 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 f  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 f  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.526    12.761    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I3_O)        0.105    12.866 f  cpu/openmips0/mem0/excepttype_o[1]_INST_0/O
                         net (fo=48, routed)          1.186    14.052    cpu/openmips0/ctrl0/excepttype_i[1]
    SLICE_X39Y110        LUT5 (Prop_lut5_I2_O)        0.105    14.157 r  cpu/openmips0/ctrl0/stall[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.343    14.500    cpu/openmips0/ctrl0/stall[3]_INST_0_i_1_n_2
    SLICE_X39Y110        LUT3 (Prop_lut3_I0_O)        0.105    14.605 f  cpu/openmips0/ctrl0/stall[3]_INST_0/O
                         net (fo=224, routed)         0.852    15.457    cpu/openmips0/ex_mem0/mem_wd[4]_i_2_n_2
    SLICE_X40Y113        LUT4 (Prop_lut4_I1_O)        0.105    15.562 r  cpu/openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=219, routed)         2.748    18.310    cpu/openmips0/ex_mem0/mem_wd[4]_i_1_n_2
    SLICE_X66Y128        FDRE                                         r  cpu/openmips0/ex_mem0/mem_hi_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.236    38.541    cpu/openmips0/ex_mem0/clk
    SLICE_X66Y128        FDRE                                         r  cpu/openmips0/ex_mem0/mem_hi_reg[26]/C
                         clock pessimism             -0.522    38.019    
                         clock uncertainty           -0.121    37.898    
    SLICE_X66Y128        FDRE (Setup_fdre_C_R)       -0.423    37.475    cpu/openmips0/ex_mem0/mem_hi_reg[26]
  -------------------------------------------------------------------
                         required time                         37.475    
                         arrival time                         -18.310    
  -------------------------------------------------------------------
                         slack                                 19.165    

Slack (MET) :             19.173ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/ex_mem0/mem_hi_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.165ns  (logic 4.119ns (20.427%)  route 16.046ns (79.573%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=3 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 38.544 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 f  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 f  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.526    12.761    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I3_O)        0.105    12.866 f  cpu/openmips0/mem0/excepttype_o[1]_INST_0/O
                         net (fo=48, routed)          1.186    14.052    cpu/openmips0/ctrl0/excepttype_i[1]
    SLICE_X39Y110        LUT5 (Prop_lut5_I2_O)        0.105    14.157 r  cpu/openmips0/ctrl0/stall[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.343    14.500    cpu/openmips0/ctrl0/stall[3]_INST_0_i_1_n_2
    SLICE_X39Y110        LUT3 (Prop_lut3_I0_O)        0.105    14.605 f  cpu/openmips0/ctrl0/stall[3]_INST_0/O
                         net (fo=224, routed)         0.852    15.457    cpu/openmips0/ex_mem0/mem_wd[4]_i_2_n_2
    SLICE_X40Y113        LUT4 (Prop_lut4_I1_O)        0.105    15.562 r  cpu/openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=219, routed)         2.743    18.305    cpu/openmips0/ex_mem0/mem_wd[4]_i_1_n_2
    SLICE_X66Y130        FDRE                                         r  cpu/openmips0/ex_mem0/mem_hi_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.239    38.544    cpu/openmips0/ex_mem0/clk
    SLICE_X66Y130        FDRE                                         r  cpu/openmips0/ex_mem0/mem_hi_reg[13]/C
                         clock pessimism             -0.522    38.022    
                         clock uncertainty           -0.121    37.901    
    SLICE_X66Y130        FDRE (Setup_fdre_C_R)       -0.423    37.478    cpu/openmips0/ex_mem0/mem_hi_reg[13]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -18.305    
  -------------------------------------------------------------------
                         slack                                 19.173    

Slack (MET) :             19.173ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/ex_mem0/mem_hi_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.165ns  (logic 4.119ns (20.427%)  route 16.046ns (79.573%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=3 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 38.544 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 f  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 f  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.526    12.761    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I3_O)        0.105    12.866 f  cpu/openmips0/mem0/excepttype_o[1]_INST_0/O
                         net (fo=48, routed)          1.186    14.052    cpu/openmips0/ctrl0/excepttype_i[1]
    SLICE_X39Y110        LUT5 (Prop_lut5_I2_O)        0.105    14.157 r  cpu/openmips0/ctrl0/stall[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.343    14.500    cpu/openmips0/ctrl0/stall[3]_INST_0_i_1_n_2
    SLICE_X39Y110        LUT3 (Prop_lut3_I0_O)        0.105    14.605 f  cpu/openmips0/ctrl0/stall[3]_INST_0/O
                         net (fo=224, routed)         0.852    15.457    cpu/openmips0/ex_mem0/mem_wd[4]_i_2_n_2
    SLICE_X40Y113        LUT4 (Prop_lut4_I1_O)        0.105    15.562 r  cpu/openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=219, routed)         2.743    18.305    cpu/openmips0/ex_mem0/mem_wd[4]_i_1_n_2
    SLICE_X66Y130        FDRE                                         r  cpu/openmips0/ex_mem0/mem_hi_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.239    38.544    cpu/openmips0/ex_mem0/clk
    SLICE_X66Y130        FDRE                                         r  cpu/openmips0/ex_mem0/mem_hi_reg[24]/C
                         clock pessimism             -0.522    38.022    
                         clock uncertainty           -0.121    37.901    
    SLICE_X66Y130        FDRE (Setup_fdre_C_R)       -0.423    37.478    cpu/openmips0/ex_mem0/mem_hi_reg[24]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -18.305    
  -------------------------------------------------------------------
                         slack                                 19.173    

Slack (MET) :             19.212ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/mem_wb0/wb_hi_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.194ns  (logic 4.014ns (19.877%)  route 16.180ns (80.123%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 f  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 f  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 r  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           1.169     9.278    mmu/tlbMiss
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.283     9.561 r  mmu/miss_INST_0/O
                         net (fo=34, routed)          0.631    10.191    cpu/mux_for_pc_mem0/mmu_miss
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.105    10.296 r  cpu/mux_for_pc_mem0/mem_miss_INST_0/O
                         net (fo=7, routed)           1.101    11.397    cpu/openmips0/mem0/tlbmiss
    SLICE_X38Y104        LUT5 (Prop_lut5_I1_O)        0.118    11.515 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12/O
                         net (fo=2, routed)           0.457    11.972    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_12_n_2
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.264    12.236 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.395    12.631    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_5_n_2
    SLICE_X37Y104        LUT6 (Prop_lut6_I5_O)        0.105    12.736 f  cpu/openmips0/mem0/excepttype_o[3]_INST_0/O
                         net (fo=48, routed)          1.458    14.194    cpu/openmips0/ctrl0/excepttype_i[3]
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.105    14.299 r  cpu/openmips0/ctrl0/stall[4]_INST_0/O
                         net (fo=4, routed)           0.749    15.048    cpu/openmips0/mem_wb0/stall[4]
    SLICE_X42Y113        LUT3 (Prop_lut3_I1_O)        0.105    15.153 r  cpu/openmips0/mem_wb0/wb_wd[4]_i_1/O
                         net (fo=141, routed)         3.181    18.334    cpu/openmips0/mem_wb0/wb_wd[4]_i_1_n_2
    SLICE_X74Y126        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.308    38.613    cpu/openmips0/mem_wb0/clk
    SLICE_X74Y126        FDRE                                         r  cpu/openmips0/mem_wb0/wb_hi_reg[12]/C
                         clock pessimism             -0.522    38.091    
                         clock uncertainty           -0.121    37.970    
    SLICE_X74Y126        FDRE (Setup_fdre_C_R)       -0.423    37.547    cpu/openmips0/mem_wb0/wb_hi_reg[12]
  -------------------------------------------------------------------
                         required time                         37.547    
                         arrival time                         -18.334    
  -------------------------------------------------------------------
                         slack                                 19.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu/openmips0/cp0_reg0/timer_int_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/if_id0/id_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.145%)  route 0.284ns (66.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.557    -0.502    cpu/openmips0/cp0_reg0/clk
    SLICE_X55Y109        FDRE                                         r  cpu/openmips0/cp0_reg0/timer_int_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  cpu/openmips0/cp0_reg0/timer_int_o_reg/Q
                         net (fo=2, routed)           0.284    -0.077    cpu/openmips0/if_id0/if_int[5]
    SLICE_X43Y112        FDRE                                         r  cpu/openmips0/if_id0/id_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.827    -0.271    cpu/openmips0/if_id0/clk
    SLICE_X43Y112        FDRE                                         r  cpu/openmips0/if_id0/id_int_reg[5]/C
                         clock pessimism              0.035    -0.236    
    SLICE_X43Y112        FDRE (Hold_fdre_C_D)         0.070    -0.166    cpu/openmips0/if_id0/id_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/cp0_reg0/ebase_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.544%)  route 0.336ns (70.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.552    -0.507    cpu/openmips0/mem_wb0/clk
    SLICE_X55Y117        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  cpu/openmips0/mem_wb0/wb_cp0_wdata_reg[17]/Q
                         net (fo=22, routed)          0.336    -0.030    cpu/openmips0/cp0_reg0/wdata_i[17]
    SLICE_X45Y115        FDRE                                         r  cpu/openmips0/cp0_reg0/ebase_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.826    -0.273    cpu/openmips0/cp0_reg0/clk
    SLICE_X45Y115        FDRE                                         r  cpu/openmips0/cp0_reg0/ebase_o_reg[17]/C
                         clock pessimism              0.035    -0.238    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.066    -0.172    cpu/openmips0/cp0_reg0/ebase_o_reg[17]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 cpu/openmips0/pc_reg0/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/if_id0/id_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.257%)  route 0.134ns (48.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.562    -0.497    cpu/openmips0/pc_reg0/clk
    SLICE_X39Y105        FDRE                                         r  cpu/openmips0/pc_reg0/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  cpu/openmips0/pc_reg0/pc_reg[4]/Q
                         net (fo=3, routed)           0.134    -0.222    cpu/openmips0/if_id0/if_pc[4]
    SLICE_X36Y105        FDRE                                         r  cpu/openmips0/if_id0/id_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.835    -0.264    cpu/openmips0/if_id0/clk
    SLICE_X36Y105        FDRE                                         r  cpu/openmips0/if_id0/id_pc_reg[4]/C
                         clock pessimism             -0.194    -0.458    
    SLICE_X36Y105        FDRE (Hold_fdre_C_D)         0.075    -0.383    cpu/openmips0/if_id0/id_pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cpu/openmips0/id_ex0/ex_pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/ex_mem0/mem_pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.084%)  route 0.057ns (30.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.561    -0.498    cpu/openmips0/id_ex0/clk
    SLICE_X43Y108        FDRE                                         r  cpu/openmips0/id_ex0/ex_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  cpu/openmips0/id_ex0/ex_pc_reg[26]/Q
                         net (fo=1, routed)           0.057    -0.313    cpu/openmips0/ex_mem0/ex_pc[26]
    SLICE_X42Y108        FDRE                                         r  cpu/openmips0/ex_mem0/mem_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.268    cpu/openmips0/ex_mem0/clk
    SLICE_X42Y108        FDRE                                         r  cpu/openmips0/ex_mem0/mem_pc_reg[26]/C
                         clock pessimism             -0.217    -0.485    
    SLICE_X42Y108        FDRE (Hold_fdre_C_D)         0.010    -0.475    cpu/openmips0/ex_mem0/mem_pc_reg[26]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cpu/openmips0/pc_reg0/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/if_id0/id_pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.571%)  route 0.132ns (48.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.561    -0.498    cpu/openmips0/pc_reg0/clk
    SLICE_X39Y107        FDRE                                         r  cpu/openmips0/pc_reg0/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  cpu/openmips0/pc_reg0/pc_reg[5]/Q
                         net (fo=3, routed)           0.132    -0.225    cpu/openmips0/if_id0/if_pc[5]
    SLICE_X37Y107        FDRE                                         r  cpu/openmips0/if_id0/id_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.834    -0.265    cpu/openmips0/if_id0/clk
    SLICE_X37Y107        FDRE                                         r  cpu/openmips0/if_id0/id_pc_reg[5]/C
                         clock pessimism             -0.194    -0.459    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.072    -0.387    cpu/openmips0/if_id0/id_pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_controller/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_controller/ext_uart_t/FSM_onehot_TxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.836%)  route 0.099ns (41.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    uart_controller/ext_uart_t/clk
    SLICE_X28Y108        FDRE                                         r  uart_controller/ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  uart_controller/ext_uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=29, routed)          0.099    -0.255    uart_controller/ext_uart_t/FSM_onehot_TxD_state_reg_n_2_[0]
    SLICE_X28Y108        FDRE                                         r  uart_controller/ext_uart_t/FSM_onehot_TxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.835    -0.264    uart_controller/ext_uart_t/clk
    SLICE_X28Y108        FDRE                                         r  uart_controller/ext_uart_t/FSM_onehot_TxD_state_reg[1]/C
                         clock pessimism             -0.230    -0.494    
    SLICE_X28Y108        FDRE (Hold_fdre_C_D)         0.075    -0.419    uart_controller/ext_uart_t/FSM_onehot_TxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_controller/ext_uart_r/OversamplingCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_controller/ext_uart_r/FSM_onehot_RxD_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.741%)  route 0.085ns (31.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.566    -0.493    uart_controller/ext_uart_r/clk
    SLICE_X28Y104        FDRE                                         r  uart_controller/ext_uart_r/OversamplingCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  uart_controller/ext_uart_r/OversamplingCnt_reg[0]/Q
                         net (fo=6, routed)           0.085    -0.268    uart_controller/ext_uart_r/OversamplingCnt_reg_n_2_[0]
    SLICE_X29Y104        LUT5 (Prop_lut5_I3_O)        0.045    -0.223 r  uart_controller/ext_uart_r/FSM_onehot_RxD_state[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    uart_controller/ext_uart_r/FSM_onehot_RxD_state[9]_i_1_n_2
    SLICE_X29Y104        FDRE                                         r  uart_controller/ext_uart_r/FSM_onehot_RxD_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.836    -0.263    uart_controller/ext_uart_r/clk
    SLICE_X29Y104        FDRE                                         r  uart_controller/ext_uart_r/FSM_onehot_RxD_state_reg[9]/C
                         clock pessimism             -0.217    -0.480    
    SLICE_X29Y104        FDRE (Hold_fdre_C_D)         0.092    -0.388    uart_controller/ext_uart_r/FSM_onehot_RxD_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu/openmips0/mem_wb0/wb_lo_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/hilo_reg0/lo_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.552    -0.507    cpu/openmips0/mem_wb0/clk
    SLICE_X59Y119        FDRE                                         r  cpu/openmips0/mem_wb0/wb_lo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  cpu/openmips0/mem_wb0/wb_lo_reg[27]/Q
                         net (fo=2, routed)           0.108    -0.258    cpu/openmips0/hilo_reg0/lo_i[27]
    SLICE_X59Y120        FDRE                                         r  cpu/openmips0/hilo_reg0/lo_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.820    -0.279    cpu/openmips0/hilo_reg0/clk
    SLICE_X59Y120        FDRE                                         r  cpu/openmips0/hilo_reg0/lo_o_reg[27]/C
                         clock pessimism             -0.215    -0.494    
    SLICE_X59Y120        FDRE (Hold_fdre_C_D)         0.070    -0.424    cpu/openmips0/hilo_reg0/lo_o_reg[27]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cpu/openmips0/mem_wb0/wb_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/regfile0/regs_reg[30][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.165%)  route 0.110ns (43.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.553    -0.506    cpu/openmips0/mem_wb0/clk
    SLICE_X40Y129        FDRE                                         r  cpu/openmips0/mem_wb0/wb_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  cpu/openmips0/mem_wb0/wb_wdata_reg[25]/Q
                         net (fo=33, routed)          0.110    -0.255    cpu/openmips0/regfile0/wdata[25]
    SLICE_X39Y129        FDRE                                         r  cpu/openmips0/regfile0/regs_reg[30][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.823    -0.276    cpu/openmips0/regfile0/clk
    SLICE_X39Y129        FDRE                                         r  cpu/openmips0/regfile0/regs_reg[30][25]/C
                         clock pessimism             -0.216    -0.492    
    SLICE_X39Y129        FDRE (Hold_fdre_C_D)         0.070    -0.422    cpu/openmips0/regfile0/regs_reg[30][25]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cpu/openmips0/id_ex0/ex_pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/openmips0/ex_mem0/mem_pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.558    -0.501    cpu/openmips0/id_ex0/clk
    SLICE_X41Y114        FDRE                                         r  cpu/openmips0/id_ex0/ex_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  cpu/openmips0/id_ex0/ex_pc_reg[27]/Q
                         net (fo=1, routed)           0.111    -0.249    cpu/openmips0/ex_mem0/ex_pc[27]
    SLICE_X40Y113        FDRE                                         r  cpu/openmips0/ex_mem0/mem_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.829    -0.270    cpu/openmips0/ex_mem0/clk
    SLICE_X40Y113        FDRE                                         r  cpu/openmips0/ex_mem0/mem_pc_reg[27]/C
                         clock pessimism             -0.216    -0.486    
    SLICE_X40Y113        FDRE (Hold_fdre_C_D)         0.070    -0.416    cpu/openmips0/ex_mem0/mem_pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17  clock_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X49Y110   cpu/openmips0/cp0_reg0/badaddr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X48Y105   cpu/openmips0/cp0_reg0/badaddr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X48Y105   cpu/openmips0/cp0_reg0/badaddr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X49Y107   cpu/openmips0/cp0_reg0/badaddr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X48Y108   cpu/openmips0/cp0_reg0/badaddr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X47Y108   cpu/openmips0/cp0_reg0/badaddr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X49Y107   cpu/openmips0/cp0_reg0/badaddr_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X48Y109   cpu/openmips0/cp0_reg0/badaddr_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y120   cpu/openmips0/ex_mem0/mem_lo_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y120   cpu/openmips0/ex_mem0/mem_lo_reg[27]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X58Y120   cpu/openmips0/ex_mem0/mem_lo_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X59Y120   cpu/openmips0/hilo_reg0/lo_o_reg[27]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y120   cpu/openmips0/div0/divtemp_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y129   cpu/openmips0/div0/temp2_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y129   cpu/openmips0/div0/temp2_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y129   cpu/openmips0/div0/temp2_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y129   cpu/openmips0/div0/temp2_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X47Y120   cpu/openmips0/id_ex0/ex_aluop_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X51Y116   cpu/openmips0/ex_mem0/mem_cp0_wdata_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y116   cpu/openmips0/ex_mem0/mem_cp0_wdata_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X55Y114   cpu/openmips0/ex_mem0/mem_cp0_wdata_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X67Y128   cpu/openmips0/ex_mem0/mem_hi_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X66Y128   cpu/openmips0/ex_mem0/mem_hi_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X66Y128   cpu/openmips0/ex_mem0/mem_hi_reg[26]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X67Y128   cpu/openmips0/ex_mem0/mem_hi_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X67Y128   cpu/openmips0/ex_mem0/mem_hi_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X57Y111   cpu/openmips0/cp0_reg0/entrylo1_o_reg[26]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y126   cpu/openmips0/ex_mem0/mem_wdata_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       18.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.451ns  (required time - arrival time)
  Source:                 sram_controller/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Destination:            sram_controller/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll_example rise@37.738ns - clk_out2_pll_example rise@17.738ns)
  Data Path Delay:        1.521ns  (logic 0.630ns (41.419%)  route 0.891ns (58.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 36.316 - 37.738 ) 
    Source Clock Delay      (SCD):    -1.839ns = ( 15.899 - 17.738 ) 
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    19.203 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    20.283    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    12.722 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    14.434    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    14.515 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.384    15.899    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.398    16.297 r  sram_controller/state_reg[2]/Q
                         net (fo=7, routed)           0.891    17.188    sram_controller/state_reg_n_2_[2]
    SLICE_X34Y97         LUT5 (Prop_lut5_I2_O)        0.232    17.420 r  sram_controller/state[1]_i_1/O
                         net (fo=1, routed)           0.000    17.420    sram_controller/state[1]_i_1_n_2
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    39.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    40.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    33.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    34.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    35.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.273    36.316    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/C
                         clock pessimism             -0.417    35.899    
                         clock uncertainty           -0.100    35.799    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.072    35.871    sram_controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         35.871    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                 18.451    

Slack (MET) :             18.465ns  (required time - arrival time)
  Source:                 sram_controller/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Destination:            sram_controller/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll_example rise@37.738ns - clk_out2_pll_example rise@17.738ns)
  Data Path Delay:        1.541ns  (logic 0.650ns (42.179%)  route 0.891ns (57.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 36.316 - 37.738 ) 
    Source Clock Delay      (SCD):    -1.839ns = ( 15.899 - 17.738 ) 
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    19.203 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    20.283    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    12.722 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    14.434    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    14.515 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.384    15.899    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.398    16.297 f  sram_controller/state_reg[2]/Q
                         net (fo=7, routed)           0.891    17.188    sram_controller/state_reg_n_2_[2]
    SLICE_X34Y97         LUT4 (Prop_lut4_I2_O)        0.252    17.440 r  sram_controller/state[2]_i_1/O
                         net (fo=1, routed)           0.000    17.440    sram_controller/state[2]_i_1_n_2
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    39.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    40.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    33.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    34.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    35.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.273    36.316    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
                         clock pessimism             -0.417    35.899    
                         clock uncertainty           -0.100    35.799    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.106    35.905    sram_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         35.905    
                         arrival time                         -17.440    
  -------------------------------------------------------------------
                         slack                                 18.465    

Slack (MET) :             18.716ns  (required time - arrival time)
  Source:                 sram_controller/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Destination:            sram_controller/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll_example rise@37.738ns - clk_out2_pll_example rise@17.738ns)
  Data Path Delay:        1.173ns  (logic 0.630ns (53.699%)  route 0.543ns (46.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 36.317 - 37.738 ) 
    Source Clock Delay      (SCD):    -1.839ns = ( 15.899 - 17.738 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    19.203 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    20.283    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    12.722 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    14.434    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    14.515 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.384    15.899    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.398    16.297 r  sram_controller/state_reg[2]/Q
                         net (fo=7, routed)           0.543    16.840    sram_controller/state_reg_n_2_[2]
    SLICE_X33Y97         LUT5 (Prop_lut5_I3_O)        0.232    17.072 r  sram_controller/state[0]_i_1/O
                         net (fo=1, routed)           0.000    17.072    sram_controller/state[0]_i_1_n_2
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    39.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    40.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    33.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    34.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    35.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.274    36.317    sram_controller/clk2x
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/C
                         clock pessimism             -0.461    35.856    
                         clock uncertainty           -0.100    35.756    
    SLICE_X33Y97         FDCE (Setup_fdce_C_D)        0.032    35.788    sram_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         35.788    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                 18.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sram_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Destination:            sram_controller/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@17.738ns - clk_out2_pll_example rise@17.738ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.131%)  route 0.175ns (45.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 17.481 - 17.738 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 17.250 - 17.738 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    18.039 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    18.479    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.504    15.976 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.677    16.653    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    16.679 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.571    17.250    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    17.414 r  sram_controller/state_reg[1]/Q
                         net (fo=9, routed)           0.175    17.589    sram_controller/state_reg_n_2_[1]
    SLICE_X34Y97         LUT4 (Prop_lut4_I0_O)        0.043    17.632 r  sram_controller/state[2]_i_1/O
                         net (fo=1, routed)           0.000    17.632    sram_controller/state[2]_i_1_n_2
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    18.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    18.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    15.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    16.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    16.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.842    17.481    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
                         clock pessimism             -0.231    17.250    
    SLICE_X34Y97         FDCE (Hold_fdce_C_D)         0.131    17.381    sram_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.381    
                         arrival time                          17.632    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sram_controller/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Destination:            sram_controller/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@17.738ns - clk_out2_pll_example rise@17.738ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.370%)  route 0.175ns (45.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 17.481 - 17.738 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 17.250 - 17.738 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    18.039 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    18.479    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.504    15.976 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.677    16.653    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    16.679 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.571    17.250    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164    17.414 r  sram_controller/state_reg[1]/Q
                         net (fo=9, routed)           0.175    17.589    sram_controller/state_reg_n_2_[1]
    SLICE_X34Y97         LUT5 (Prop_lut5_I4_O)        0.045    17.634 r  sram_controller/state[1]_i_1/O
                         net (fo=1, routed)           0.000    17.634    sram_controller/state[1]_i_1_n_2
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    18.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    18.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    15.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    16.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    16.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.842    17.481    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/C
                         clock pessimism             -0.231    17.250    
    SLICE_X34Y97         FDCE (Hold_fdce_C_D)         0.120    17.370    sram_controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.370    
                         arrival time                          17.634    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 sram_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Destination:            sram_controller/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@17.738ns - clk_out2_pll_example rise@17.738ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.049%)  route 0.256ns (57.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns = ( 17.482 - 17.738 ) 
    Source Clock Delay      (SCD):    -0.487ns = ( 17.251 - 17.738 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    18.039 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    18.479    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.504    15.976 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.677    16.653    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    16.679 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.572    17.251    sram_controller/clk2x
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141    17.392 r  sram_controller/state_reg[0]/Q
                         net (fo=33, routed)          0.256    17.648    sram_controller/state_reg_n_2_[0]
    SLICE_X33Y97         LUT5 (Prop_lut5_I2_O)        0.045    17.693 r  sram_controller/state[0]_i_1/O
                         net (fo=1, routed)           0.000    17.693    sram_controller/state[0]_i_1_n_2
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    18.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    18.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    15.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    16.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    16.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.843    17.482    sram_controller/clk2x
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/C
                         clock pessimism             -0.231    17.251    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.092    17.343    sram_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.343    
                         arrival time                          17.693    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_example
Waveform(ns):       { 17.738 27.738 }
Period(ns):         20.000
Sources:            { clock_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19  clock_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X33Y97    sram_controller/state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X34Y97    sram_controller/state_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X34Y97    sram_controller/state_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X33Y97    sram_controller/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X33Y97    sram_controller/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X34Y97    sram_controller/state_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X34Y97    sram_controller/state_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X34Y97    sram_controller/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X34Y97    sram_controller/state_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X33Y97    sram_controller/state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X34Y97    sram_controller/state_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X34Y97    sram_controller/state_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X34Y97    sram_controller/state_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X34Y97    sram_controller/state_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X33Y97    sram_controller/state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll_example
  To Clock:  clk_out3_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       38.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.458ns  (required time - arrival time)
  Source:                 flash_controler/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@56.667ns - clk_out3_pll_example rise@16.667ns)
  Data Path Delay:        1.406ns  (logic 0.538ns (38.255%)  route 0.868ns (61.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 55.246 - 56.667 ) 
    Source Clock Delay      (SCD):    -1.837ns = ( 14.829 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    18.131 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    19.212    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.561    11.651 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    13.362    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.443 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.386    14.829    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.433    15.262 r  flash_controler/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.725    15.988    flash_controler/state[1]
    SLICE_X31Y96         LUT4 (Prop_lut4_I2_O)        0.105    16.093 r  flash_controler/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.143    16.236    flash_controler/FSM_sequential_state[0]_i_1_n_2
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     56.667    56.667 r  
    D18                                               0.000    56.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    56.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    58.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    59.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    52.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    53.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    53.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.274    55.246    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.416    54.829    
                         clock uncertainty           -0.121    54.708    
    SLICE_X30Y96         FDCE (Setup_fdce_C_D)       -0.015    54.693    flash_controler/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         54.693    
                         arrival time                         -16.236    
  -------------------------------------------------------------------
                         slack                                 38.458    

Slack (MET) :             38.741ns  (required time - arrival time)
  Source:                 flash_controler/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@56.667ns - clk_out3_pll_example rise@16.667ns)
  Data Path Delay:        1.212ns  (logic 0.538ns (44.406%)  route 0.674ns (55.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 55.246 - 56.667 ) 
    Source Clock Delay      (SCD):    -1.837ns = ( 14.829 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    18.131 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    19.212    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.561    11.651 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    13.362    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.443 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.386    14.829    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.433    15.262 r  flash_controler/FSM_sequential_state_reg[2]/Q
                         net (fo=36, routed)          0.674    15.936    flash_controler/state[2]
    SLICE_X30Y96         LUT3 (Prop_lut3_I2_O)        0.105    16.041 r  flash_controler/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    16.041    flash_controler/FSM_sequential_state[2]_i_1_n_2
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     56.667    56.667 r  
    D18                                               0.000    56.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    56.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    58.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    59.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    52.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    53.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    53.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.274    55.246    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.416    54.829    
                         clock uncertainty           -0.121    54.708    
    SLICE_X30Y96         FDCE (Setup_fdce_C_D)        0.074    54.782    flash_controler/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         54.782    
                         arrival time                         -16.041    
  -------------------------------------------------------------------
                         slack                                 38.741    

Slack (MET) :             38.756ns  (required time - arrival time)
  Source:                 flash_controler/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_pll_example rise@56.667ns - clk_out3_pll_example rise@16.667ns)
  Data Path Delay:        1.197ns  (logic 0.538ns (44.962%)  route 0.659ns (55.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 55.246 - 56.667 ) 
    Source Clock Delay      (SCD):    -1.837ns = ( 14.829 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    18.131 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080    19.212    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.561    11.651 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    13.362    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.443 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.386    14.829    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.433    15.262 r  flash_controler/FSM_sequential_state_reg[2]/Q
                         net (fo=36, routed)          0.659    15.921    flash_controler/state[2]
    SLICE_X30Y96         LUT3 (Prop_lut3_I2_O)        0.105    16.026 r  flash_controler/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    16.026    flash_controler/FSM_sequential_state[1]_i_1_n_2
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     56.667    56.667 r  
    D18                                               0.000    56.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    56.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    58.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    59.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    52.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    53.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    53.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.274    55.246    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.416    54.829    
                         clock uncertainty           -0.121    54.708    
    SLICE_X30Y96         FDCE (Setup_fdce_C_D)        0.074    54.782    flash_controler/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         54.782    
                         arrival time                         -16.026    
  -------------------------------------------------------------------
                         slack                                 38.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 flash_controler/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@16.667ns - clk_out3_pll_example rise@16.667ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.520%)  route 0.222ns (51.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 16.410 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 16.178 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    16.968 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.408    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.504    14.904 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.677    15.582    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    15.608 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.571    16.178    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164    16.342 r  flash_controler/FSM_sequential_state_reg[1]/Q
                         net (fo=36, routed)          0.222    16.564    flash_controler/state[1]
    SLICE_X30Y96         LUT3 (Prop_lut3_I1_O)        0.045    16.609 r  flash_controler/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    16.609    flash_controler/FSM_sequential_state[2]_i_1_n_2
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.842    16.410    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.231    16.178    
    SLICE_X30Y96         FDCE (Hold_fdce_C_D)         0.121    16.299    flash_controler/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                        -16.299    
                         arrival time                          16.609    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 flash_controler/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@16.667ns - clk_out3_pll_example rise@16.667ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.281%)  route 0.253ns (54.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 16.410 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 16.178 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    16.968 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.408    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.504    14.904 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.677    15.582    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    15.608 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.571    16.178    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164    16.342 r  flash_controler/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.253    16.595    flash_controler/state[0]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.045    16.640 r  flash_controler/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    16.640    flash_controler/FSM_sequential_state[1]_i_1_n_2
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.842    16.410    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.231    16.178    
    SLICE_X30Y96         FDCE (Hold_fdce_C_D)         0.121    16.299    flash_controler/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.299    
                         arrival time                          16.640    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 flash_controler/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll_example rise@16.667ns - clk_out3_pll_example rise@16.667ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.751%)  route 0.280ns (57.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 16.410 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.488ns = ( 16.178 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    16.968 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.408    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.504    14.904 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.677    15.582    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    15.608 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.571    16.178    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164    16.342 r  flash_controler/FSM_sequential_state_reg[2]/Q
                         net (fo=36, routed)          0.226    16.568    flash_controler/state[2]
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.045    16.613 r  flash_controler/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.054    16.667    flash_controler/FSM_sequential_state[0]_i_1_n_2
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.842    16.410    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.231    16.178    
    SLICE_X30Y96         FDCE (Hold_fdce_C_D)         0.059    16.237    flash_controler/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -16.237    
                         arrival time                          16.667    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll_example
Waveform(ns):       { 16.667 36.667 }
Period(ns):         40.000
Sources:            { clock_gen/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X3Y16    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X3Y17    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y15    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X3Y18    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y16    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y16    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y17    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y26    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y27    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y17    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y96    flash_controler/FSM_sequential_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_pll_example
  To Clock:  clk_out4_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        2.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        16.425ns  (logic 3.758ns (22.880%)  route 12.667ns (77.120%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[11]
                         net (fo=108, routed)        12.083    14.645    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y14         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.306    18.612    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.090    
                         clock uncertainty           -0.100    17.990    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    17.500    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        16.132ns  (logic 3.758ns (23.295%)  route 12.374ns (76.705%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[11]
                         net (fo=108, routed)        11.790    14.352    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.304    18.610    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.088    
                         clock uncertainty           -0.100    17.988    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    17.498    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        15.839ns  (logic 3.758ns (23.726%)  route 12.081ns (76.274%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 18.616 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[11]
                         net (fo=108, routed)        11.497    14.059    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y16         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.310    18.616    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.094    
                         clock uncertainty           -0.100    17.994    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    17.504    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.504    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 3.758ns (24.173%)  route 11.788ns (75.827%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[11]
                         net (fo=108, routed)        11.204    13.766    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y17         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.314    18.620    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.098    
                         clock uncertainty           -0.100    17.998    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    17.508    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.508    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        15.479ns  (logic 3.758ns (24.279%)  route 11.721ns (75.721%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[3]
                         net (fo=108, routed)        11.137    13.698    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y14         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.306    18.612    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.090    
                         clock uncertainty           -0.100    17.990    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    17.500    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 3.758ns (24.325%)  route 11.691ns (75.675%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[7]
                         net (fo=108, routed)        11.107    13.668    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y14         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.306    18.612    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.090    
                         clock uncertainty           -0.100    17.990    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    17.500    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        15.253ns  (logic 3.758ns (24.638%)  route 11.495ns (75.362%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 18.623 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[11]
                         net (fo=108, routed)        10.911    13.473    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y18         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.317    18.623    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.101    
                         clock uncertainty           -0.100    18.001    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    17.511    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.511    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        15.186ns  (logic 3.758ns (24.747%)  route 11.428ns (75.253%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[3]
                         net (fo=108, routed)        10.844    13.405    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.304    18.610    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.088    
                         clock uncertainty           -0.100    17.988    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.490    17.498    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        15.156ns  (logic 3.758ns (24.796%)  route 11.398ns (75.204%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[7]
                         net (fo=108, routed)        10.814    13.375    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.304    18.610    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.088    
                         clock uncertainty           -0.100    17.988    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.490    17.498    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.498    
                         arrival time                         -13.375    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 vga800x600at75/vdata_ahead_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        14.960ns  (logic 3.758ns (25.120%)  route 11.202ns (74.880%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.443    -1.780    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.398    -1.382 r  vga800x600at75/vdata_ahead_reg[3]/Q
                         net (fo=3, routed)           0.584    -0.799    vga800x600at75/vdata_ahead_reg_n_2_[3]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.360     2.561 r  vga800x600at75/pixelAddr/P[11]
                         net (fo=108, routed)        10.618    13.180    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y19         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.318    18.624    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.521    18.102    
                         clock uncertainty           -0.100    18.002    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490    17.512    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.512    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  4.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.796%)  route 0.182ns (46.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.552    -0.507    vga800x600at75/clk_vga
    SLICE_X54Y76         FDCE                                         r  vga800x600at75/hdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDCE (Prop_fdce_C_Q)         0.164    -0.343 f  vga800x600at75/hdata_reg[0]/Q
                         net (fo=11, routed)          0.182    -0.161    vga800x600at75/hdata_reg_n_2_[0]
    SLICE_X54Y76         LUT1 (Prop_lut1_I0_O)        0.048    -0.113 r  vga800x600at75/hdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    vga800x600at75/hdata[0]
    SLICE_X54Y76         FDCE                                         r  vga800x600at75/hdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.819    -0.280    vga800x600at75/clk_vga
    SLICE_X54Y76         FDCE                                         r  vga800x600at75/hdata_reg[0]/C
                         clock pessimism             -0.227    -0.507    
    SLICE_X54Y76         FDCE (Hold_fdce_C_D)         0.133    -0.374    vga800x600at75/hdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_ahead_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.013%)  route 0.179ns (48.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.593    -0.466    vga800x600at75/clk_vga
    SLICE_X77Y65         FDPE                                         r  vga800x600at75/hdata_ahead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y65         FDPE (Prop_fdpe_C_Q)         0.141    -0.325 f  vga800x600at75/hdata_ahead_reg[0]/Q
                         net (fo=4, routed)           0.179    -0.147    vga800x600at75/hdata_ahead_reg_n_2_[0]
    SLICE_X77Y65         LUT1 (Prop_lut1_I0_O)        0.045    -0.102 r  vga800x600at75/hdata_ahead[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    vga800x600at75/hdata_ahead[0]
    SLICE_X77Y65         FDPE                                         r  vga800x600at75/hdata_ahead_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.864    -0.235    vga800x600at75/clk_vga
    SLICE_X77Y65         FDPE                                         r  vga800x600at75/hdata_ahead_reg[0]/C
                         clock pessimism             -0.231    -0.466    
    SLICE_X77Y65         FDPE (Hold_fdpe_C_D)         0.091    -0.375    vga800x600at75/hdata_ahead_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_ahead_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_ahead_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.952%)  route 0.186ns (47.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.592    -0.467    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.303 f  vga800x600at75/vdata_ahead_reg[0]/Q
                         net (fo=4, routed)           0.186    -0.118    vga800x600at75/vdata_ahead_reg_n_2_[0]
    SLICE_X74Y66         LUT2 (Prop_lut2_I1_O)        0.045    -0.073 r  vga800x600at75/vdata_ahead[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    vga800x600at75/vdata_ahead[0]_i_1_n_2
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.863    -0.236    vga800x600at75/clk_vga
    SLICE_X74Y66         FDCE                                         r  vga800x600at75/vdata_ahead_reg[0]/C
                         clock pessimism             -0.231    -0.467    
    SLICE_X74Y66         FDCE (Hold_fdce_C_D)         0.120    -0.347    vga800x600at75/vdata_ahead_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.631%)  route 0.240ns (56.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.557    -0.502    vga800x600at75/clk_vga
    SLICE_X57Y69         FDCE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.361 f  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.240    -0.121    vga800x600at75/vdata_reg_n_2_[0]
    SLICE_X57Y69         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  vga800x600at75/vdata[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    vga800x600at75/vdata[0]_i_1_n_2
    SLICE_X57Y69         FDCE                                         r  vga800x600at75/vdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.825    -0.274    vga800x600at75/clk_vga
    SLICE_X57Y69         FDCE                                         r  vga800x600at75/vdata_reg[0]/C
                         clock pessimism             -0.228    -0.502    
    SLICE_X57Y69         FDCE (Hold_fdce_C_D)         0.092    -0.410    vga800x600at75/vdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_24_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.596%)  route 0.306ns (59.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.558    -0.501    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/clkb
    SLICE_X62Y77         FDCE                                         r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_24_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.337 f  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_24_cooolDelFlop/Q
                         net (fo=1, routed)           0.162    -0.175    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_13
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.143     0.014    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_14
    RAMB36_X1Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.862    -0.236    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.215    -0.452    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.356    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_13_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.712%)  route 0.430ns (67.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.590    -0.469    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/clkb
    SLICE_X78Y77         FDCE                                         r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_13_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.305 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_13_cooolDelFlop/Q
                         net (fo=5, routed)           0.176    -0.129    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_7
    SLICE_X78Y77         LUT3 (Prop_lut3_I1_O)        0.045    -0.084 f  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_14/O
                         net (fo=1, routed)           0.254     0.170    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.897    -0.201    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.194    -0.396    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.300    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_ahead_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.275ns (44.560%)  route 0.342ns (55.440%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.592    -0.467    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.339 r  vga800x600at75/hdata_ahead_reg[6]/Q
                         net (fo=3, routed)           0.141    -0.198    vga800x600at75/hdata_ahead_reg_n_2_[6]
    SLICE_X78Y66         LUT6 (Prop_lut6_I4_O)        0.099    -0.099 f  vga800x600at75/hdata_ahead[11]_i_2/O
                         net (fo=23, routed)          0.201     0.102    vga800x600at75/vdata_ahead
    SLICE_X77Y66         LUT2 (Prop_lut2_I0_O)        0.048     0.150 r  vga800x600at75/hdata_ahead[6]_i_1/O
                         net (fo=1, routed)           0.000     0.150    vga800x600at75/hdata_ahead[6]
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.863    -0.236    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[6]/C
                         clock pessimism             -0.231    -0.467    
    SLICE_X77Y66         FDCE (Hold_fdce_C_D)         0.107    -0.360    vga800x600at75/hdata_ahead_reg[6]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_ahead_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.276ns (44.578%)  route 0.343ns (55.422%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.592    -0.467    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y66         FDCE (Prop_fdce_C_Q)         0.128    -0.339 r  vga800x600at75/hdata_ahead_reg[6]/Q
                         net (fo=3, routed)           0.141    -0.198    vga800x600at75/hdata_ahead_reg_n_2_[6]
    SLICE_X78Y66         LUT6 (Prop_lut6_I4_O)        0.099    -0.099 f  vga800x600at75/hdata_ahead[11]_i_2/O
                         net (fo=23, routed)          0.202     0.103    vga800x600at75/vdata_ahead
    SLICE_X77Y66         LUT2 (Prop_lut2_I0_O)        0.049     0.152 r  vga800x600at75/hdata_ahead[8]_i_1/O
                         net (fo=1, routed)           0.000     0.152    vga800x600at75/hdata_ahead[8]
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.863    -0.236    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[8]/C
                         clock pessimism             -0.231    -0.467    
    SLICE_X77Y66         FDCE (Hold_fdce_C_D)         0.107    -0.360    vga800x600at75/hdata_ahead_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.271ns (43.754%)  route 0.348ns (56.246%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.555    -0.504    vga800x600at75/clk_vga
    SLICE_X57Y71         FDCE                                         r  vga800x600at75/vdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.128    -0.376 f  vga800x600at75/vdata_reg[9]/Q
                         net (fo=4, routed)           0.110    -0.267    vga800x600at75/vdata_reg_n_2_[9]
    SLICE_X57Y71         LUT6 (Prop_lut6_I2_O)        0.098    -0.169 f  vga800x600at75/vdata[11]_i_6/O
                         net (fo=11, routed)          0.239     0.070    vga800x600at75/vdata[11]_i_6_n_2
    SLICE_X57Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.115 r  vga800x600at75/vdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.115    vga800x600at75/vdata[9]_i_1_n_2
    SLICE_X57Y71         FDCE                                         r  vga800x600at75/vdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.823    -0.276    vga800x600at75/clk_vga
    SLICE_X57Y71         FDCE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism             -0.228    -0.504    
    SLICE_X57Y71         FDCE (Hold_fdce_C_D)         0.107    -0.397    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_ahead_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_ahead_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out4_pll_example rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.383ns (59.755%)  route 0.258ns (40.245%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.591    -0.468    vga800x600at75/clk_vga
    SLICE_X74Y67         FDCE                                         r  vga800x600at75/vdata_ahead_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.304 r  vga800x600at75/vdata_ahead_reg[11]/Q
                         net (fo=3, routed)           0.112    -0.192    vga800x600at75/vdata_ahead_reg_n_2_[11]
    SLICE_X75Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.081 r  vga800x600at75/vdata_ahead_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.146     0.065    vga800x600at75/vdata_ahead_reg[11]_i_3_n_7
    SLICE_X74Y67         LUT2 (Prop_lut2_I0_O)        0.108     0.173 r  vga800x600at75/vdata_ahead[11]_i_2/O
                         net (fo=1, routed)           0.000     0.173    vga800x600at75/vdata_ahead[11]_i_2_n_2
    SLICE_X74Y67         FDCE                                         r  vga800x600at75/vdata_ahead_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.862    -0.237    vga800x600at75/clk_vga
    SLICE_X74Y67         FDCE                                         r  vga800x600at75/vdata_ahead_reg[11]/C
                         clock pessimism             -0.231    -0.468    
    SLICE_X74Y67         FDCE (Hold_fdce_C_D)         0.121    -0.347    vga800x600at75/vdata_ahead_reg[11]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.520    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X3Y16    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X3Y17    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y15    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X3Y18    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y16    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y16    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X2Y17    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y26    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y27    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.389         20.000      17.611     RAMB36_X1Y17    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y69    vga800x600at75/vdata_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y71    vga800x600at75/vdata_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y71    vga800x600at75/vdata_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y70    vga800x600at75/vdata_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y69    vga800x600at75/vdata_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y69    vga800x600at75/vdata_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y71    vga800x600at75/vdata_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y71    vga800x600at75/vdata_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y70    vga800x600at75/vdata_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y71    vga800x600at75/vdata_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y67    vga800x600at75/vdata_ahead_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y67    vga800x600at75/vdata_ahead_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y67    vga800x600at75/vdata_ahead_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y67    vga800x600at75/vdata_ahead_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y67    vga800x600at75/vdata_ahead_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y67    vga800x600at75/vdata_ahead_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y67    vga800x600at75/vdata_ahead_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y67    vga800x600at75/vdata_ahead_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y69    vga800x600at75/vdata_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y69    vga800x600at75/vdata_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y20  clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.738ns  (clk_out2_pll_example rise@17.738ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.914ns  (logic 3.872ns (29.982%)  route 9.042ns (70.018%))
  Logic Levels:           16  (CARRY4=2 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 16.317 - 17.738 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.824    10.035    bus0/masterWr_i
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.285    10.320 r  bus0/sramWr_o_INST_0/O
                         net (fo=2, routed)           0.468    10.787    sram_controller/masterWr_i
    SLICE_X33Y97         LUT5 (Prop_lut5_I1_O)        0.267    11.054 r  sram_controller/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.054    sram_controller/state[0]_i_1_n_2
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    19.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    13.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    14.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    15.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.274    16.317    sram_controller/clk2x
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/C
                         clock pessimism             -0.614    15.703    
                         clock uncertainty           -0.241    15.462    
    SLICE_X33Y97         FDCE (Setup_fdce_C_D)        0.032    15.494    sram_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.738ns  (clk_out2_pll_example rise@17.738ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.925ns  (logic 3.872ns (29.957%)  route 9.053ns (70.043%))
  Logic Levels:           16  (CARRY4=2 LUT2=3 LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 16.316 - 17.738 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.824    10.035    bus0/masterWr_i
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.285    10.320 r  bus0/sramWr_o_INST_0/O
                         net (fo=2, routed)           0.478    10.798    sram_controller/masterWr_i
    SLICE_X34Y97         LUT5 (Prop_lut5_I0_O)        0.267    11.065 r  sram_controller/state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.065    sram_controller/state[1]_i_1_n_2
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    19.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    13.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    14.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    15.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.273    16.316    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/C
                         clock pessimism             -0.614    15.702    
                         clock uncertainty           -0.241    15.461    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.072    15.533    sram_controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             12.051ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.738ns  (clk_out2_pll_example rise@17.738ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.494ns (9.194%)  route 4.879ns (90.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 16.316 - 17.738 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        4.879     3.401    sram_controller/rst
    SLICE_X34Y97         LUT4 (Prop_lut4_I3_O)        0.115     3.516 r  sram_controller/state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.516    sram_controller/state[2]_i_1_n_2
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    19.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    13.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    14.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    15.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.273    16.316    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
                         clock pessimism             -0.614    15.702    
                         clock uncertainty           -0.241    15.461    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.106    15.567    sram_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 12.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.286ns  (arrival time - required time)
  Source:                 mmu/tlb0/tlbTable_reg[0][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.262ns  (clk_out2_pll_example rise@37.738ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.697ns  (logic 0.601ns (35.424%)  route 1.096ns (64.576%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns = ( 37.482 - 37.738 ) 
    Source Clock Delay      (SCD):    -0.498ns = ( 39.502 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.561    39.502    mmu/tlb0/clk
    SLICE_X48Y101        FDCE                                         r  mmu/tlb0/tlbTable_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDCE (Prop_fdce_C_Q)         0.141    39.643 r  mmu/tlb0/tlbTable_reg[0][22]/Q
                         net (fo=1, routed)           0.112    39.754    mmu/tlb0/tlbTable_reg_n_2_[0][22]
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.045    39.799 r  mmu/tlb0/valid_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.799    mmu/tlb0/valid_INST_0_i_11_n_2
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.062    39.861 r  mmu/tlb0/valid_INST_0_i_4/O
                         net (fo=1, routed)           0.138    40.000    mmu/tlb0/valid_INST_0_i_4_n_2
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.108    40.108 r  mmu/tlb0/valid_INST_0/O
                         net (fo=2, routed)           0.289    40.397    mmu/tlbValid
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.045    40.442 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.163    40.605    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.045    40.650 r  mmu/BusRd_INST_0/O
                         net (fo=3, routed)           0.310    40.960    bus0/masterRd_i
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.043    41.003 r  bus0/sramRd_o_INST_0/O
                         net (fo=1, routed)           0.083    41.086    sram_controller/masterRd_i
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.112    41.198 r  sram_controller/state[0]_i_1/O
                         net (fo=1, routed)           0.000    41.198    sram_controller/state[0]_i_1_n_2
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    38.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    38.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    35.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    36.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    36.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.843    37.482    sram_controller/clk2x
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/C
                         clock pessimism              0.097    37.579    
                         clock uncertainty            0.241    37.820    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.092    37.912    sram_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -37.912    
                         arrival time                          41.198    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.402ns  (arrival time - required time)
  Source:                 mmu/tlb0/tlbTable_reg[0][36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.262ns  (clk_out2_pll_example rise@37.738ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.833ns  (logic 0.601ns (32.783%)  route 1.232ns (67.217%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 37.481 - 37.738 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 39.508 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.567    39.508    mmu/tlb0/clk
    SLICE_X48Y97         FDCE                                         r  mmu/tlb0/tlbTable_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.141    39.649 f  mmu/tlb0/tlbTable_reg[0][36]/Q
                         net (fo=1, routed)           0.121    39.769    mmu/tlb0/tlbTable_reg_n_2_[0][36]
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.045    39.814 f  mmu/tlb0/phyAddr[24]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.814    mmu/tlb0/phyAddr[24]_INST_0_i_11_n_2
    SLICE_X50Y97         MUXF7 (Prop_muxf7_I0_O)      0.062    39.876 f  mmu/tlb0/phyAddr[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.139    40.015    mmu/tlb0/phyAddr[24]_INST_0_i_4_n_2
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.108    40.123 f  mmu/tlb0/phyAddr[24]_INST_0/O
                         net (fo=1, routed)           0.182    40.305    mmu/tlbAddr[24]
    SLICE_X44Y97         LUT5 (Prop_lut5_I0_O)        0.045    40.350 f  mmu/physAddr[24]_INST_0/O
                         net (fo=3, routed)           0.292    40.642    bus0/masterAddr_i[24]
    SLICE_X44Y97         LUT5 (Prop_lut5_I2_O)        0.045    40.687 f  bus0/masterData_o[31]_INST_0_i_1/O
                         net (fo=90, routed)          0.276    40.964    bus0/masterData_o[31]_INST_0_i_1_n_2
    SLICE_X33Y98         LUT2 (Prop_lut2_I1_O)        0.048    41.012 r  bus0/sramWr_o_INST_0/O
                         net (fo=2, routed)           0.222    41.234    sram_controller/masterWr_i
    SLICE_X34Y97         LUT5 (Prop_lut5_I0_O)        0.107    41.341 r  sram_controller/state[1]_i_1/O
                         net (fo=1, routed)           0.000    41.341    sram_controller/state[1]_i_1_n_2
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    38.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    38.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    35.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    36.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    36.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.842    37.481    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/C
                         clock pessimism              0.097    37.578    
                         clock uncertainty            0.241    37.819    
    SLICE_X34Y97         FDCE (Hold_fdce_C_D)         0.120    37.939    sram_controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -37.939    
                         arrival time                          41.341    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             4.263ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.262ns  (clk_out2_pll_example rise@37.738ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        2.707ns  (logic 0.185ns (6.835%)  route 2.522ns (93.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 37.481 - 37.738 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 39.506 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    39.506    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    39.647 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.522    42.169    sram_controller/rst
    SLICE_X34Y97         LUT4 (Prop_lut4_I3_O)        0.044    42.213 r  sram_controller/state[2]_i_1/O
                         net (fo=1, routed)           0.000    42.213    sram_controller/state[2]_i_1_n_2
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    38.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    38.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    35.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    36.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    36.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.842    37.481    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
                         clock pessimism              0.097    37.578    
                         clock uncertainty            0.241    37.819    
    SLICE_X34Y97         FDCE (Hold_fdce_C_D)         0.131    37.950    sram_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -37.950    
                         arrival time                          42.213    
  -------------------------------------------------------------------
                         slack                                  4.263    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out3_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       23.786ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.874ns  (logic 3.879ns (24.436%)  route 11.995ns (75.564%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 15.427 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         0.884    11.125    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/ena
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.264    11.389 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.625    14.014    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y30         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.456    15.427    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.813    
                         clock uncertainty           -0.241    14.572    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.185    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                         -14.014    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.843ns  (logic 3.879ns (24.484%)  route 11.964ns (75.516%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 15.450 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         2.004    12.244    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ena
    SLICE_X72Y52         LUT6 (Prop_lut6_I1_O)        0.264    12.508 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23/O
                         net (fo=3, routed)           1.475    13.983    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra_13_sn_1
    RAMB36_X2Y3          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.479    15.450    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.837    
                         clock uncertainty           -0.241    14.596    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.209    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.751ns  (logic 3.879ns (24.627%)  route 11.872ns (75.373%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 15.409 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         1.812    12.053    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/ena
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.264    12.317 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__25/O
                         net (fo=3, routed)           1.574    13.891    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addra_13_sn_1
    RAMB36_X1Y2          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.438    15.409    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.796    
                         clock uncertainty           -0.241    14.555    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.168    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.660ns  (logic 3.879ns (24.770%)  route 11.781ns (75.230%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 15.413 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         1.656    11.897    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/ena
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.264    12.161 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__24/O
                         net (fo=3, routed)           1.639    13.800    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra_13_sn_1
    RAMB36_X0Y4          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.442    15.413    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.800    
                         clock uncertainty           -0.241    14.559    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.172    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.656ns  (logic 3.879ns (24.777%)  route 11.777ns (75.223%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 15.412 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         1.943    12.183    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/ena
    SLICE_X63Y52         LUT6 (Prop_lut6_I1_O)        0.264    12.447 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=3, routed)           1.348    13.796    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addra_13_sn_1
    RAMB36_X1Y1          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.441    15.412    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.799    
                         clock uncertainty           -0.241    14.558    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.171    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 3.879ns (24.864%)  route 11.722ns (75.136%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 15.446 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         0.990    11.231    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/ena
    SLICE_X63Y99         LUT3 (Prop_lut3_I2_O)        0.264    11.495 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__30/O
                         net (fo=4, routed)           2.246    13.741    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y5          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.475    15.446    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.833    
                         clock uncertainty           -0.241    14.592    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.205    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.447ns  (logic 3.879ns (25.112%)  route 11.568ns (74.888%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 15.405 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         1.809    12.050    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/ena
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.264    12.314 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26/O
                         net (fo=3, routed)           1.273    13.587    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra_13_sn_1
    RAMB36_X1Y3          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.434    15.405    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.792    
                         clock uncertainty           -0.241    14.551    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.164    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.199ns  (logic 3.615ns (23.784%)  route 11.584ns (76.216%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 15.415 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         3.099    13.339    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.444    15.415    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.802    
                         clock uncertainty           -0.241    14.561    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.635    13.926    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.480ns  (logic 3.879ns (25.059%)  route 11.601ns (74.941%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.208ns = ( 15.458 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         1.641    11.882    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ena
    SLICE_X38Y57         LUT6 (Prop_lut6_I1_O)        0.264    12.146 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__29/O
                         net (fo=3, routed)           1.474    13.620    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X2Y8          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.487    15.458    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.845    
                         clock uncertainty           -0.241    14.604    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.217    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.620    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 3.879ns (25.395%)  route 11.396ns (74.605%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 15.267 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.860ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.363    -1.860    cpu/openmips0/mem_wb0/clk
    SLICE_X35Y107        FDRE                                         r  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.379    -1.481 f  cpu/openmips0/mem_wb0/wb_cp0_waddr_reg[3]/Q
                         net (fo=23, routed)          1.209    -0.272    cpu/openmips0/mem0/wb_cp0_waddr[3]
    SLICE_X34Y107        LUT5 (Prop_lut5_I4_O)        0.118    -0.154 r  cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6/O
                         net (fo=8, routed)           0.721     0.567    cpu/openmips0/mem0/excepttype_o[3]_INST_0_i_6_n_2
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.264     0.831 r  cpu/openmips0/mem0/MasterRd_INST_0_i_13/O
                         net (fo=1, routed)           0.505     1.336    cpu/openmips0/mem0/MasterRd_INST_0_i_13_n_2
    SLICE_X35Y105        LUT5 (Prop_lut5_I3_O)        0.105     1.441 f  cpu/openmips0/mem0/MasterRd_INST_0_i_7/O
                         net (fo=2, routed)           0.774     2.215    cpu/openmips0/mem0/MasterRd_INST_0_i_7_n_2
    SLICE_X34Y104        LUT6 (Prop_lut6_I3_O)        0.105     2.320 f  cpu/openmips0/mem0/MasterRd_INST_0_i_3/O
                         net (fo=12, routed)          0.489     2.809    cpu/openmips0/mem0/MasterRd_INST_0_i_3_n_2
    SLICE_X40Y103        LUT6 (Prop_lut6_I5_O)        0.105     2.914 r  cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.529     3.443    cpu/openmips0/mem0/virtAddr[31]_INST_0_i_1_n_2
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.108     3.551 r  cpu/openmips0/mem0/virtAddr[14]_INST_0/O
                         net (fo=1, routed)           0.567     4.118    cpu/mux_for_pc_mem0/mem_addr[14]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.270     4.388 r  cpu/mux_for_pc_mem0/mmu_addr[14]_INST_0/O
                         net (fo=17, routed)          1.143     5.531    mmu/tlb0/virtAddr[14]
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.267     5.798 r  mmu/tlb0/miss_INST_0_i_144/O
                         net (fo=1, routed)           0.000     5.798    mmu/tlb0/miss_INST_0_i_144_n_2
    SLICE_X33Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.238 r  mmu/tlb0/miss_INST_0_i_77/CO[3]
                         net (fo=1, routed)           0.000     6.238    mmu/tlb0/miss_INST_0_i_77_n_2
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.428 r  mmu/tlb0/miss_INST_0_i_19/CO[2]
                         net (fo=3, routed)           0.609     7.036    mmu/tlb0/matched_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I2_O)        0.282     7.318 r  mmu/tlb0/miss_INST_0_i_4/O
                         net (fo=3, routed)           0.495     7.813    mmu/tlb0/miss_INST_0_i_4_n_2
    SLICE_X38Y95         LUT4 (Prop_lut4_I3_O)        0.296     8.109 f  mmu/tlb0/miss_INST_0/O
                         net (fo=2, routed)           0.364     8.473    mmu/tlbMiss
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.283     8.756 r  mmu/BusRd_INST_0_i_1/O
                         net (fo=6, routed)           0.347     9.103    mmu/bus_enable
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.108     9.211 r  mmu/BusWr_INST_0/O
                         net (fo=3, routed)           0.735     9.946    bus0/masterWr_i
    SLICE_X46Y98         LUT4 (Prop_lut4_I3_O)        0.295    10.241 r  bus0/vgaWr_o_INST_0/O
                         net (fo=143, routed)         0.879    11.120    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/ena
    SLICE_X44Y84         LUT6 (Prop_lut6_I1_O)        0.264    11.384 r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=3, routed)           2.031    13.415    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y26         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.295    15.267    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.614    14.653    
                         clock uncertainty           -0.241    14.412    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    14.025    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  0.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.786ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.359ns  (logic 0.347ns (25.537%)  route 1.012ns (74.463%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 16.439 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.283    39.925    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.970 r  cpu/openmips0/mem0/ram_data_o[15]_INST_0/O
                         net (fo=1, routed)           0.181    40.151    cpu/mux_for_pc_mem0/mem_data_i[15]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.051    40.202 r  cpu/mux_for_pc_mem0/mmu_data_o[15]_INST_0/O
                         net (fo=2, routed)           0.100    40.302    bus0/masterData_i[15]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.110    40.412 r  bus0/vgaData_o[15]_INST_0/O
                         net (fo=30, routed)          0.448    40.860    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.871    16.439    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.536    
                         clock uncertainty            0.241    16.777    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    17.073    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.073    
                         arrival time                          40.860    
  -------------------------------------------------------------------
                         slack                                 23.786    

Slack (MET) :             23.801ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.381ns  (logic 0.347ns (25.131%)  route 1.034ns (74.869%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns = ( 16.446 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.283    39.925    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.970 r  cpu/openmips0/mem0/ram_data_o[15]_INST_0/O
                         net (fo=1, routed)           0.181    40.151    cpu/mux_for_pc_mem0/mem_data_i[15]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.051    40.202 r  cpu/mux_for_pc_mem0/mmu_data_o[15]_INST_0/O
                         net (fo=2, routed)           0.100    40.302    bus0/masterData_i[15]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.110    40.412 r  bus0/vgaData_o[15]_INST_0/O
                         net (fo=30, routed)          0.469    40.882    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y19         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.878    16.446    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.543    
                         clock uncertainty            0.241    16.784    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    17.080    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.080    
                         arrival time                          40.882    
  -------------------------------------------------------------------
                         slack                                 23.801    

Slack (MET) :             23.804ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.375ns  (logic 0.347ns (25.231%)  route 1.028ns (74.769%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns = ( 16.438 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.283    39.925    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.970 r  cpu/openmips0/mem0/ram_data_o[15]_INST_0/O
                         net (fo=1, routed)           0.181    40.151    cpu/mux_for_pc_mem0/mem_data_i[15]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.051    40.202 r  cpu/mux_for_pc_mem0/mmu_data_o[15]_INST_0/O
                         net (fo=2, routed)           0.100    40.302    bus0/masterData_i[15]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.110    40.412 r  bus0/vgaData_o[15]_INST_0/O
                         net (fo=30, routed)          0.464    40.876    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y21         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.870    16.438    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.535    
                         clock uncertainty            0.241    16.776    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    17.072    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.072    
                         arrival time                          40.876    
  -------------------------------------------------------------------
                         slack                                 23.804    

Slack (MET) :             23.871ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.450ns  (logic 0.347ns (23.927%)  route 1.103ns (76.073%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns = ( 16.446 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.283    39.925    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.970 r  cpu/openmips0/mem0/ram_data_o[15]_INST_0/O
                         net (fo=1, routed)           0.181    40.151    cpu/mux_for_pc_mem0/mem_data_i[15]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.051    40.202 r  cpu/mux_for_pc_mem0/mmu_data_o[15]_INST_0/O
                         net (fo=2, routed)           0.100    40.302    bus0/masterData_i[15]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.110    40.412 r  bus0/vgaData_o[15]_INST_0/O
                         net (fo=30, routed)          0.539    40.951    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.878    16.446    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.543    
                         clock uncertainty            0.241    16.784    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    17.080    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.080    
                         arrival time                          40.951    
  -------------------------------------------------------------------
                         slack                                 23.871    

Slack (MET) :             23.878ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.450ns  (logic 0.276ns (19.031%)  route 1.174ns (80.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns = ( 16.439 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.290    39.931    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.976 r  cpu/openmips0/mem0/ram_data_o[14]_INST_0/O
                         net (fo=1, routed)           0.235    40.212    cpu/mux_for_pc_mem0/mem_data_i[14]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.045    40.257 r  cpu/mux_for_pc_mem0/mmu_data_o[14]_INST_0/O
                         net (fo=2, routed)           0.223    40.480    bus0/masterData_i[14]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.045    40.525 r  bus0/vgaData_o[14]_INST_0/O
                         net (fo=30, routed)          0.427    40.951    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.871    16.439    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.536    
                         clock uncertainty            0.241    16.777    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    17.073    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.073    
                         arrival time                          40.951    
  -------------------------------------------------------------------
                         slack                                 23.878    

Slack (MET) :             23.959ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.538ns  (logic 0.276ns (17.940%)  route 1.262ns (82.060%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns = ( 16.446 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.290    39.931    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.976 r  cpu/openmips0/mem0/ram_data_o[14]_INST_0/O
                         net (fo=1, routed)           0.235    40.212    cpu/mux_for_pc_mem0/mem_data_i[14]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.045    40.257 r  cpu/mux_for_pc_mem0/mmu_data_o[14]_INST_0/O
                         net (fo=2, routed)           0.223    40.480    bus0/masterData_i[14]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.045    40.525 r  bus0/vgaData_o[14]_INST_0/O
                         net (fo=30, routed)          0.515    41.039    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.878    16.446    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.543    
                         clock uncertainty            0.241    16.784    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    17.080    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.080    
                         arrival time                          41.039    
  -------------------------------------------------------------------
                         slack                                 23.959    

Slack (MET) :             23.964ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.535ns  (logic 0.276ns (17.980%)  route 1.259ns (82.020%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns = ( 16.438 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.290    39.931    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.976 r  cpu/openmips0/mem0/ram_data_o[14]_INST_0/O
                         net (fo=1, routed)           0.235    40.212    cpu/mux_for_pc_mem0/mem_data_i[14]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.045    40.257 r  cpu/mux_for_pc_mem0/mmu_data_o[14]_INST_0/O
                         net (fo=2, routed)           0.223    40.480    bus0/masterData_i[14]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.045    40.525 r  bus0/vgaData_o[14]_INST_0/O
                         net (fo=30, routed)          0.511    41.036    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y21         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.870    16.438    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.535    
                         clock uncertainty            0.241    16.776    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    17.072    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.072    
                         arrival time                          41.036    
  -------------------------------------------------------------------
                         slack                                 23.964    

Slack (MET) :             23.971ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.571ns  (logic 0.347ns (22.082%)  route 1.224ns (77.918%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns = ( 16.467 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.283    39.925    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.970 r  cpu/openmips0/mem0/ram_data_o[15]_INST_0/O
                         net (fo=1, routed)           0.181    40.151    cpu/mux_for_pc_mem0/mem_data_i[15]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.051    40.202 r  cpu/mux_for_pc_mem0/mmu_data_o[15]_INST_0/O
                         net (fo=2, routed)           0.100    40.302    bus0/masterData_i[15]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.110    40.412 r  bus0/vgaData_o[15]_INST_0/O
                         net (fo=30, routed)          0.660    41.072    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.899    16.467    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.564    
                         clock uncertainty            0.241    16.805    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    17.101    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.101    
                         arrival time                          41.072    
  -------------------------------------------------------------------
                         slack                                 23.971    

Slack (MET) :             23.977ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.576ns  (logic 0.347ns (22.016%)  route 1.229ns (77.984%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns = ( 16.466 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.283    39.925    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.970 r  cpu/openmips0/mem0/ram_data_o[15]_INST_0/O
                         net (fo=1, routed)           0.181    40.151    cpu/mux_for_pc_mem0/mem_data_i[15]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.051    40.202 r  cpu/mux_for_pc_mem0/mmu_data_o[15]_INST_0/O
                         net (fo=2, routed)           0.100    40.302    bus0/masterData_i[15]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.110    40.412 r  bus0/vgaData_o[15]_INST_0/O
                         net (fo=30, routed)          0.665    41.077    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y21         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.898    16.466    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.563    
                         clock uncertainty            0.241    16.804    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    17.100    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.100    
                         arrival time                          41.077    
  -------------------------------------------------------------------
                         slack                                 23.977    

Slack (MET) :             23.980ns  (arrival time - required time)
  Source:                 cpu/openmips0/ex_mem0/mem_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             clk_out3_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        1.559ns  (logic 0.276ns (17.699%)  route 1.283ns (82.301%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns = ( 16.446 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 39.501 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.560    39.501    cpu/openmips0/ex_mem0/clk
    SLICE_X47Y106        FDRE                                         r  cpu/openmips0/ex_mem0/mem_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDRE (Prop_fdre_C_Q)         0.141    39.642 f  cpu/openmips0/ex_mem0/mem_op_reg[0]/Q
                         net (fo=69, routed)          0.290    39.931    cpu/openmips0/mem0/ram_op_i[0]
    SLICE_X48Y104        LUT6 (Prop_lut6_I2_O)        0.045    39.976 r  cpu/openmips0/mem0/ram_data_o[14]_INST_0/O
                         net (fo=1, routed)           0.235    40.212    cpu/mux_for_pc_mem0/mem_data_i[14]
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.045    40.257 r  cpu/mux_for_pc_mem0/mmu_data_o[14]_INST_0/O
                         net (fo=2, routed)           0.223    40.480    bus0/masterData_i[14]
    SLICE_X47Y101        LUT4 (Prop_lut4_I3_O)        0.045    40.525 r  bus0/vgaData_o[14]_INST_0/O
                         net (fo=30, routed)          0.536    41.060    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y19         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.878    16.446    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.097    16.543    
                         clock uncertainty            0.241    16.784    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    17.080    vga800x600at75/gpuMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -17.080    
                         arrival time                          41.060    
  -------------------------------------------------------------------
                         slack                                 23.980    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       31.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.173ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][48]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 0.379ns (4.578%)  route 7.900ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.900     6.422    mmu/tlb0/rst
    SLICE_X44Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X44Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][48]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X44Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][48]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 31.173    

Slack (MET) :             31.173ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][50]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 0.379ns (4.578%)  route 7.900ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.900     6.422    mmu/tlb0/rst
    SLICE_X44Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X44Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][50]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X44Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][50]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 31.173    

Slack (MET) :             31.173ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][52]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 0.379ns (4.578%)  route 7.900ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.900     6.422    mmu/tlb0/rst
    SLICE_X44Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X44Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][52]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X44Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][52]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 31.173    

Slack (MET) :             31.173ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][54]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 0.379ns (4.578%)  route 7.900ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.900     6.422    mmu/tlb0/rst
    SLICE_X44Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X44Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][54]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X44Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][54]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                 31.173    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][44]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 0.379ns (4.598%)  route 7.863ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.863     6.385    mmu/tlb0/rst
    SLICE_X43Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X43Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][44]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X43Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][44]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 31.209    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][45]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 0.379ns (4.598%)  route 7.863ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.863     6.385    mmu/tlb0/rst
    SLICE_X43Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X43Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][45]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X43Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][45]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 31.209    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][46]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 0.379ns (4.598%)  route 7.863ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.863     6.385    mmu/tlb0/rst
    SLICE_X43Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X43Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][46]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X43Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][46]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 31.209    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][47]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 0.379ns (4.598%)  route 7.863ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.863     6.385    mmu/tlb0/rst
    SLICE_X43Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X43Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][47]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X43Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][47]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 31.209    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][49]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 0.379ns (4.598%)  route 7.863ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.863     6.385    mmu/tlb0/rst
    SLICE_X43Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X43Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][49]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X43Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][49]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 31.209    

Slack (MET) :             31.209ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[8][51]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_pll_example rise@40.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 0.379ns (4.598%)  route 7.863ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        7.863     6.385    mmu/tlb0/rst
    SLICE_X43Y92         FDCE                                         f  mmu/tlb0/tlbTable_reg[8][51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.819    35.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.228    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    37.305 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.270    38.575    mmu/tlb0/clk
    SLICE_X43Y92         FDCE                                         r  mmu/tlb0/tlbTable_reg[8][51]/C
                         clock pessimism             -0.528    38.047    
                         clock uncertainty           -0.121    37.925    
    SLICE_X43Y92         FDCE (Recov_fdce_C_CLR)     -0.331    37.594    mmu/tlb0/tlbTable_reg[8][51]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                 31.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[1][18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.167%)  route 0.326ns (69.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.326    -0.027    mmu/tlb0/rst
    SLICE_X42Y104        FDCE                                         f  mmu/tlb0/tlbTable_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.267    mmu/tlb0/clk
    SLICE_X42Y104        FDCE                                         r  mmu/tlb0/tlbTable_reg[1][18]/C
                         clock pessimism             -0.194    -0.461    
    SLICE_X42Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    mmu/tlb0/tlbTable_reg[1][18]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[6][18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.167%)  route 0.326ns (69.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.326    -0.027    mmu/tlb0/rst
    SLICE_X43Y104        FDCE                                         f  mmu/tlb0/tlbTable_reg[6][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.267    mmu/tlb0/clk
    SLICE_X43Y104        FDCE                                         r  mmu/tlb0/tlbTable_reg[6][18]/C
                         clock pessimism             -0.194    -0.461    
    SLICE_X43Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.553    mmu/tlb0/tlbTable_reg[6][18]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[7][18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.572%)  route 0.484ns (77.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.484     0.131    mmu/tlb0/rst
    SLICE_X45Y104        FDCE                                         f  mmu/tlb0/tlbTable_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.267    mmu/tlb0/clk
    SLICE_X45Y104        FDCE                                         r  mmu/tlb0/tlbTable_reg[7][18]/C
                         clock pessimism             -0.194    -0.461    
    SLICE_X45Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.553    mmu/tlb0/tlbTable_reg[7][18]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[2][18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.438%)  route 0.487ns (77.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.487     0.134    mmu/tlb0/rst
    SLICE_X44Y104        FDCE                                         f  mmu/tlb0/tlbTable_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.267    mmu/tlb0/clk
    SLICE_X44Y104        FDCE                                         r  mmu/tlb0/tlbTable_reg[2][18]/C
                         clock pessimism             -0.194    -0.461    
    SLICE_X44Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.553    mmu/tlb0/tlbTable_reg[2][18]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[4][18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.374%)  route 0.626ns (81.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.626     0.273    mmu/tlb0/rst
    SLICE_X46Y104        FDCE                                         f  mmu/tlb0/tlbTable_reg[4][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.268    mmu/tlb0/clk
    SLICE_X46Y104        FDCE                                         r  mmu/tlb0/tlbTable_reg[4][18]/C
                         clock pessimism             -0.194    -0.462    
    SLICE_X46Y104        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    mmu/tlb0/tlbTable_reg[4][18]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[7][15]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.374%)  route 0.626ns (81.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.626     0.273    mmu/tlb0/rst
    SLICE_X47Y104        FDCE                                         f  mmu/tlb0/tlbTable_reg[7][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.268    mmu/tlb0/clk
    SLICE_X47Y104        FDCE                                         r  mmu/tlb0/tlbTable_reg[7][15]/C
                         clock pessimism             -0.194    -0.462    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.554    mmu/tlb0/tlbTable_reg[7][15]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[5][18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.818%)  route 0.811ns (85.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.811     0.457    mmu/tlb0/rst
    SLICE_X45Y105        FDCE                                         f  mmu/tlb0/tlbTable_reg[5][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.267    mmu/tlb0/clk
    SLICE_X45Y105        FDCE                                         r  mmu/tlb0/tlbTable_reg[5][18]/C
                         clock pessimism             -0.194    -0.461    
    SLICE_X45Y105        FDCE (Remov_fdce_C_CLR)     -0.092    -0.553    mmu/tlb0/tlbTable_reg[5][18]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[3][15]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.935%)  route 0.949ns (87.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.949     0.596    mmu/tlb0/rst
    SLICE_X46Y103        FDCE                                         f  mmu/tlb0/tlbTable_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.268    mmu/tlb0/clk
    SLICE_X46Y103        FDCE                                         r  mmu/tlb0/tlbTable_reg[3][15]/C
                         clock pessimism             -0.194    -0.462    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    mmu/tlb0/tlbTable_reg[3][15]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[3][18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.935%)  route 0.949ns (87.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.949     0.596    mmu/tlb0/rst
    SLICE_X46Y103        FDCE                                         f  mmu/tlb0/tlbTable_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.268    mmu/tlb0/clk
    SLICE_X46Y103        FDCE                                         r  mmu/tlb0/tlbTable_reg[3][18]/C
                         clock pessimism             -0.194    -0.462    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    mmu/tlb0/tlbTable_reg[3][18]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mmu/tlb0/tlbTable_reg[3][30]/CLR
                            (removal check against rising-edge clock clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.935%)  route 0.949ns (87.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        0.949     0.596    mmu/tlb0/rst
    SLICE_X46Y103        FDCE                                         f  mmu/tlb0/tlbTable_reg[3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.831    -0.268    mmu/tlb0/clk
    SLICE_X46Y103        FDCE                                         r  mmu/tlb0/tlbTable_reg[3][30]/C
                         clock pessimism             -0.194    -0.462    
    SLICE_X46Y103        FDCE (Remov_fdce_C_CLR)     -0.067    -0.529    mmu/tlb0/tlbTable_reg[3][30]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  1.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       11.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.993ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.738ns  (clk_out2_pll_example rise@17.738ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.379ns (7.587%)  route 4.616ns (92.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 16.317 - 17.738 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        4.616     3.138    sram_controller/rst
    SLICE_X33Y97         FDCE                                         f  sram_controller/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    19.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    13.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    14.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    15.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.274    16.317    sram_controller/clk2x
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/C
                         clock pessimism             -0.614    15.703    
                         clock uncertainty           -0.241    15.462    
    SLICE_X33Y97         FDCE (Recov_fdce_C_CLR)     -0.331    15.131    sram_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                 11.993    

Slack (MET) :             12.022ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.738ns  (clk_out2_pll_example rise@17.738ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 0.379ns (7.574%)  route 4.625ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 16.316 - 17.738 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        4.625     3.147    sram_controller/rst
    SLICE_X34Y97         FDCE                                         f  sram_controller/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    19.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    13.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    14.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    15.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.273    16.316    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
                         clock pessimism             -0.614    15.702    
                         clock uncertainty           -0.241    15.461    
    SLICE_X34Y97         FDCE (Recov_fdce_C_CLR)     -0.292    15.169    sram_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                 12.022    

Slack (MET) :             12.056ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.738ns  (clk_out2_pll_example rise@17.738ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 0.379ns (7.574%)  route 4.625ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 16.316 - 17.738 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        4.625     3.147    sram_controller/rst
    SLICE_X34Y97         FDCE                                         f  sram_controller/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     17.738    17.738 r  
    D18                                               0.000    17.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    17.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    19.136 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    20.155    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.819    13.336 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    14.966    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    15.043 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           1.273    16.316    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/C
                         clock pessimism             -0.614    15.702    
                         clock uncertainty           -0.241    15.461    
    SLICE_X34Y97         FDCE (Recov_fdce_C_CLR)     -0.258    15.203    sram_controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                 12.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.311ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.262ns  (clk_out2_pll_example rise@37.738ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        2.558ns  (logic 0.141ns (5.513%)  route 2.417ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 37.481 - 37.738 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 39.506 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    39.506    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    39.647 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.417    42.064    sram_controller/rst
    SLICE_X34Y97         FDCE                                         f  sram_controller/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    38.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    38.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    35.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    36.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    36.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.842    37.481    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[1]/C
                         clock pessimism              0.097    37.578    
                         clock uncertainty            0.241    37.819    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    37.752    sram_controller/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -37.752    
                         arrival time                          42.064    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.311ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.262ns  (clk_out2_pll_example rise@37.738ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        2.558ns  (logic 0.141ns (5.513%)  route 2.417ns (94.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 37.481 - 37.738 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 39.506 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    39.506    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    39.647 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.417    42.064    sram_controller/rst
    SLICE_X34Y97         FDCE                                         f  sram_controller/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    38.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    38.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    35.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    36.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    36.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.842    37.481    sram_controller/clk2x
    SLICE_X34Y97         FDCE                                         r  sram_controller/state_reg[2]/C
                         clock pessimism              0.097    37.578    
                         clock uncertainty            0.241    37.819    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    37.752    sram_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                        -37.752    
                         arrival time                          42.064    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.344ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram_controller/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_pll_example  {rise@17.738ns fall@27.738ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.262ns  (clk_out2_pll_example rise@37.738ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        2.566ns  (logic 0.141ns (5.494%)  route 2.425ns (94.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns = ( 37.482 - 37.738 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 39.506 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    39.506    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    39.647 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.425    42.072    sram_controller/rst
    SLICE_X33Y97         FDCE                                         f  sram_controller/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     37.738    37.738 r  
    D18                                               0.000    37.738 r  clk_50M (IN)
                         net (fo=0)                   0.000    37.738    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    38.228 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    38.709    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.830    35.879 r  clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732    36.611    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    36.640 r  clock_gen/inst/clkout2_buf/O
                         net (fo=3, routed)           0.843    37.482    sram_controller/clk2x
    SLICE_X33Y97         FDCE                                         r  sram_controller/state_reg[0]/C
                         clock pessimism              0.097    37.579    
                         clock uncertainty            0.241    37.820    
    SLICE_X33Y97         FDCE (Remov_fdce_C_CLR)     -0.092    37.728    sram_controller/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -37.728    
                         arrival time                          42.072    
  -------------------------------------------------------------------
                         slack                                  4.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_example
  To Clock:  clk_out3_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       10.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.444ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.379ns (6.834%)  route 5.167ns (93.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 15.246 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        5.167     3.689    flash_controler/rst
    SLICE_X30Y96         FDCE                                         f  flash_controler/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.274    15.246    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.614    14.632    
                         clock uncertainty           -0.241    14.391    
    SLICE_X30Y96         FDCE (Recov_fdce_C_CLR)     -0.258    14.133    flash_controler/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                 10.444    

Slack (MET) :             10.444ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.379ns (6.834%)  route 5.167ns (93.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 15.246 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        5.167     3.689    flash_controler/rst
    SLICE_X30Y96         FDCE                                         f  flash_controler/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.274    15.246    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.614    14.632    
                         clock uncertainty           -0.241    14.391    
    SLICE_X30Y96         FDCE (Recov_fdce_C_CLR)     -0.258    14.133    flash_controler/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                 10.444    

Slack (MET) :             10.444ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.379ns (6.834%)  route 5.167ns (93.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 15.246 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        5.167     3.689    flash_controler/rst
    SLICE_X30Y96         FDCE                                         f  flash_controler/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    18.065 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    19.084    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.819    12.265 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    13.895    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.972 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         1.274    15.246    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.614    14.632    
                         clock uncertainty           -0.241    14.391    
    SLICE_X30Y96         FDCE (Recov_fdce_C_CLR)     -0.258    14.133    flash_controler/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.133    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                 10.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.655ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        2.830ns  (logic 0.141ns (4.982%)  route 2.689ns (95.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 16.410 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 39.506 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    39.506    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    39.647 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.689    42.336    flash_controler/rst
    SLICE_X30Y96         FDCE                                         f  flash_controler/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.842    16.410    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.097    16.507    
                         clock uncertainty            0.241    16.748    
    SLICE_X30Y96         FDCE (Remov_fdce_C_CLR)     -0.067    16.681    flash_controler/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -16.681    
                         arrival time                          42.336    
  -------------------------------------------------------------------
                         slack                                 25.655    

Slack (MET) :             25.655ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        2.830ns  (logic 0.141ns (4.982%)  route 2.689ns (95.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 16.410 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 39.506 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    39.506    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    39.647 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.689    42.336    flash_controler/rst
    SLICE_X30Y96         FDCE                                         f  flash_controler/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.842    16.410    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.097    16.507    
                         clock uncertainty            0.241    16.748    
    SLICE_X30Y96         FDCE (Remov_fdce_C_CLR)     -0.067    16.681    flash_controler/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.681    
                         arrival time                          42.336    
  -------------------------------------------------------------------
                         slack                                 25.655    

Slack (MET) :             25.655ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            flash_controler/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_pll_example  {rise@16.667ns fall@36.667ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -23.333ns  (clk_out3_pll_example rise@16.667ns - clk_out1_pll_example rise@40.000ns)
  Data Path Delay:        2.830ns  (logic 0.141ns (4.982%)  route 2.689ns (95.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns = ( 16.410 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 39.506 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    40.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    40.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    38.238 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    38.915    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    38.941 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    39.506    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    39.647 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.689    42.336    flash_controler/rst
    SLICE_X30Y96         FDCE                                         f  flash_controler/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll_example rise edge)
                                                     16.667    16.667 r  
    D18                                               0.000    16.667 r  clk_50M (IN)
                         net (fo=0)                   0.000    16.667    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    17.156 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    17.637    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.830    14.807 r  clock_gen/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.732    15.539    clock_gen/inst/clk_out3_pll_example
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    15.568 r  clock_gen/inst/clkout3_buf/O
                         net (fo=111, routed)         0.842    16.410    flash_controler/clk
    SLICE_X30Y96         FDCE                                         r  flash_controler/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.097    16.507    
                         clock uncertainty            0.241    16.748    
    SLICE_X30Y96         FDCE (Remov_fdce_C_CLR)     -0.067    16.681    flash_controler/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                        -16.681    
                         arrival time                          42.336    
  -------------------------------------------------------------------
                         slack                                 25.655    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_example
  To Clock:  clk_out4_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       10.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.379ns (4.125%)  route 8.808ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.808     7.330    vga800x600at75/rst
    SLICE_X77Y66         FDCE                                         f  vga800x600at75/hdata_ahead_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.334    18.639    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[1]/C
                         clock pessimism             -0.614    18.025    
                         clock uncertainty           -0.241    17.784    
    SLICE_X77Y66         FDCE (Recov_fdce_C_CLR)     -0.331    17.453    vga800x600at75/hdata_ahead_reg[1]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.379ns (4.125%)  route 8.808ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.808     7.330    vga800x600at75/rst
    SLICE_X77Y66         FDCE                                         f  vga800x600at75/hdata_ahead_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.334    18.639    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[2]/C
                         clock pessimism             -0.614    18.025    
                         clock uncertainty           -0.241    17.784    
    SLICE_X77Y66         FDCE (Recov_fdce_C_CLR)     -0.331    17.453    vga800x600at75/hdata_ahead_reg[2]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.379ns (4.125%)  route 8.808ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.808     7.330    vga800x600at75/rst
    SLICE_X77Y66         FDCE                                         f  vga800x600at75/hdata_ahead_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.334    18.639    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[3]/C
                         clock pessimism             -0.614    18.025    
                         clock uncertainty           -0.241    17.784    
    SLICE_X77Y66         FDCE (Recov_fdce_C_CLR)     -0.331    17.453    vga800x600at75/hdata_ahead_reg[3]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.379ns (4.125%)  route 8.808ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.808     7.330    vga800x600at75/rst
    SLICE_X77Y66         FDCE                                         f  vga800x600at75/hdata_ahead_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.334    18.639    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[4]/C
                         clock pessimism             -0.614    18.025    
                         clock uncertainty           -0.241    17.784    
    SLICE_X77Y66         FDCE (Recov_fdce_C_CLR)     -0.331    17.453    vga800x600at75/hdata_ahead_reg[4]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.379ns (4.125%)  route 8.808ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.808     7.330    vga800x600at75/rst
    SLICE_X77Y66         FDCE                                         f  vga800x600at75/hdata_ahead_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.334    18.639    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[6]/C
                         clock pessimism             -0.614    18.025    
                         clock uncertainty           -0.241    17.784    
    SLICE_X77Y66         FDCE (Recov_fdce_C_CLR)     -0.331    17.453    vga800x600at75/hdata_ahead_reg[6]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.379ns (4.125%)  route 8.808ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.808     7.330    vga800x600at75/rst
    SLICE_X77Y66         FDCE                                         f  vga800x600at75/hdata_ahead_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.334    18.639    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[8]/C
                         clock pessimism             -0.614    18.025    
                         clock uncertainty           -0.241    17.784    
    SLICE_X77Y66         FDCE (Recov_fdce_C_CLR)     -0.331    17.453    vga800x600at75/hdata_ahead_reg[8]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.123ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.379ns (4.125%)  route 8.808ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.808     7.330    vga800x600at75/rst
    SLICE_X77Y66         FDCE                                         f  vga800x600at75/hdata_ahead_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.334    18.639    vga800x600at75/clk_vga
    SLICE_X77Y66         FDCE                                         r  vga800x600at75/hdata_ahead_reg[9]/C
                         clock pessimism             -0.614    18.025    
                         clock uncertainty           -0.241    17.784    
    SLICE_X77Y66         FDCE (Recov_fdce_C_CLR)     -0.331    17.453    vga800x600at75/hdata_ahead_reg[9]
  -------------------------------------------------------------------
                         required time                         17.453    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 10.123    

Slack (MET) :             10.271ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 0.379ns (4.175%)  route 8.699ns (95.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.699     7.221    vga800x600at75/rst
    SLICE_X77Y65         FDPE                                         f  vga800x600at75/hdata_ahead_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.334    18.639    vga800x600at75/clk_vga
    SLICE_X77Y65         FDPE                                         r  vga800x600at75/hdata_ahead_reg[0]/C
                         clock pessimism             -0.614    18.025    
                         clock uncertainty           -0.241    17.784    
    SLICE_X77Y65         FDPE (Recov_fdpe_C_PRE)     -0.292    17.492    vga800x600at75/hdata_ahead_reg[0]
  -------------------------------------------------------------------
                         required time                         17.492    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 10.271    

Slack (MET) :             10.368ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.379ns (4.239%)  route 8.562ns (95.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.562     7.084    vga800x600at75/rst
    SLICE_X77Y67         FDCE                                         f  vga800x600at75/hdata_ahead_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.333    18.638    vga800x600at75/clk_vga
    SLICE_X77Y67         FDCE                                         r  vga800x600at75/hdata_ahead_reg[10]/C
                         clock pessimism             -0.614    18.024    
                         clock uncertainty           -0.241    17.783    
    SLICE_X77Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.452    vga800x600at75/hdata_ahead_reg[10]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 10.368    

Slack (MET) :             10.368ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_ahead_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_pll_example rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.379ns (4.239%)  route 8.562ns (95.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.857ns
    Clock Pessimism Removal (CPR):    -0.614ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.545    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.561    -5.016 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.304    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.223 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        1.366    -1.857    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.379    -1.478 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        8.562     7.084    vga800x600at75/rst
    SLICE_X77Y67         FDCE                                         f  vga800x600at75/hdata_ahead_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                     20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.417    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -6.819    15.598 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    17.228    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.305 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         1.333    18.638    vga800x600at75/clk_vga
    SLICE_X77Y67         FDCE                                         r  vga800x600at75/hdata_ahead_reg[11]/C
                         clock pessimism             -0.614    18.024    
                         clock uncertainty           -0.241    17.783    
    SLICE_X77Y67         FDCE (Recov_fdce_C_CLR)     -0.331    17.452    vga800x600at75/hdata_ahead_reg[11]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 10.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.141ns (6.364%)  route 2.075ns (93.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.075     1.721    vga800x600at75/rst
    SLICE_X54Y77         FDCE                                         f  vga800x600at75/hdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.821    -0.278    vga800x600at75/clk_vga
    SLICE_X54Y77         FDCE                                         r  vga800x600at75/hdata_reg[10]/C
                         clock pessimism              0.097    -0.181    
                         clock uncertainty            0.241     0.060    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.007    vga800x600at75/hdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.141ns (6.364%)  route 2.075ns (93.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.075     1.721    vga800x600at75/rst
    SLICE_X54Y77         FDCE                                         f  vga800x600at75/hdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.821    -0.278    vga800x600at75/clk_vga
    SLICE_X54Y77         FDCE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism              0.097    -0.181    
                         clock uncertainty            0.241     0.060    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.007    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.141ns (6.364%)  route 2.075ns (93.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.075     1.721    vga800x600at75/rst
    SLICE_X54Y77         FDCE                                         f  vga800x600at75/hdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.821    -0.278    vga800x600at75/clk_vga
    SLICE_X54Y77         FDCE                                         r  vga800x600at75/hdata_reg[4]/C
                         clock pessimism              0.097    -0.181    
                         clock uncertainty            0.241     0.060    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.007    vga800x600at75/hdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.141ns (6.364%)  route 2.075ns (93.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        2.075     1.721    vga800x600at75/rst
    SLICE_X54Y77         FDCE                                         f  vga800x600at75/hdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.821    -0.278    vga800x600at75/clk_vga
    SLICE_X54Y77         FDCE                                         r  vga800x600at75/hdata_reg[5]/C
                         clock pessimism              0.097    -0.181    
                         clock uncertainty            0.241     0.060    
    SLICE_X54Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.007    vga800x600at75/hdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             3.495ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.141ns (3.542%)  route 3.839ns (96.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        3.839     3.486    vga800x600at75/rst
    SLICE_X54Y76         FDCE                                         f  vga800x600at75/hdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.819    -0.280    vga800x600at75/clk_vga
    SLICE_X54Y76         FDCE                                         r  vga800x600at75/hdata_reg[0]/C
                         clock pessimism              0.097    -0.183    
                         clock uncertainty            0.241     0.058    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.009    vga800x600at75/hdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.495ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.141ns (3.542%)  route 3.839ns (96.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        3.839     3.486    vga800x600at75/rst
    SLICE_X54Y76         FDCE                                         f  vga800x600at75/hdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.819    -0.280    vga800x600at75/clk_vga
    SLICE_X54Y76         FDCE                                         r  vga800x600at75/hdata_reg[2]/C
                         clock pessimism              0.097    -0.183    
                         clock uncertainty            0.241     0.058    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.009    vga800x600at75/hdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.495ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[6]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.141ns (3.542%)  route 3.839ns (96.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        3.839     3.486    vga800x600at75/rst
    SLICE_X54Y76         FDCE                                         f  vga800x600at75/hdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.819    -0.280    vga800x600at75/clk_vga
    SLICE_X54Y76         FDCE                                         r  vga800x600at75/hdata_reg[6]/C
                         clock pessimism              0.097    -0.183    
                         clock uncertainty            0.241     0.058    
    SLICE_X54Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.009    vga800x600at75/hdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.498ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.141ns (3.537%)  route 3.845ns (96.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        3.845     3.492    vga800x600at75/rst
    SLICE_X56Y77         FDCE                                         f  vga800x600at75/hdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.822    -0.277    vga800x600at75/clk_vga
    SLICE_X56Y77         FDCE                                         r  vga800x600at75/hdata_reg[7]/C
                         clock pessimism              0.097    -0.180    
                         clock uncertainty            0.241     0.061    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.006    vga800x600at75/hdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.498ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.141ns (3.537%)  route 3.845ns (96.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        3.845     3.492    vga800x600at75/rst
    SLICE_X56Y77         FDCE                                         f  vga800x600at75/hdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.822    -0.277    vga800x600at75/clk_vga
    SLICE_X56Y77         FDCE                                         r  vga800x600at75/hdata_reg[9]/C
                         clock pessimism              0.097    -0.180    
                         clock uncertainty            0.241     0.061    
    SLICE_X56Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.006    vga800x600at75/hdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.553ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_example  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga800x600at75/hdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_pll_example  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.141ns (3.491%)  route 3.898ns (96.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.504    -1.762 r  clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.085    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.059 r  clock_gen/inst/clkout1_buf/O
                         net (fo=3445, routed)        0.565    -0.494    clk_10M
    SLICE_X33Y104        FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDPE (Prop_fdpe_C_Q)         0.141    -0.353 f  reset_of_clk10M_reg/Q
                         net (fo=3256, routed)        3.898     3.545    vga800x600at75/rst
    SLICE_X56Y76         FDCE                                         f  vga800x600at75/hdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.971    clock_gen/inst/clk_in1_pll_example
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.830    -1.859 r  clock_gen/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.732    -1.128    clock_gen/inst/clk_out4_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.099 r  clock_gen/inst/clkout4_buf/O
                         net (fo=167, routed)         0.820    -0.279    vga800x600at75/clk_vga
    SLICE_X56Y76         FDCE                                         r  vga800x600at75/hdata_reg[1]/C
                         clock pessimism              0.097    -0.182    
                         clock uncertainty            0.241     0.059    
    SLICE_X56Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.008    vga800x600at75/hdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  3.553    





