# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sls_mem_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_fpga_emulation.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:19 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v" C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_fpga_emulation.v 
# -- Compiling module sls_mem_fpga_emulation
# 
# Top level modules:
# 	sls_mem_fpga_emulation
# End time: 14:15:19 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_cu_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:19 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v" C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_cu_v.v 
# -- Compiling module sls_mem_cu_v
# 
# Top level modules:
# 	sls_mem_cu_v
# End time: 14:15:19 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_rom_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:19 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v" C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_rom_v.v 
# -- Compiling module sls_rom_v
# 
# Top level modules:
# 	sls_rom_v
# End time: 14:15:19 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_ram_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:19 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v" C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_ram_v.v 
# -- Compiling module sls_ram_v
# 
# Top level modules:
# 	sls_ram_v
# End time: 14:15:19 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_8bit_upcnt_v {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_8bit_upcnt_v/sls_8bit_upcnt_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:19 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_8bit_upcnt_v" C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_8bit_upcnt_v/sls_8bit_upcnt_v.v 
# -- Compiling module sls_8bit_upcnt_v
# 
# Top level modules:
# 	sls_8bit_upcnt_v
# End time: 14:15:19 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_4bit_reg_v {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_4bit_reg_v/sls_4bit_reg_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:19 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_4bit_reg_v" C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_4bit_reg_v/sls_4bit_reg_v.v 
# -- Compiling module sls_4bit_reg_v
# 
# Top level modules:
# 	sls_4bit_reg_v
# End time: 14:15:19 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:19 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v" C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v.v 
# -- Compiling module sls_mem_v
# 
# Top level modules:
# 	sls_mem_v
# End time: 14:15:19 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v {C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:19 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v" C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v_tb.v 
# -- Compiling module sls_mem_v_tb
# 
# Top level modules:
# 	sls_mem_v_tb
# End time: 14:15:19 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sls_mem_v_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sls_mem_v_tb 
# Start time: 14:15:19 on Mar 07,2025
# Loading work.sls_mem_v_tb
# Loading work.sls_mem_v
# Loading work.sls_8bit_upcnt_v
# Loading work.sls_rom_v
# Loading altera_mf_ver.altsyncram
# Loading work.sls_4bit_reg_v
# Loading work.sls_ram_v
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 14:16:18 on Mar 07,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
