set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {ADC_TESTING.vho ADC_TESTING_vhd.sdo}}
	{{"Fast Model"} {ADC_TESTING_fast.vho ADC_TESTING_vhd_fast.sdo}}
}
