[file:.\..\..\src\fifo.v]
Enabled=1
[file:.\..\..\src\sdram_to_uart.v]
Enabled=1
[file:.\..\..\src\Timer.v]
Enabled=1
[file:.\..\..\src\SDRAM_Controller.v]
Enabled=1
[file:.\..\..\src\uart_to_sdram.v]
Enabled=1
[file:.\..\..\Implementation\Clock_DCMA.v]
Enabled=1
[file:.\..\..\src\all_modules.v]
Enabled=1
[file:.\..\..\src\all_mod_testbench.v]
Enabled=1
[View]
Entity=sdram_uart_testbench
Architecture=
TopLevelType=3
[file:.\untitled.awc]
Enabled=1
[file:.\fifo.v]
Enabled=1
[file:.\sdram_to_uart.v]
Enabled=1
[file:.\Timer.v]
Enabled=1
[file:.\SDRAM_Controller.v]
Enabled=1
[file:.\uart_to_sdram.v]
Enabled=1
[file:.\all_modules.v]
Enabled=1
[file:.\all_mod_testbench.v]
Enabled=1
[file:.\Clock_DCMA.v]
Enabled=1
